<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/X86InstrInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L110'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the X86 implementation of the TargetInstrInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_X86_X86INSTRINFO_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_X86_X86INSTRINFO_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/X86BaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86InstrFMA3Info.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86RegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/ISDOpcodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;vector&gt;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_HEADER</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86GenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class X86Subtarget;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// X86 MachineCombiner patterns</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum X86MachineCombinerPattern : unsigned {</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // X86 VNNI</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DPWSSD = MachineCombinerPattern::TARGET_PATTERN_START,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace X86 {</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum AsmComments {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For instr that was compressed from EVEX to LEGACY.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AC_EVEX_2_LEGACY = MachineInstr::TAsmComments,</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For instr that was compressed from EVEX to VEX.</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AC_EVEX_2_VEX = AC_EVEX_2_LEGACY &lt;&lt; 1,</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For instr that was compressed from EVEX to EVEX.</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AC_EVEX_2_EVEX = AC_EVEX_2_VEX &lt;&lt; 1</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return a pair of condition code for the given predicate and whether</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the instruction operands should be swaped to match the condition code.</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::pair&lt;CondCode, bool&gt; getX86ConditionCode(CmpInst::Predicate Predicate);</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return a cmov opcode for the given register size in bytes, and operand type.</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand = false,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       bool HasNDD = false);</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the source operand # for condition code by \p MCID. If the</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction doesn&apos;t have a condition code, return -1.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int getCondSrcNoFromDesc(const MCInstrDesc &amp;MCID);</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the condition code of the instruction. If the instruction doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// have a condition code, return X86::COND_INVALID.</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>CondCode getCondFromMI(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Turn JCC instruction into condition code.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>CondCode getCondFromBranch(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Turn SETCC instruction into condition code.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>CondCode getCondFromSETCC(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Turn CMOV instruction into condition code.</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>CondCode getCondFromCMov(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Turn CFCMOV instruction into condition code.</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>CondCode getCondFromCFCMov(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// GetOppositeBranchCondition - Return the inverse of the specified cond,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// e.g. turning COND_E to COND_NE.</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>CondCode GetOppositeBranchCondition(CondCode CC);</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the VPCMP immediate for the given condition.</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getVPCMPImmForCond(ISD::CondCode CC);</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the VPCMP immediate if the opcodes are swapped.</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getSwappedVPCMPImm(unsigned Imm);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the VPCOM immediate if the opcodes are swapped.</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getSwappedVPCOMImm(unsigned Imm);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the VCMP immediate if the opcodes are swapped.</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getSwappedVCMPImm(unsigned Imm);</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the width of the vector register operand.</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getVectorRegisterWidth(const MCOperandInfo &amp;Info);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if the instruction is X87 instruction.</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool isX87Instruction(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the index of the instruction&apos;s first address operand, if it has a</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// memory reference, or -1 if it has none. Unlike X86II::getMemoryOperandNo(),</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// this also works for both pseudo instructions (e.g., TCRETURNmi) as well as</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// real instructions (e.g., JMP64m).</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int getFirstAddrOperandIdx(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Find any constant pool entry associated with a specific instruction operand.</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const Constant *getConstantFromPool(const MachineInstr &amp;MI, unsigned OpNo);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace X86</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isGlobalStubReference - Return true if the specified TargetFlag operand is</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a reference to a stub for a global, not the global itself.</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>inline static bool isGlobalStubReference(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  case X86II::MO_DLLIMPORT:               // dllimport stub.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>922</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>  case X86II::MO_GOTPCREL:                // rip-relative GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.5k</span>, <span class='None'>False</span>: <span class='covered-line'>98.9k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>792</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>  case X86II::MO_GOTPCREL_NORELAX:        // rip-relative GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  case X86II::MO_GOT:                     // normal GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>377</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>926</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Normal $non_lazy_ptr ref.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>266</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>928</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>20.1k</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY:          // Normal $non_lazy_ptr ref.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.67k</span>, <span class='None'>False</span>: <span class='covered-line'>114k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>912</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  case X86II::MO_COFFSTUB:                // COFF .refptr stub.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>97.1k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96.4k</span>, <span class='None'>False</span>: <span class='covered-line'>20.1k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>752</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>97.1k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AsmPrinter.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCInstLower.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFMA3Info.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>inline static bool isGlobalStubReference(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case X86II::MO_DLLIMPORT:               // dllimport stub.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>  case X86II::MO_GOTPCREL:                // rip-relative GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.5k</span>, <span class='None'>False</span>: <span class='covered-line'>98.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>  case X86II::MO_GOTPCREL_NORELAX:        // rip-relative GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  case X86II::MO_GOT:                     // normal GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>377</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Normal $non_lazy_ptr ref.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>266</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY:          // Normal $non_lazy_ptr ref.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.67k</span>, <span class='None'>False</span>: <span class='covered-line'>114k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>20.1k</pre></td><td class='code'><pre>  case X86II::MO_COFFSTUB:                // COFF .refptr stub.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>20.1k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>96.4k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96.4k</span>, <span class='None'>False</span>: <span class='covered-line'>20.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>96.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallingConv.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InterleavedAccess.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastISel.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>inline static bool isGlobalStubReference(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case X86II::MO_DLLIMPORT:               // dllimport stub.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>922</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  case X86II::MO_GOTPCREL:                // rip-relative GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>792</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  case X86II::MO_GOTPCREL_NORELAX:        // rip-relative GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  case X86II::MO_GOT:                     // normal GOT reference.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>926</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Normal $non_lazy_ptr ref.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>928</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY:          // Normal $non_lazy_ptr ref.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>912</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>  case X86II::MO_COFFSTUB:                // COFF .refptr stub.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>752</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>752</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>752</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFoldTables.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterInfo.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86Subtarget.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SelectionDAGInfo.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MacroFusion.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetMachine.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupBWInsts.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CompressEVEX.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupLEAs.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FloatingPoint.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupSetCC.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallFrameOptimization.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CmovConversion.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DomainReassignment.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidStoreForwardingBlocks.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidTrailingCall.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeExecutionSideEffectSuppression.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionLoadHardening.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86OptimizeLEAs.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PartialReduction.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ReturnThunks.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelDAGToDAG.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectBranchTracking.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupInstTuning.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupVectorConstants.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PadShortFunction.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstCombineIntrinsic.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CodeGenPassBuilder.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetTransformInfo.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86VZeroUpper.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertWait.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallLowering.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstructionSelector.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>inline static bool isGlobalStubReference(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86II::MO_DLLIMPORT:               // dllimport stub.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_GOTPCREL:                // rip-relative GOT reference.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_GOTPCREL_NORELAX:        // rip-relative GOT reference.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_GOT:                     // normal GOT reference.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Normal $non_lazy_ptr ref.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_DARWIN_NONLAZY:          // Normal $non_lazy_ptr ref.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_COFFSTUB:                // COFF .refptr stub.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre><span class='red'>  </span>default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LegalizerInfo.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterBankInfo.cpp:llvm::isGlobalStubReference(unsigned char)</pre></div></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isGlobalRelativeToPICBase - Return true if the specified global value</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// reference is relative to a 32-bit PIC base (X86ISD::GlobalBaseReg).  If this</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// is true, the addressing mode has the PIC base register added in (e.g. EBX).</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>inline static bool isGlobalRelativeToPICBase(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>315</pre></td><td class='code'><pre>  case X86II::MO_GOTOFF:                  // isPICStyleGOT: local global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>76.9k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  case X86II::MO_GOT:                     // isPICStyleGOT: other global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225</span>, <span class='None'>False</span>: <span class='covered-line'>77.0k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>926</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>683</pre></td><td class='code'><pre>  case X86II::MO_PIC_BASE_OFFSET:         // Darwin local global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>77.1k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Darwin/32 external global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>77.1k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>928</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>  case X86II::MO_TLVP:                    // ??? Pretty sure..</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>77.2k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76.4k</span>, <span class='None'>False</span>: <span class='covered-line'>817</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>922</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AsmPrinter.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCInstLower.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFMA3Info.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>inline static bool isGlobalRelativeToPICBase(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>315</pre></td><td class='code'><pre>  case X86II::MO_GOTOFF:                  // isPICStyleGOT: local global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>76.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>540</pre></td><td class='code'><pre>  case X86II::MO_GOT:                     // isPICStyleGOT: other global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225</span>, <span class='None'>False</span>: <span class='covered-line'>77.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>677</pre></td><td class='code'><pre>  case X86II::MO_PIC_BASE_OFFSET:         // Darwin local global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>77.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>817</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Darwin/32 external global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>77.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>817</pre></td><td class='code'><pre>  case X86II::MO_TLVP:                    // ??? Pretty sure..</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>77.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>817</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>76.4k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76.4k</span>, <span class='None'>False</span>: <span class='covered-line'>817</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>76.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>77.2k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallingConv.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InterleavedAccess.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastISel.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>inline static bool isGlobalRelativeToPICBase(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86II::MO_GOTOFF:                  // isPICStyleGOT: local global.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre><span class='red'>  </span>case X86II::MO_GOT:                     // isPICStyleGOT: other global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>926</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86II::MO_PIC_BASE_OFFSET:         // Darwin local global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Darwin/32 external global.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>928</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case X86II::MO_TLVP:                    // ??? Pretty sure..</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>922</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>922</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>922</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFoldTables.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterInfo.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86Subtarget.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SelectionDAGInfo.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MacroFusion.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetMachine.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupBWInsts.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CompressEVEX.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupLEAs.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FloatingPoint.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupSetCC.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallFrameOptimization.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CmovConversion.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DomainReassignment.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidStoreForwardingBlocks.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidTrailingCall.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeExecutionSideEffectSuppression.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionLoadHardening.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86OptimizeLEAs.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PartialReduction.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ReturnThunks.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelDAGToDAG.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectBranchTracking.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupInstTuning.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupVectorConstants.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PadShortFunction.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstCombineIntrinsic.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CodeGenPassBuilder.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetTransformInfo.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86VZeroUpper.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertWait.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallLowering.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstructionSelector.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>inline static bool isGlobalRelativeToPICBase(unsigned char TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  switch (TargetFlag) {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86II::MO_GOTOFF:                  // isPICStyleGOT: local global.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_GOT:                     // isPICStyleGOT: other global.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_PIC_BASE_OFFSET:         // Darwin local global.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_DARWIN_NONLAZY_PIC_BASE: // Darwin/32 external global.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MO_TLVP:                    // ??? Pretty sure..</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre><span class='red'>  </span>default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LegalizerInfo.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterBankInfo.cpp:llvm::isGlobalRelativeToPICBase(unsigned char)</pre></div></div></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>inline static bool isScale(const MachineOperand &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  return MO.isImm() &amp;&amp; (MO.getImm() == 1 || <div class='tooltip'>MO.getImm() == 2<span class='tooltip-content'>7</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:45</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>                        <div class='tooltip'>MO.getImm() == 4<span class='tooltip-content'>4</span></div> || <div class='tooltip'>MO.getImm() == 8<span class='tooltip-content'>4</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:45</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L141'><span>141:10</span></a></span>) to (<span class='line-number'><a href='#L141'><span>142:62</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (141:10)
     Condition C2 --> (141:25)
     Condition C3 --> (141:45)
     Condition C4 --> (142:25)
     Condition C5 --> (142:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  T,  -,  -,  -  = T      }
  2 { T,  F,  F,  F,  T  = T      }
  3 { T,  F,  T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L141'><span>141:10</span></a></span>) to (<span class='line-number'><a href='#L141'><span>142:62</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (141:10)
     Condition C2 --> (141:25)
     Condition C3 --> (141:45)
     Condition C4 --> (142:25)
     Condition C5 --> (142:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  T,  -,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86AsmPrinter.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>inline static bool isScale(const MachineOperand &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>  return MO.isImm() &amp;&amp; (MO.getImm() == 1 || <div class='tooltip'>MO.getImm() == 2<span class='tooltip-content'>7</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>                        <div class='tooltip'>MO.getImm() == 4<span class='tooltip-content'>4</span></div> || <div class='tooltip'>MO.getImm() == 8<span class='tooltip-content'>4</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L141'><span>141:10</span></a></span>) to (<span class='line-number'><a href='#L141'><span>142:62</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (141:10)
     Condition C2 --> (141:25)
     Condition C3 --> (141:45)
     Condition C4 --> (142:25)
     Condition C5 --> (142:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  T,  -,  -,  -  = T      }
  2 { T,  F,  F,  F,  T  = T      }
  3 { T,  F,  T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCInstLower.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>inline static bool isScale(const MachineOperand &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  return MO.isImm() &amp;&amp; (MO.getImm() == 1 || <div class='tooltip'><span class='red'>MO.getImm() == 2</span><span class='tooltip-content'>0</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:45</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>                        <div class='tooltip'><span class='red'>MO.getImm() == 4</span><span class='tooltip-content'>0</span></div> || <div class='tooltip'><span class='red'>MO.getImm() == 8</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:45</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L141'><span>141:10</span></a></span>) to (<span class='line-number'><a href='#L141'><span>142:62</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (141:10)
     Condition C2 --> (141:25)
     Condition C3 --> (141:45)
     Condition C4 --> (142:25)
     Condition C5 --> (142:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  T,  -,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFMA3Info.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLowering.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallingConv.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InterleavedAccess.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFoldTables.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterInfo.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86Subtarget.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SelectionDAGInfo.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MacroFusion.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetMachine.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupBWInsts.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CompressEVEX.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupLEAs.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FloatingPoint.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupSetCC.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallFrameOptimization.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CmovConversion.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DomainReassignment.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidStoreForwardingBlocks.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidTrailingCall.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeExecutionSideEffectSuppression.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionLoadHardening.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86OptimizeLEAs.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PartialReduction.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ReturnThunks.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelDAGToDAG.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectBranchTracking.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupInstTuning.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupVectorConstants.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PadShortFunction.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstCombineIntrinsic.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CodeGenPassBuilder.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetTransformInfo.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86VZeroUpper.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertWait.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallLowering.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LegalizerInfo.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterBankInfo.cpp:llvm::isScale(llvm::MachineOperand const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>inline static bool isLeaMem(const MachineInstr &amp;MI, unsigned Op) {</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  if (MI.getOperand(Op).isFI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  return Op + X86::AddrSegmentReg &lt;= MI.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>         MI.getOperand(Op + X86::AddrBaseReg).isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>         isScale(MI.getOperand(Op + X86::AddrScaleAmt)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>         MI.getOperand(Op + X86::AddrIndexReg).isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>         (MI.getOperand(Op + X86::AddrDisp).isImm() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>252</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.05k</span>, <span class='None'>False</span>: <span class='covered-line'>8.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOperand(Op + X86::AddrDisp).isGlobal()<span class='tooltip-content'>8.69k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOperand(Op + X86::AddrDisp).isCPI()<span class='tooltip-content'>8.66k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.65k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>          <div class='tooltip'><span class='red'>MI.getOperand(Op + X86::AddrDisp).isJTI()</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86AsmPrinter.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>inline static bool isLeaMem(const MachineInstr &amp;MI, unsigned Op) {</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>  if (MI.getOperand(Op).isFI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>  return Op + X86::AddrSegmentReg &lt;= MI.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>         MI.getOperand(Op + X86::AddrBaseReg).isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>         isScale(MI.getOperand(Op + X86::AddrScaleAmt)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>         MI.getOperand(Op + X86::AddrIndexReg).isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>         (MI.getOperand(Op + X86::AddrDisp).isImm() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>252</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOperand(Op + X86::AddrDisp).isGlobal()<span class='tooltip-content'>45</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOperand(Op + X86::AddrDisp).isCPI()<span class='tooltip-content'>7</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>          <div class='tooltip'><span class='red'>MI.getOperand(Op + X86::AddrDisp).isJTI()</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCInstLower.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>inline static bool isLeaMem(const MachineInstr &amp;MI, unsigned Op) {</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  if (MI.getOperand(Op).isFI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  return Op + X86::AddrSegmentReg &lt;= MI.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>         MI.getOperand(Op + X86::AddrBaseReg).isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>         isScale(MI.getOperand(Op + X86::AddrScaleAmt)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>         MI.getOperand(Op + X86::AddrIndexReg).isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>         (MI.getOperand(Op + X86::AddrDisp).isImm() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.05k</span>, <span class='None'>False</span>: <span class='covered-line'>8.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOperand(Op + X86::AddrDisp).isGlobal()<span class='tooltip-content'>8.65k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOperand(Op + X86::AddrDisp).isCPI()<span class='tooltip-content'>8.65k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.65k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>          <div class='tooltip'><span class='red'>MI.getOperand(Op + X86::AddrDisp).isJTI()</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFMA3Info.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLowering.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallingConv.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InterleavedAccess.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFoldTables.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterInfo.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86Subtarget.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SelectionDAGInfo.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MacroFusion.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetMachine.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupBWInsts.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CompressEVEX.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupLEAs.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FloatingPoint.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupSetCC.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallFrameOptimization.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CmovConversion.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DomainReassignment.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidStoreForwardingBlocks.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidTrailingCall.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeExecutionSideEffectSuppression.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionLoadHardening.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86OptimizeLEAs.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PartialReduction.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ReturnThunks.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelDAGToDAG.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectBranchTracking.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupInstTuning.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupVectorConstants.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PadShortFunction.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstCombineIntrinsic.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CodeGenPassBuilder.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetTransformInfo.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86VZeroUpper.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertWait.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallLowering.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LegalizerInfo.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterBankInfo.cpp:llvm::isLeaMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>65.0k</pre></td><td class='code'><pre>inline static bool isMem(const MachineInstr &amp;MI, unsigned Op) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>65.0k</pre></td><td class='code'><pre>  if (MI.getOperand(Op).isFI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>339</span>, <span class='None'>False</span>: <span class='covered-line'>64.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>64.7k</pre></td><td class='code'><pre>  return Op + X86::AddrNumOperands &lt;= MI.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='None'>False</span>: <span class='covered-line'>51.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>64.7k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOperand(Op + X86::AddrSegmentReg).isReg()<span class='tooltip-content'>13.0k</span></div> &amp;&amp; <div class='tooltip'>isLeaMem(MI, Op)<span class='tooltip-content'>13.0k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:10</span></a></span>) to (<span class='line-number'><a href='#L161'><span>162:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (161:10)
     Condition C2 --> (162:10)
     Condition C3 --> (162:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:10</span></a></span>) to (<span class='line-number'><a href='#L161'><span>162:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (161:10)
     Condition C2 --> (162:10)
     Condition C3 --> (162:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>65.0k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86AsmPrinter.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>inline static bool isMem(const MachineInstr &amp;MI, unsigned Op) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>  if (MI.getOperand(Op).isFI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>  return Op + X86::AddrNumOperands &lt;= MI.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>         MI.getOperand(Op + X86::AddrSegmentReg).isReg() &amp;&amp; isLeaMem(MI, Op);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:10</span></a></span>) to (<span class='line-number'><a href='#L161'><span>162:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (161:10)
     Condition C2 --> (162:10)
     Condition C3 --> (162:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCInstLower.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>64.7k</pre></td><td class='code'><pre>inline static bool isMem(const MachineInstr &amp;MI, unsigned Op) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>64.7k</pre></td><td class='code'><pre>  if (MI.getOperand(Op).isFI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>339</span>, <span class='None'>False</span>: <span class='covered-line'>64.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>  return Op + X86::AddrNumOperands &lt;= MI.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='None'>False</span>: <span class='covered-line'>51.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOperand(Op + X86::AddrSegmentReg).isReg()<span class='tooltip-content'>12.7k</span></div> &amp;&amp; <div class='tooltip'>isLeaMem(MI, Op)<span class='tooltip-content'>12.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:10</span></a></span>) to (<span class='line-number'><a href='#L161'><span>162:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (161:10)
     Condition C2 --> (162:10)
     Condition C3 --> (162:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>64.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFMA3Info.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLowering.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallingConv.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InterleavedAccess.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFoldTables.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterInfo.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86Subtarget.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SelectionDAGInfo.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MacroFusion.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetMachine.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupBWInsts.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CompressEVEX.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupLEAs.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FloatingPoint.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupSetCC.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallFrameOptimization.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CmovConversion.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DomainReassignment.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidStoreForwardingBlocks.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidTrailingCall.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeExecutionSideEffectSuppression.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionLoadHardening.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86OptimizeLEAs.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PartialReduction.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ReturnThunks.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelDAGToDAG.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectBranchTracking.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupInstTuning.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupVectorConstants.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PadShortFunction.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstCombineIntrinsic.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CodeGenPassBuilder.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetTransformInfo.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86VZeroUpper.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertWait.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallLowering.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LegalizerInfo.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterBankInfo.cpp:llvm::isMem(llvm::MachineInstr const&amp;, unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class X86InstrInfo final : public X86GenInstrInfo {</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  X86Subtarget &amp;Subtarget;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const X86RegisterInfo RI;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void anchor();</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool analyzeBranchImpl(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB,</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         MachineBasicBlock *&amp;FBB,</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         SmallVectorImpl&lt;MachineInstr *&gt; &amp;CondBranches,</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         bool AllowModify) const;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool foldImmediateImpl(MachineInstr &amp;UseMI, MachineInstr *DefMI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         int64_t ImmVal, MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         bool MakeChange) const;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  explicit X86InstrInfo(X86Subtarget &amp;STI);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Given a machine instruction descriptor, returns the register</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// class constraint for OpNum, or NULL. Returned register class</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// may be different from the definition in the TD file, e.g.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// GR*RegClass (definition in TD file)</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// -&gt;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// GR*_NOREX2RegClass (Returned register class)</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// such, whenever a client has an instance of instruction info, it should</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// always be able to get register info as well (through this method).</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>61.1M</pre></td><td class='code'><pre>  const X86RegisterInfo &amp;getRegisterInfo() const { return RI; }</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the stack pointer adjustment that happens inside the frame</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// setup..destroy sequence (e.g. by pushes, or inside the callee).</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>60.2k</pre></td><td class='code'><pre>  int64_t getFrameAdjustment(const MachineInstr &amp;I) const {</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>60.2k</pre></td><td class='code'><pre>    assert(isFrameInstr(I));</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>60.2k</pre></td><td class='code'><pre>    if (isFrameSetup(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.53k</span>, <span class='None'>False</span>: <span class='covered-line'>50.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>      return I.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>    return I.getOperand(1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>60.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Sets the stack pointer adjustment made inside the frame made up by this</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction.</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>  void setFrameAdjustment(MachineInstr &amp;I, int64_t V) const {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    assert(isFrameInstr(I));</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    if (isFrameSetup(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>      I.getOperand(2).setImm(V);</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>I.getOperand(1).setImm(V)</span>;</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getSPAdjust - This returns the stack pointer adjustment made by</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this instruction. For x86, we need to handle more complex call</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// sequences involving PUSHes.</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int getSPAdjust(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// isCoalescableExtInstr - Return true if the instruction is a &quot;coalescable&quot;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// extension instruction. That is, it&apos;s like a copy where it&apos;s legal for the</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// true, then it&apos;s expected the pre-extension value is available as a subreg</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of the result register. This also returns the sub-register index in</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// SubIdx.</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             Register &amp;DstReg, unsigned &amp;SubIdx) const override;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the instruction has no behavior (specified or otherwise)</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that is based on the value of any of its register operands</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Instructions are considered data invariant even if they set EFLAGS.</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A classical example of something that is inherently not data invariant is</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// an indirect jump -- the destination is loaded into icache based on the</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// bits set in the jump destination register.</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// FIXME: This should become part of our instruction tables.</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static bool isDataInvariant(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the instruction has no behavior (specified or otherwise)</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that is based on the value loaded from memory or the value of any</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// non-address register operands.</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, if the latency of the instruction is dependent on the</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// particular bits set in any of the registers *or* any of the bits loaded</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// from memory.</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Instructions are considered data invariant even if they set EFLAGS.</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A classical example of something that is inherently not data invariant is</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// an indirect jump -- the destination is loaded into icache based on the</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// bits set in the jump destination register.</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// FIXME: This should become part of our instruction tables.</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static bool isDataInvariantLoad(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int &amp;FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               unsigned &amp;MemBytes) const override;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stack locations as well.  This uses a heuristic so it isn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reliable for correctness.</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isLoadFromStackSlotPostFE(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              int &amp;FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              unsigned &amp;MemBytes) const override;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// isStoreToStackSlotPostFE - Check for post-frame ptr elimination</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stack locations as well.  This uses a heuristic so it isn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reliable for correctness.</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isStoreToStackSlotPostFE(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     Register DestReg, unsigned SubIdx,</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     const MachineInstr &amp;Orig,</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     const TargetRegisterInfo &amp;TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Given an operand within a MachineInstr, insert preceding code to put it</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// into the right format for a particular kind of LEA instruction. This may</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// involve using an appropriate super-register instead (with an implicit use</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of the original) or creating a new virtual register and inserting COPY</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions to get the data into the right class.</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Reference parameters are set to indicate how caller should add this</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand to the LEA instruction.</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool classifyLEAReg(MachineInstr &amp;MI, const MachineOperand &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      unsigned LEAOpcode, bool AllowSP, Register &amp;NewSrc,</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      bool &amp;isKill, MachineOperand &amp;ImplicitOp,</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      LiveVariables *LV, LiveIntervals *LIS) const;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// convertToThreeAddress - This method must be implemented by targets that</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// may be able to convert a two-address instruction into a true</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// three-address instruction on demand.  This allows the X86 target (for</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// example) to convert ADD and SHL instructions into LEA instructions if they</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// would require register copies due to two-addressness.</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This method returns a null pointer if the transformation cannot be</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// performed, otherwise it returns the new instruction.</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *convertToThreeAddress(MachineInstr &amp;MI, LiveVariables *LV,</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      LiveIntervals *LIS) const override;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true iff the routine could find two commutable operands in the</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// given machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The &apos;SrcOpIdx1&apos; and &apos;SrcOpIdx2&apos; are INPUT and OUTPUT arguments. Their</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// input values can be re-defined in this method only if the input values</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// are not pre-defined, which is designated by the special value</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// &apos;CommuteAnyOperandIndex&apos; assigned to it.</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If both of indices are pre-defined and refer to some operands, then the</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// method simply returns true if the corresponding operands are commutable</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and returns false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, calling this method this way:</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     findCommutedOpIndices(MI, Op1, Op2);</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// can be interpreted as a query asking to find an operand that would be</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// commutable with the operand#1.</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned &amp;SrcOpIdx2) const override;</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if we have preference on the operands order in MI, the</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// commute decision is returned in Commute.</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasCommutePreference(MachineInstr &amp;MI, bool &amp;Commute) const override;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns an adjusted FMA opcode that must be used in FMA instruction that</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// performs the same computations as the given \p MI but which has the</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operands \p SrcOpIdx1 and \p SrcOpIdx2 commuted.</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// It may return 0 if it is unsafe to commute the operands.</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Note that a machine instruction (instead of its opcode) is passed as the</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// first parameter to make it possible to analyze the instruction&apos;s uses and</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// commute the first operand of FMA even when it seems unsafe when you look</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// at the opcode. For example, it is Ok to commute the first operand of</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// VFMADD*SD_Int, if ONLY the lowest 64-bit element of the result is used.</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The returned FMA opcode may differ from the opcode in the given \p MI.</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, commuting the operands #1 and #3 in the following FMA</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     FMA213 #1, #2, #3</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// results into instruction with adjusted opcode:</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     FMA231 #3, #2, #1</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getFMA3OpcodeToCommuteOperands(const MachineInstr &amp;MI, unsigned SrcOpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 unsigned SrcOpIdx2,</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const X86InstrFMA3Group &amp;FMA3Group) const;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Branch analysis.</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isUnconditionalTailCall(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool canMakeTailCallConditional(SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MachineInstr &amp;TailCall) const override;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void replaceBranchWithTailCall(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const MachineInstr &amp;TailCall) const override;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB,</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineBasicBlock *&amp;FBB,</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     bool AllowModify) const override;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int getJumpTableIndex(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;ExtAddrMode&gt;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getAddrModeFromMemoryOp(const MachineInstr &amp;MemI,</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getConstValDefinedInReg(const MachineInstr &amp;MI, const Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int64_t &amp;ImmVal) const override;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool preservesZeroValueInReg(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const Register NullValueReg,</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getMemOperandsWithOffsetWidth(</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MachineInstr &amp;LdSt,</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;const MachineOperand *&gt; &amp;BaseOps, int64_t &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      bool &amp;OffsetIsScalable, LocationSize &amp;Width,</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              TargetInstrInfo::MachineBranchPredicate &amp;MBP,</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              bool AllowModify = false) const override;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned removeBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        int *BytesRemoved = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB,</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock *FBB, ArrayRef&lt;MachineOperand&gt; Cond,</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        int *BytesAdded = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt;MachineOperand&gt; Cond,</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       Register, Register, Register, int &amp;, int &amp;,</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       int &amp;) const override;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    const DebugLoc &amp;DL, Register DstReg,</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    ArrayRef&lt;MachineOperand&gt; Cond, Register TrueReg,</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    Register FalseReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   bool KillSrc) const override;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void storeRegToStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineBasicBlock::iterator MI, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           bool isKill, int FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           Register VReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void loadRegFromStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            MachineBasicBlock::iterator MI, Register DestReg,</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            int FrameIndex, const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register VReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void loadStoreTileReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        unsigned Opc, Register Reg, int FrameIdx,</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        bool isKill = false) const;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool expandPostRAPseudo(MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Check whether the target can fold a load that feeds a subreg operand</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (or a subreg operand that feeds a store).</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  bool isSubregFoldable() const override { return true; }</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Fold a load or store of the specified stack slot into the specified</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// machine instruction for the specified operand(s). If folding happens, it</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is likely that the referenced instruction has been changed.</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true on success.</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock::iterator InsertPt, int FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        LiveIntervals *LIS = nullptr,</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        VirtRegMap *VRM = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Same as the previous version except it allows folding of any load and</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// store from / to any address, not just from a specific stack slot.</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *foldMemoryOperandImpl(</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI,</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      LiveIntervals *LIS = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      bool UnfoldLoad, bool UnfoldStore,</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      SmallVectorImpl&lt;MachineInstr *&gt; &amp;NewMIs) const override;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool unfoldMemoryOperand(SelectionDAG &amp;DAG, SDNode *N,</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           SmallVectorImpl&lt;SDNode *&gt; &amp;NewNodes) const override;</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore,</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned *LoadRegIndex = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1,</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int64_t &amp;Offset2) const override;</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Overrides the isSchedulingBoundary from Codegen/TargetInstrInfo.cpp to</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// make it capable of identifying ENDBR intructions and prevent it from being</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// re-scheduled.</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isSchedulingBoundary(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is a used by the pre-regalloc scheduler to determine (in conjunction</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with areLoadsFromSameBasePtr) if two loads should be scheduled togther. On</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// some targets if two loads are loading from addresses in the same cache</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// line, it&apos;s better if they are scheduled together. This function takes two</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// integers that represent the load offsets from the common base address. It</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// returns true if it decides it&apos;s desirable to schedule the two loads</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// together. &quot;NumLoads&quot; is the number of loads that have already been</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// scheduled after Load1.</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1,</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int64_t Offset2,</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               unsigned NumLoads) const override;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void insertNoop(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  MachineBasicBlock::iterator MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCInst getNop() const override;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  reverseBranchCondition(SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond) const override;</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// True if MI has a condition code def, e.g. EFLAGS, that is</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// not marked dead.</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasLiveCondCodeDef(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getGlobalBaseReg - Return a virtual register initialized with the</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the global base register value. Output instructions required to</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// initialize the register in the function entry block, if necessary.</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getGlobalBaseReg(MachineFunction *MF) const;</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::pair&lt;uint16_t, uint16_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getExecutionDomain(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint16_t getExecutionDomainCustom(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const override;</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool setExecutionDomainCustom(MachineInstr &amp;MI, unsigned Domain) const;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      ArrayRef&lt;MachineOperand&gt; MOs,</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      MachineBasicBlock::iterator InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      unsigned Size, Align Alignment,</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      bool AllowCommute) const;</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isHighLatencyDef(int opc) const override;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel,</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineInstr &amp;DefMI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineInstr &amp;UseMI,</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned UseIdx) const override;</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  bool useMachineCombiner() const override { return true; }</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isAssociativeAndCommutative(const MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   bool Invert) const override;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasReassociableOperands(const MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const MachineBasicBlock *MBB) const override;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2,</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineInstr &amp;NewMI1,</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineInstr &amp;NewMI2) const override;</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      Register &amp;SrcReg2, int64_t &amp;CmpMask,</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      int64_t &amp;CmpValue) const override;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Check if there exists an earlier instruction that operates on the same</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// source operands and sets eflags in the same way as CMP and remove CMP if</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// possible.</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register SrcReg2, int64_t CmpMask, int64_t CmpValue,</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineRegisterInfo *MRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *optimizeLoadInstr(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  Register &amp;FoldAsLoadDefReg,</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineInstr *&amp;DefMI) const override;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool foldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineRegisterInfo *MRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::pair&lt;unsigned, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  decomposeMachineOperandsTargetFlags(unsigned TF) const override;</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getSerializableDirectMachineOperandTargetFlags() const override;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;outliner::OutlinedFunction&gt; getOutliningCandidateInfo(</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) const override;</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   bool OutlineFromLinkOnceODRs) const override;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  outliner::InstrType</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getOutliningTypeImpl(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const outliner::OutlinedFunction &amp;OF) const override;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock::iterator</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     outliner::Candidate &amp;C) const override;</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void buildClearRegister(Register Reg, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::iterator Iter, DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          bool AllowSideEffects = true) const override;</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool verifyInstruction(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         StringRef &amp;ErrInfo) const override;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_HELPER_DECLS</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86GenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  static bool hasLockPrefix(const MachineInstr &amp;MI) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return MI.getDesc().TSFlags &amp; X86II::LOCK;</span></pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;ParamLoadedValue&gt;</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override;</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI,</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       unsigned CommuteOpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       unsigned CommuteOpIdx2) const override;</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;DestSourcePair&gt;</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  isCopyInstrImpl(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getMachineCombinerPatterns(MachineInstr &amp;Root,</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  SmallVectorImpl&lt;unsigned&gt; &amp;Patterns,</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  bool DoRegPressureReduce) const override;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// When getMachineCombinerPatterns() finds potential patterns,</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this function generates the instructions that could replace the</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// original code sequence.</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void genAlternativeCodeSequence(</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineInstr &amp;Root, unsigned Pattern,</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;MachineInstr *&gt; &amp;InsInstrs,</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;MachineInstr *&gt; &amp;DelInstrs,</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      DenseMap&lt;unsigned, unsigned&gt; &amp;InstrIdxForVirtReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// When calculate the latency of the root instruction, accumulate the</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// latency of the sequence to the root latency.</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Root - Instruction that could be combined with one of its operands</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For X86 instruction (vpmaddwd + vpmaddwd) -&gt; vpdpwssd, the vpmaddwd</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is not in the critical path, so the root latency only include vpmaddwd.</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  bool accumulateInstrSeqToRootLatency(MachineInstr &amp;Root) const override {</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void getFrameIndexOperands(SmallVectorImpl&lt;MachineOperand&gt; &amp;Ops,</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             int FI) const override;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is a helper for convertToThreeAddress for 8 and 16-bit instructions.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// We use 32-bit LEA to form 3-address code by promoting to a 32-bit</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// super-register and then truncating back down to a 8/16-bit sub-register.</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *convertToThreeAddressWithLEA(unsigned MIOpc, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             LiveVariables *LV,</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             LiveIntervals *LIS,</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             bool Is8BitOp) const;</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Handles memory folding for special case instructions, for instance those</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// requiring custom manipulation of the address.</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *foldMemoryOperandCustom(MachineFunction &amp;MF, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        ArrayRef&lt;MachineOperand&gt; MOs,</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MachineBasicBlock::iterator InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        unsigned Size, Align Alignment) const;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *foldMemoryBroadcast(MachineFunction &amp;MF, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    ArrayRef&lt;MachineOperand&gt; MOs,</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineBasicBlock::iterator InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    unsigned BitsSize, bool AllowCommute) const;</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// isFrameOperand - Return true and the FrameIndex if the specified</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand and follow operands form a reference to the stack frame.</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isFrameOperand(const MachineInstr &amp;MI, unsigned int Op,</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      int &amp;FrameIndex) const;</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true iff the routine could find two commutable operands in the</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// given machine instruction with 3 vector inputs.</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The &apos;SrcOpIdx1&apos; and &apos;SrcOpIdx2&apos; are INPUT and OUTPUT arguments. Their</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// input values can be re-defined in this method only if the input values</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// are not pre-defined, which is designated by the special value</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// &apos;CommuteAnyOperandIndex&apos; assigned to it.</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If both of indices are pre-defined and refer to some operands, then the</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// method simply returns true if the corresponding operands are commutable</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and returns false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, calling this method this way:</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     findThreeSrcCommutedOpIndices(MI, Op1, Op2);</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// can be interpreted as a query asking to find an operand that would be</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// commutable with the operand#1.</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If IsIntrinsic is set, operand 1 will be ignored for commuting.</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool findThreeSrcCommutedOpIndices(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     unsigned &amp;SrcOpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     unsigned &amp;SrcOpIdx2,</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     bool IsIntrinsic = false) const;</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true when instruction \p FlagI produces the same flags as \p OI.</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The caller should pass in the results of calling analyzeCompare on \p OI:</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p SrcReg, \p SrcReg2, \p ImmMask, \p ImmValue.</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the flags match \p OI as if it had the input operands swapped then the</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// function succeeds and sets \p IsSwapped to true.</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Examples of OI, FlagI pairs returning true:</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   CMP %1, 42   and  CMP %1, 42</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   CMP %1, %2   and  %3 = SUB %1, %2</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   TEST %1, %1  and  %2 = SUB %1, 0</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   CMP %1, %2   and  %3 = SUB %2, %1  ; IsSwapped=true</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isRedundantFlagInstr(const MachineInstr &amp;FlagI, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register SrcReg2, int64_t ImmMask, int64_t ImmValue,</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineInstr &amp;OI, bool *IsSwapped,</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            int64_t *ImmDelta) const;</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Commute operands of \p MI for memory fold.</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Idx1 the index of operand to be commuted.</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns the index of operand that is commuted with \p Idx1. If the method</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// fails to commute the operands, it will return \p Idx1.</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned commuteOperandsForFold(MachineInstr &amp;MI, unsigned Idx1) const;</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>