<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf53.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_R_{"></a><a name="subkey_R_{"></a>r0 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MAR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>8</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_MRA.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>30</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>37</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>40</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>41</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>42</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>43</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>44</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>45</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>46</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>47</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>53</b></a> <a href="../instruct64_hh/6400297.htm"><b>54</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>55</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>56</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>57</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>58</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>59</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>60</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>61</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>62</b></a> <a href="../XScale_HH/LipsXSc/Cycle_Information.htm"><b>63</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>64</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.htm"><b>65</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>66</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>67</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>68</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>69</b></a> <a href="../XScale_HH/LipsXSc/Status_Rgister.htm"><b>70</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.htm"><b>71</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>72</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>73</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.htm"><b>74</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>75</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>76</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>77</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>78</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>79</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>80</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>81</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>82</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>83</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>84</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>85</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>86</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>87</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>88</b></a> <a href="../instruct64_hh/6400157.htm"><b>89</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>90</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>91</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>92</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>93</b></a> <a href="../instruct64_hh/6400163.htm"><b>94</b></a> <a href="../instruct64_hh/6400161.htm"><b>95</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>96</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>97</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>98</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>99</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>100</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>101</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>102</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>103</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>104</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>105</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>106</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>107</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>108</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>109</b></a> </nobr><br><nobr><a name="bm_R"></a>r1 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_MAR.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>10</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>11</b></a> <a href="../instruct64_hh/6400199.htm"><b>12</b></a> <a href="../instruct64_hh/6400198.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRA.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>37</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>38</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>39</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>40</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>43</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>44</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>45</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>46</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>47</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>48</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>53</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>54</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>55</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>56</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>57</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>58</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>59</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>60</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>61</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>62</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.htm"><b>63</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>64</b></a> <a href="../instruct64_hh/6400279.htm"><b>65</b></a> <a href="../instruct64_hh/6400278.htm"><b>66</b></a> <a href="../instruct64_hh/6400277.htm"><b>67</b></a> <a href="../instruct64_hh/6400276.htm"><b>68</b></a> <a href="../instruct64_hh/6400275.htm"><b>69</b></a> <a href="../instruct64_hh/6400274.htm"><b>70</b></a> <a href="../instruct64_hh/6400273.htm"><b>71</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>72</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.htm"><b>73</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>74</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.htm"><b>75</b></a> <a href="../instruct64_hh/6400301.htm"><b>76</b></a> <a href="../instruct64_hh/6400300.htm"><b>77</b></a> <a href="../instruct64_hh/6400299.htm"><b>78</b></a> <a href="../instruct64_hh/6400298.htm"><b>79</b></a> <a href="../instruct64_hh/6400297.htm"><b>80</b></a> <a href="../instruct64_hh/6400296.htm"><b>81</b></a> <a href="../instruct64_hh/6400294.htm"><b>82</b></a> <a href="../instruct64_hh/6400293.htm"><b>83</b></a> <a href="../instruct64_hh/6400292.htm"><b>84</b></a> <a href="../instruct64_hh/6400291.htm"><b>85</b></a> <a href="../instruct64_hh/6400289.htm"><b>86</b></a> <a href="../instruct64_hh/6400288.htm"><b>87</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>88</b></a> <a href="../instruct64_hh/6400317.htm"><b>89</b></a> <a href="../instruct64_hh/6400316.htm"><b>90</b></a> <a href="../instruct64_hh/6400315.htm"><b>91</b></a> <a href="../instruct64_hh/6400314.htm"><b>92</b></a> <a href="../instruct64_hh/6400313.htm"><b>93</b></a> <a href="../instruct64_hh/6400312.htm"><b>94</b></a> <a href="../instruct64_hh/6400309.htm"><b>95</b></a> <a href="../instruct64_hh/6400308.htm"><b>96</b></a> <a href="../instruct64_hh/6400307.htm"><b>97</b></a> <a href="../instruct64_hh/6400306.htm"><b>98</b></a> <a href="../instruct64_hh/6400305.htm"><b>99</b></a> <a href="../instruct64_hh/6400304.htm"><b>100</b></a> <a href="../instruct64_hh/6400303.htm"><b>101</b></a> <a href="../instruct64_hh/6400302.htm"><b>102</b></a> <a href="../instruct64_hh/6400333.htm"><b>103</b></a> <a href="../instruct64_hh/6400332.htm"><b>104</b></a> <a href="../instruct64_hh/6400331.htm"><b>105</b></a> <a href="../instruct64_hh/6400330.htm"><b>106</b></a> <a href="../instruct64_hh/6400329.htm"><b>107</b></a> <a href="../instruct64_hh/6400328.htm"><b>108</b></a> <a href="../instruct64_hh/6400327.htm"><b>109</b></a> <a href="../instruct64_hh/6400326.htm"><b>110</b></a> <a href="../instruct64_hh/6400325.htm"><b>111</b></a> <a href="../instruct64_hh/6400324.htm"><b>112</b></a> <a href="../instruct64_hh/6400323.htm"><b>113</b></a> <a href="../instruct64_hh/6400322.htm"><b>114</b></a> <a href="../instruct64_hh/6400321.htm"><b>115</b></a> <a href="../instruct64_hh/6400320.htm"><b>116</b></a> <a href="../instruct64_hh/6400319.htm"><b>117</b></a> <a href="../instruct64_hh/6400318.htm"><b>118</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>119</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>120</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>121</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>122</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>123</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>124</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>125</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>126</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>127</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>128</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>129</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>130</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.htm"><b>131</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>132</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.htm"><b>133</b></a> <a href="../instruct64_hh/6400345.htm"><b>134</b></a> <a href="../instruct64_hh/6400344.htm"><b>135</b></a> <a href="../instruct64_hh/6400343.htm"><b>136</b></a> <a href="../instruct64_hh/6400342.htm"><b>137</b></a> <a href="../instruct64_hh/6400341.htm"><b>138</b></a> <a href="../instruct64_hh/6400340.htm"><b>139</b></a> <a href="../instruct64_hh/6400339.htm"><b>140</b></a> <a href="../instruct64_hh/6400338.htm"><b>141</b></a> <a href="../instruct64_hh/6400337.htm"><b>142</b></a> <a href="../instruct64_hh/6400336.htm"><b>143</b></a> <a href="../instruct64_hh/6400335.htm"><b>144</b></a> <a href="../instruct64_hh/6400334.htm"><b>145</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>146</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>147</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>148</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.htm"><b>149</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>150</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>151</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.htm"><b>152</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>153</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>154</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>155</b></a> <a href="../instruct64_hh/6400359.htm"><b>156</b></a> <a href="../instruct64_hh/6400358.htm"><b>157</b></a> <a href="../instruct64_hh/6400357.htm"><b>158</b></a> <a href="../instruct64_hh/6400356.htm"><b>159</b></a> <a href="../instruct64_hh/6400355.htm"><b>160</b></a> <a href="../instruct64_hh/6400354.htm"><b>161</b></a> <a href="../instruct64_hh/6400353.htm"><b>162</b></a> <a href="../instruct64_hh/6400352.htm"><b>163</b></a> <a href="../instruct64_hh/6400351.htm"><b>164</b></a> <a href="../instruct64_hh/6400350.htm"><b>165</b></a> <a href="../instruct64_hh/6400381.htm"><b>166</b></a> <a href="../instruct64_hh/6400380.htm"><b>167</b></a> <a href="../instruct64_hh/6400379.htm"><b>168</b></a> <a href="../instruct64_hh/6400378.htm"><b>169</b></a> <a href="../instruct64_hh/6400371.htm"><b>170</b></a> <a href="../instruct64_hh/6400370.htm"><b>171</b></a> <a href="../instruct64_hh/6400367.htm"><b>172</b></a> <a href="../instruct64_hh/6400366.htm"><b>173</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>174</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>175</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>176</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>177</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>178</b></a> <a href="../instruct64_hh/6400388.htm"><b>179</b></a> <a href="../instruct64_hh/6400387.htm"><b>180</b></a> <a href="../instruct64_hh/6400386.htm"><b>181</b></a> <a href="../instruct64_hh/6400385.htm"><b>182</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>183</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>184</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>185</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>186</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>187</b></a> <a href="../instruct64_hh/6400141.htm"><b>188</b></a> <a href="../instruct64_hh/6400140.htm"><b>189</b></a> <a href="../instruct64_hh/6400139.htm"><b>190</b></a> <a href="../instruct64_hh/6400138.htm"><b>191</b></a> <a href="../instruct64_hh/6400137.htm"><b>192</b></a> <a href="../instruct64_hh/6400136.htm"><b>193</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>194</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>195</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>196</b></a> <a href="../instruct64_hh/6400431.htm"><b>197</b></a> <a href="../instruct64_hh/6400430.htm"><b>198</b></a> <a href="../instruct64_hh/6400426.htm"><b>199</b></a> <a href="../instruct64_hh/6400157.htm"><b>200</b></a> <a href="../instruct64_hh/6400145.htm"><b>201</b></a> <a href="../instruct64_hh/6400144.htm"><b>202</b></a> <a href="../instruct64_hh/6400143.htm"><b>203</b></a> <a href="../instruct64_hh/6400142.htm"><b>204</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>205</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>206</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>207</b></a> <a href="../instruct64_hh/6400445.htm"><b>208</b></a> <a href="../instruct64_hh/6400444.htm"><b>209</b></a> <a href="../instruct64_hh/6400172.htm"><b>210</b></a> <a href="../instruct64_hh/6400171.htm"><b>211</b></a> <a href="../instruct64_hh/6400170.htm"><b>212</b></a> <a href="../instruct64_hh/6400169.htm"><b>213</b></a> <a href="../instruct64_hh/6400168.htm"><b>214</b></a> <a href="../instruct64_hh/6400167.htm"><b>215</b></a> <a href="../instruct64_hh/6400166.htm"><b>216</b></a> <a href="../instruct64_hh/6400165.htm"><b>217</b></a> <a href="../instruct64_hh/6400158.htm"><b>218</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>219</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>220</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>221</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>222</b></a> </nobr><br><nobr><a name="bm_R"></a>r10 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>12</b></a> <a href="../Itanium2_HH/Lips642/it_register_stalls.htm"><b>13</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>14</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>15</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>16</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>17</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>18</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>19</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>20</b></a> </nobr><br><nobr><a name="bm_R"></a>r11 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>2</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>5</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>7</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>9</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>11</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>24</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>25</b></a> </nobr><br><nobr><a name="bm_R"></a>r12 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>4</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>5</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>7</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>12</b></a> </nobr><br><nobr><a name="bm_R"></a>r13 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>5</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>6</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>7</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>9</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>10</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>16</b></a> </nobr><br><nobr><a name="bm_R"></a>r14 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>4</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_R"></a>r15 <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/TMRRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>3</b></a> <a href="../xscinstruct_hh/TMOVMSK.htm"><b>4</b></a> <a href="../xscinstruct_hh/TMIAPH.htm"><b>5</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>6</b></a> <a href="../xscinstruct_hh/TMCRR.htm"><b>7</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>8</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>9</b></a> <a href="../xscinstruct_hh/TANDC.htm"><b>10</b></a> <a href="../xscinstruct_hh/TORC.htm"><b>11</b></a> <a href="../XScale_HH/LipsXSc/Cycle_Information.htm"><b>12</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>13</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>14</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>15</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>16</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>17</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>18</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>19</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>20</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>21</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>22</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>23</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>24</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>25</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>26</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>27</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>28</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>29</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>30</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>31</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>32</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>33</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>34</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>35</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>36</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>37</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>38</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>39</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>40</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>41</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>42</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>43</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>44</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>45</b></a> </nobr><br><nobr><a name="bm_R"></a>r16 <a href="../instruct32_hh/vc328.htm"><b>1</b></a> <a href="../instruct32_hh/vc326.htm"><b>2</b></a> <a href="../instruct32_hh/vc325.htm"><b>3</b></a> <a href="../instruct32_hh/vc42.htm"><b>4</b></a> <a href="../instruct32_hh/vc36.htm"><b>5</b></a> <a href="../instruct32_hh/vc35.htm"><b>6</b></a> <a href="../instruct32_hh/instruction.htm"><b>7</b></a> <a href="../instruct32_hh/vc73.htm"><b>8</b></a> <a href="../instruct32_hh/vc6a.htm"><b>9</b></a> <a href="../instruct32_hh/vc7a.htm"><b>10</b></a> <a href="../instruct32_hh/vc138.htm"><b>11</b></a> <a href="../instruct32_hh/vc136.htm"><b>12</b></a> <a href="../instruct32_hh/vc12a.htm"><b>13</b></a> <a href="../instruct32_hh/vc150.htm"><b>14</b></a> <a href="../instruct32_hh/vc149.htm"><b>15</b></a> <a href="../instruct32_hh/vc147.htm"><b>16</b></a> <a href="../instruct32_hh/vc163.htm"><b>17</b></a> <a href="../instruct32_hh/vc17a.htm"><b>18</b></a> <a href="../instruct32_hh/vc177.htm"><b>19</b></a> <a href="../instruct32_hh/vc19a.htm"><b>20</b></a> <a href="../instruct32_hh/vc18a.htm"><b>21</b></a> <a href="../instruct32_hh/vc216.htm"><b>22</b></a> <a href="../instruct32_hh/vc20a.htm"><b>23</b></a> <a href="../instruct32_hh/vc207.htm"><b>24</b></a> <a href="../instruct32_hh/vc204.htm"><b>25</b></a> <a href="../instruct32_hh/vc22a.htm"><b>26</b></a> <a href="../instruct32_hh/vc245.htm"><b>27</b></a> <a href="../instruct32_hh/vc23a.htm"><b>28</b></a> <a href="../instruct32_hh/vc25.htm"><b>29</b></a> <a href="../instruct32_hh/vc24a.htm"><b>30</b></a> <a href="../instruct32_hh/vc266.htm"><b>31</b></a> <a href="../instruct32_hh/vc284.htm"><b>32</b></a> <a href="../instruct32_hh/vc291.htm"><b>33</b></a> <a href="../instruct32_hh/vc290.htm"><b>34</b></a> <a href="../instruct32_hh/vc313.htm"><b>35</b></a> <a href="../instruct32_hh/vc306.htm"><b>36</b></a> </nobr><br><nobr><a name="bm_R"></a>r2 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_MAR.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>12</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRA.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>37</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>40</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>43</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>44</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>45</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>46</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>47</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>49</b></a> <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.htm"><b>50</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>53</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>54</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>55</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>56</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>57</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>58</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>59</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>60</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.htm"><b>61</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>62</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.htm"><b>63</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>64</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.htm"><b>65</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>66</b></a> <a href="../instruct64_hh/6400285.htm"><b>67</b></a> <a href="../instruct64_hh/6400284.htm"><b>68</b></a> <a href="../instruct64_hh/6400281.htm"><b>69</b></a> <a href="../instruct64_hh/6400280.htm"><b>70</b></a> <a href="../instruct64_hh/6400279.htm"><b>71</b></a> <a href="../instruct64_hh/6400278.htm"><b>72</b></a> <a href="../instruct64_hh/6400273.htm"><b>73</b></a> <a href="../instruct64_hh/6400299.htm"><b>74</b></a> <a href="../instruct64_hh/6400298.htm"><b>75</b></a> <a href="../instruct64_hh/6400294.htm"><b>76</b></a> <a href="../instruct64_hh/6400293.htm"><b>77</b></a> <a href="../instruct64_hh/6400292.htm"><b>78</b></a> <a href="../instruct64_hh/6400291.htm"><b>79</b></a> <a href="../instruct64_hh/6400289.htm"><b>80</b></a> <a href="../instruct64_hh/6400288.htm"><b>81</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>82</b></a> <a href="../instruct64_hh/6400317.htm"><b>83</b></a> <a href="../instruct64_hh/6400316.htm"><b>84</b></a> <a href="../instruct64_hh/6400315.htm"><b>85</b></a> <a href="../instruct64_hh/6400314.htm"><b>86</b></a> <a href="../instruct64_hh/6400313.htm"><b>87</b></a> <a href="../instruct64_hh/6400312.htm"><b>88</b></a> <a href="../instruct64_hh/6400309.htm"><b>89</b></a> <a href="../instruct64_hh/6400308.htm"><b>90</b></a> <a href="../instruct64_hh/6400305.htm"><b>91</b></a> <a href="../instruct64_hh/6400304.htm"><b>92</b></a> <a href="../instruct64_hh/6400303.htm"><b>93</b></a> <a href="../instruct64_hh/6400302.htm"><b>94</b></a> <a href="../instruct64_hh/6400331.htm"><b>95</b></a> <a href="../instruct64_hh/6400330.htm"><b>96</b></a> <a href="../instruct64_hh/6400329.htm"><b>97</b></a> <a href="../instruct64_hh/6400328.htm"><b>98</b></a> <a href="../instruct64_hh/6400327.htm"><b>99</b></a> <a href="../instruct64_hh/6400326.htm"><b>100</b></a> <a href="../instruct64_hh/6400325.htm"><b>101</b></a> <a href="../instruct64_hh/6400324.htm"><b>102</b></a> <a href="../instruct64_hh/6400323.htm"><b>103</b></a> <a href="../instruct64_hh/6400322.htm"><b>104</b></a> <a href="../instruct64_hh/6400321.htm"><b>105</b></a> <a href="../instruct64_hh/6400320.htm"><b>106</b></a> <a href="../instruct64_hh/6400319.htm"><b>107</b></a> <a href="../instruct64_hh/6400318.htm"><b>108</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>109</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>110</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>111</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>112</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>113</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>114</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>115</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>116</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>117</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>118</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>119</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>120</b></a> <a href="../instruct64_hh/6400349.htm"><b>121</b></a> <a href="../instruct64_hh/6400348.htm"><b>122</b></a> <a href="../instruct64_hh/6400345.htm"><b>123</b></a> <a href="../instruct64_hh/6400344.htm"><b>124</b></a> <a href="../instruct64_hh/6400343.htm"><b>125</b></a> <a href="../instruct64_hh/6400342.htm"><b>126</b></a> <a href="../instruct64_hh/6400341.htm"><b>127</b></a> <a href="../instruct64_hh/6400340.htm"><b>128</b></a> <a href="../instruct64_hh/6400339.htm"><b>129</b></a> <a href="../instruct64_hh/6400338.htm"><b>130</b></a> <a href="../instruct64_hh/6400337.htm"><b>131</b></a> <a href="../instruct64_hh/6400336.htm"><b>132</b></a> <a href="../instruct64_hh/6400335.htm"><b>133</b></a> <a href="../instruct64_hh/6400334.htm"><b>134</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>135</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>136</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.htm"><b>137</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>138</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>139</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.htm"><b>140</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>141</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>142</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>143</b></a> <a href="../instruct64_hh/6400363.htm"><b>144</b></a> <a href="../instruct64_hh/6400362.htm"><b>145</b></a> <a href="../instruct64_hh/6400359.htm"><b>146</b></a> <a href="../instruct64_hh/6400358.htm"><b>147</b></a> <a href="../instruct64_hh/6400357.htm"><b>148</b></a> <a href="../instruct64_hh/6400356.htm"><b>149</b></a> <a href="../instruct64_hh/6400355.htm"><b>150</b></a> <a href="../instruct64_hh/6400354.htm"><b>151</b></a> <a href="../instruct64_hh/6400353.htm"><b>152</b></a> <a href="../instruct64_hh/6400352.htm"><b>153</b></a> <a href="../instruct64_hh/6400351.htm"><b>154</b></a> <a href="../instruct64_hh/6400350.htm"><b>155</b></a> <a href="../instruct64_hh/6400381.htm"><b>156</b></a> <a href="../instruct64_hh/6400380.htm"><b>157</b></a> <a href="../instruct64_hh/6400379.htm"><b>158</b></a> <a href="../instruct64_hh/6400378.htm"><b>159</b></a> <a href="../instruct64_hh/6400367.htm"><b>160</b></a> <a href="../instruct64_hh/6400366.htm"><b>161</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>162</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>163</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>164</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>165</b></a> <a href="../instruct64_hh/6400386.htm"><b>166</b></a> <a href="../instruct64_hh/6400385.htm"><b>167</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>168</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>169</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>170</b></a> <a href="../instruct64_hh/6400139.htm"><b>171</b></a> <a href="../instruct64_hh/6400138.htm"><b>172</b></a> <a href="../instruct64_hh/6400137.htm"><b>173</b></a> <a href="../instruct64_hh/6400136.htm"><b>174</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>175</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>176</b></a> <a href="../instruct64_hh/6400431.htm"><b>177</b></a> <a href="../instruct64_hh/6400430.htm"><b>178</b></a> <a href="../instruct64_hh/6400157.htm"><b>179</b></a> <a href="../instruct64_hh/6400145.htm"><b>180</b></a> <a href="../instruct64_hh/6400144.htm"><b>181</b></a> <a href="../instruct64_hh/6400143.htm"><b>182</b></a> <a href="../instruct64_hh/6400142.htm"><b>183</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>184</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>185</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>186</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>187</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>188</b></a> <a href="../instruct64_hh/6400170.htm"><b>189</b></a> <a href="../instruct64_hh/6400169.htm"><b>190</b></a> <a href="../instruct64_hh/6400166.htm"><b>191</b></a> <a href="../instruct64_hh/6400165.htm"><b>192</b></a> <a href="../instruct64_hh/6400164.htm"><b>193</b></a> <a href="../instruct64_hh/6400163.htm"><b>194</b></a> <a href="../instruct64_hh/6400162.htm"><b>195</b></a> <a href="../instruct64_hh/6400161.htm"><b>196</b></a> <a href="../instruct64_hh/6400158.htm"><b>197</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>198</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>199</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>200</b></a> </nobr><br><nobr><a name="bm_R"></a>r3 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>11</b></a> <a href="../instruct64_hh/6400199.htm"><b>12</b></a> <a href="../instruct64_hh/6400198.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>32</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>37</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>38</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>39</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>40</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>42</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>43</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>44</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>45</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>46</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>47</b></a> <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.htm"><b>48</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>53</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>54</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.htm"><b>55</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.htm"><b>56</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>57</b></a> <a href="../instruct64_hh/6400285.htm"><b>58</b></a> <a href="../instruct64_hh/6400284.htm"><b>59</b></a> <a href="../instruct64_hh/6400283.htm"><b>60</b></a> <a href="../instruct64_hh/6400282.htm"><b>61</b></a> <a href="../instruct64_hh/6400281.htm"><b>62</b></a> <a href="../instruct64_hh/6400280.htm"><b>63</b></a> <a href="../instruct64_hh/6400279.htm"><b>64</b></a> <a href="../instruct64_hh/6400278.htm"><b>65</b></a> <a href="../instruct64_hh/6400273.htm"><b>66</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>67</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>68</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.htm"><b>69</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>70</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.htm"><b>71</b></a> <a href="../instruct64_hh/6400299.htm"><b>72</b></a> <a href="../instruct64_hh/6400298.htm"><b>73</b></a> <a href="../instruct64_hh/6400296.htm"><b>74</b></a> <a href="../instruct64_hh/6400289.htm"><b>75</b></a> <a href="../instruct64_hh/6400288.htm"><b>76</b></a> <a href="../instruct64_hh/6400317.htm"><b>77</b></a> <a href="../instruct64_hh/6400316.htm"><b>78</b></a> <a href="../instruct64_hh/6400315.htm"><b>79</b></a> <a href="../instruct64_hh/6400314.htm"><b>80</b></a> <a href="../instruct64_hh/6400313.htm"><b>81</b></a> <a href="../instruct64_hh/6400312.htm"><b>82</b></a> <a href="../instruct64_hh/6400333.htm"><b>83</b></a> <a href="../instruct64_hh/6400332.htm"><b>84</b></a> <a href="../instruct64_hh/6400331.htm"><b>85</b></a> <a href="../instruct64_hh/6400330.htm"><b>86</b></a> <a href="../instruct64_hh/6400329.htm"><b>87</b></a> <a href="../instruct64_hh/6400328.htm"><b>88</b></a> <a href="../instruct64_hh/6400327.htm"><b>89</b></a> <a href="../instruct64_hh/6400326.htm"><b>90</b></a> <a href="../instruct64_hh/6400325.htm"><b>91</b></a> <a href="../instruct64_hh/6400324.htm"><b>92</b></a> <a href="../instruct64_hh/6400323.htm"><b>93</b></a> <a href="../instruct64_hh/6400322.htm"><b>94</b></a> <a href="../instruct64_hh/6400321.htm"><b>95</b></a> <a href="../instruct64_hh/6400320.htm"><b>96</b></a> <a href="../instruct64_hh/6400319.htm"><b>97</b></a> <a href="../instruct64_hh/6400318.htm"><b>98</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>99</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>100</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>101</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>102</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>103</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>104</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>105</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>106</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>107</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>108</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>109</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>110</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>111</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>112</b></a> <a href="../instruct64_hh/6400345.htm"><b>113</b></a> <a href="../instruct64_hh/6400344.htm"><b>114</b></a> <a href="../instruct64_hh/6400343.htm"><b>115</b></a> <a href="../instruct64_hh/6400342.htm"><b>116</b></a> <a href="../instruct64_hh/6400341.htm"><b>117</b></a> <a href="../instruct64_hh/6400340.htm"><b>118</b></a> <a href="../instruct64_hh/6400339.htm"><b>119</b></a> <a href="../instruct64_hh/6400338.htm"><b>120</b></a> <a href="../instruct64_hh/6400337.htm"><b>121</b></a> <a href="../instruct64_hh/6400336.htm"><b>122</b></a> <a href="../instruct64_hh/6400335.htm"><b>123</b></a> <a href="../instruct64_hh/6400334.htm"><b>124</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>125</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>126</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>127</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>128</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>129</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>130</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>131</b></a> <a href="../instruct64_hh/6400365.htm"><b>132</b></a> <a href="../instruct64_hh/6400364.htm"><b>133</b></a> <a href="../instruct64_hh/6400363.htm"><b>134</b></a> <a href="../instruct64_hh/6400362.htm"><b>135</b></a> <a href="../instruct64_hh/6400359.htm"><b>136</b></a> <a href="../instruct64_hh/6400358.htm"><b>137</b></a> <a href="../instruct64_hh/6400357.htm"><b>138</b></a> <a href="../instruct64_hh/6400356.htm"><b>139</b></a> <a href="../instruct64_hh/6400355.htm"><b>140</b></a> <a href="../instruct64_hh/6400354.htm"><b>141</b></a> <a href="../instruct64_hh/6400353.htm"><b>142</b></a> <a href="../instruct64_hh/6400352.htm"><b>143</b></a> <a href="../instruct64_hh/6400351.htm"><b>144</b></a> <a href="../instruct64_hh/6400350.htm"><b>145</b></a> <a href="../instruct64_hh/6400381.htm"><b>146</b></a> <a href="../instruct64_hh/6400380.htm"><b>147</b></a> <a href="../instruct64_hh/6400379.htm"><b>148</b></a> <a href="../instruct64_hh/6400378.htm"><b>149</b></a> <a href="../instruct64_hh/6400377.htm"><b>150</b></a> <a href="../instruct64_hh/6400376.htm"><b>151</b></a> <a href="../instruct64_hh/6400375.htm"><b>152</b></a> <a href="../instruct64_hh/6400374.htm"><b>153</b></a> <a href="../instruct64_hh/6400371.htm"><b>154</b></a> <a href="../instruct64_hh/6400370.htm"><b>155</b></a> <a href="../instruct64_hh/6400367.htm"><b>156</b></a> <a href="../instruct64_hh/6400366.htm"><b>157</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>158</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>159</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>160</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>161</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>162</b></a> <a href="../instruct64_hh/6400388.htm"><b>163</b></a> <a href="../instruct64_hh/6400387.htm"><b>164</b></a> <a href="../instruct64_hh/6400386.htm"><b>165</b></a> <a href="../instruct64_hh/6400385.htm"><b>166</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>167</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>168</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>169</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>170</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>171</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>172</b></a> <a href="../instruct64_hh/6400139.htm"><b>173</b></a> <a href="../instruct64_hh/6400138.htm"><b>174</b></a> <a href="../instruct64_hh/6400137.htm"><b>175</b></a> <a href="../instruct64_hh/6400136.htm"><b>176</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>177</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>178</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>179</b></a> <a href="../instruct64_hh/6400431.htm"><b>180</b></a> <a href="../instruct64_hh/6400430.htm"><b>181</b></a> <a href="../instruct64_hh/6400426.htm"><b>182</b></a> <a href="../instruct64_hh/6400145.htm"><b>183</b></a> <a href="../instruct64_hh/6400144.htm"><b>184</b></a> <a href="../instruct64_hh/6400143.htm"><b>185</b></a> <a href="../instruct64_hh/6400142.htm"><b>186</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>187</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>188</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>189</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>190</b></a> <a href="../instruct64_hh/6400172.htm"><b>191</b></a> <a href="../instruct64_hh/6400171.htm"><b>192</b></a> <a href="../instruct64_hh/6400170.htm"><b>193</b></a> <a href="../instruct64_hh/6400169.htm"><b>194</b></a> <a href="../instruct64_hh/6400168.htm"><b>195</b></a> <a href="../instruct64_hh/6400167.htm"><b>196</b></a> <a href="../instruct64_hh/6400166.htm"><b>197</b></a> <a href="../instruct64_hh/6400165.htm"><b>198</b></a> <a href="../instruct64_hh/6400164.htm"><b>199</b></a> <a href="../instruct64_hh/6400163.htm"><b>200</b></a> <a href="../instruct64_hh/6400162.htm"><b>201</b></a> <a href="../instruct64_hh/6400161.htm"><b>202</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>203</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>204</b></a> <a href="../instruct64_hh/6400184.htm"><b>205</b></a> <a href="../instruct64_hh/6400183.htm"><b>206</b></a> </nobr><br><nobr><a name="bm_R"></a>r32 <a href="../instruct32_hh/vc328.htm"><b>1</b></a> <a href="../instruct32_hh/vc326.htm"><b>2</b></a> <a href="../instruct32_hh/vc325.htm"><b>3</b></a> <a href="../instruct32_hh/vc42.htm"><b>4</b></a> <a href="../instruct32_hh/vc36.htm"><b>5</b></a> <a href="../instruct32_hh/vc35.htm"><b>6</b></a> <a href="../instruct32_hh/instruction.htm"><b>7</b></a> <a href="../instruct32_hh/vc62.htm"><b>8</b></a> <a href="../instruct32_hh/vc57.htm"><b>9</b></a> <a href="../instruct32_hh/vc73.htm"><b>10</b></a> <a href="../instruct32_hh/vc6a.htm"><b>11</b></a> <a href="../instruct32_hh/vc68.htm"><b>12</b></a> <a href="../instruct32_hh/vc67.htm"><b>13</b></a> <a href="../instruct32_hh/vc7a.htm"><b>14</b></a> <a href="../instruct32_hh/vc138.htm"><b>15</b></a> <a href="../instruct32_hh/vc136.htm"><b>16</b></a> <a href="../instruct32_hh/vc12a.htm"><b>17</b></a> <a href="../instruct32_hh/vc150.htm"><b>18</b></a> <a href="../instruct32_hh/vc149.htm"><b>19</b></a> <a href="../instruct32_hh/vc147.htm"><b>20</b></a> <a href="../instruct32_hh/vc163.htm"><b>21</b></a> <a href="../instruct32_hh/vc179.htm"><b>22</b></a> <a href="../instruct32_hh/vc178.htm"><b>23</b></a> <a href="../instruct32_hh/vc177.htm"><b>24</b></a> <a href="../instruct32_hh/vc19a.htm"><b>25</b></a> <a href="../instruct32_hh/vc195.htm"><b>26</b></a> <a href="../instruct32_hh/vc193.htm"><b>27</b></a> <a href="../instruct32_hh/vc192.htm"><b>28</b></a> <a href="../instruct32_hh/vc18a.htm"><b>29</b></a> <a href="../instruct32_hh/vc216.htm"><b>30</b></a> <a href="../instruct32_hh/vc20a.htm"><b>31</b></a> <a href="../instruct32_hh/vc207.htm"><b>32</b></a> <a href="../instruct32_hh/vc204.htm"><b>33</b></a> <a href="../instruct32_hh/vc22a.htm"><b>34</b></a> <a href="../instruct32_hh/vc21a.htm"><b>35</b></a> <a href="../instruct32_hh/vc245.htm"><b>36</b></a> <a href="../instruct32_hh/vc240.htm"><b>37</b></a> <a href="../instruct32_hh/vc23a.htm"><b>38</b></a> <a href="../instruct32_hh/vc234.htm"><b>39</b></a> <a href="../instruct32_hh/vc233.htm"><b>40</b></a> <a href="../instruct32_hh/vc25.htm"><b>41</b></a> <a href="../instruct32_hh/vc24a.htm"><b>42</b></a> <a href="../instruct32_hh/vc266.htm"><b>43</b></a> <a href="../instruct32_hh/vc284.htm"><b>44</b></a> <a href="../instruct32_hh/vc296.htm"><b>45</b></a> <a href="../instruct32_hh/vc291.htm"><b>46</b></a> <a href="../instruct32_hh/vc290.htm"><b>47</b></a> <a href="../instruct32_hh/vc313.htm"><b>48</b></a> <a href="../instruct32_hh/vc306.htm"><b>49</b></a> </nobr><br><nobr><a name="bm_R"></a>r4 <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>25</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>30</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>32</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>35</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>36</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>37</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>38</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>39</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>40</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>41</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>42</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>43</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>44</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>45</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>46</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>47</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>48</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>49</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.htm"><b>50</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>51</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>52</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>53</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>54</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.htm"><b>55</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>56</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>57</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>58</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>59</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>60</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>61</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>62</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>63</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>64</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>65</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>66</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>67</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>68</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>69</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>70</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>71</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>72</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>73</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>74</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>75</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>76</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>77</b></a> </nobr><br><nobr><a name="bm_R"></a>r5 <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>22</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>23</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>28</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>29</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>30</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>32</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>35</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>36</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>37</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>38</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>39</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>40</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>41</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>42</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>43</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>44</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>45</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>46</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>47</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>48</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>49</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>50</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>51</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>52</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>53</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>54</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>55</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>56</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>57</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>58</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>59</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>60</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>61</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>62</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>63</b></a> </nobr><br><nobr><a name="bm_R"></a>r6 <a href="../xscinstruct_hh/INST_LDRH.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>14</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>17</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>18</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>19</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>20</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>22</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>23</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>24</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>25</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>26</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>27</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>28</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>29</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>30</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>31</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>32</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>33</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>34</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>35</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>36</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>37</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>40</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>41</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>42</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>43</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>44</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>45</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>46</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>47</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>49</b></a> </nobr><br><nobr><a name="bm_R"></a>r7 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>5</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>17</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>24</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>25</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>27</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>28</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>29</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>30</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>32</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>35</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>36</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>37</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>38</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>39</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>40</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>41</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>42</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>43</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>44</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>45</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>46</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>47</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>48</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>49</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>50</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>51</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>53</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>54</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>55</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>56</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>57</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>58</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>59</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>60</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>61</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>62</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>63</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>64</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>65</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>66</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>67</b></a> </nobr><br><nobr><a name="bm_R"></a>r8 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>4</b></a> <a href="../instruct32_hh/vc328.htm"><b>5</b></a> <a href="../instruct32_hh/vc326.htm"><b>6</b></a> <a href="../instruct32_hh/vc325.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>8</b></a> <a href="../instruct32_hh/vc42.htm"><b>9</b></a> <a href="../instruct32_hh/vc36.htm"><b>10</b></a> <a href="../instruct32_hh/instruction.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>19</b></a> <a href="../instruct32_hh/vc6a.htm"><b>20</b></a> <a href="../instruct32_hh/vc7a.htm"><b>21</b></a> <a href="../instruct32_hh/vc12a.htm"><b>22</b></a> <a href="../instruct32_hh/vc177.htm"><b>23</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>24</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>25</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>26</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>27</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>28</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>29</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>30</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>31</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.htm"><b>32</b></a> <a href="../instruct32_hh/vc216.htm"><b>33</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>34</b></a> <a href="../XScale_HH/LipsXSc/Status_Rgister.htm"><b>35</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.htm"><b>36</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>37</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>38</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>39</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>40</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>41</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>42</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>43</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>44</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>45</b></a> <a href="../instruct32_hh/vc284.htm"><b>46</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>47</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>48</b></a> <a href="../instruct32_hh/vc313.htm"><b>49</b></a> <a href="../instruct32_hh/vc306.htm"><b>50</b></a> </nobr><br><nobr><a name="bm_R"></a>r9 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>9</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>10</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>11</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>12</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.htm"><b>13</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>14</b></a> <a href="../XScale_HH/LipsXSc/Status_Rgister.htm"><b>15</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.htm"><b>16</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>17</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>18</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>19</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>20</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>21</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>22</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>23</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>26</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf55.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

