Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 27 06:58:49 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a0/clk_1s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.768        0.000                      0                   72        0.200        0.000                      0                   72        4.650        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.768        0.000                      0                   72        0.200        0.000                      0                   72        4.650        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.388ns (20.488%)  route 1.506ns (79.512%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.439     6.582    a0/clear
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    a0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[0]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.281    14.350    a0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.388ns (20.488%)  route 1.506ns (79.512%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.439     6.582    a0/clear
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    a0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[1]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.281    14.350    a0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.388ns (20.488%)  route 1.506ns (79.512%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.439     6.582    a0/clear
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    a0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[2]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.281    14.350    a0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.388ns (20.488%)  route 1.506ns (79.512%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.439     6.582    a0/clear
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.540    14.315    a0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[3]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.281    14.350    a0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.388ns (20.843%)  route 1.473ns (79.157%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.407     6.550    a0/clear
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.537    14.312    a0/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[16]/C
                         clock pessimism              0.351    14.663    
                         clock uncertainty           -0.035    14.628    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.281    14.347    a0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.388ns (20.843%)  route 1.473ns (79.157%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.407     6.550    a0/clear
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.537    14.312    a0/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[17]/C
                         clock pessimism              0.351    14.663    
                         clock uncertainty           -0.035    14.628    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.281    14.347    a0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.388ns (20.843%)  route 1.473ns (79.157%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.407     6.550    a0/clear
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.537    14.312    a0/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[18]/C
                         clock pessimism              0.351    14.663    
                         clock uncertainty           -0.035    14.628    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.281    14.347    a0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.388ns (20.843%)  route 1.473ns (79.157%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.407     6.550    a0/clear
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.537    14.312    a0/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  a0/cnt_reg[19]/C
                         clock pessimism              0.351    14.663    
                         clock uncertainty           -0.035    14.628    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.281    14.347    a0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.388ns (20.746%)  route 1.482ns (79.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.416     6.558    a0/clear
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.539    14.314    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[4]/C
                         clock pessimism              0.374    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.281    14.372    a0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.388ns (20.746%)  route 1.482ns (79.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.673     4.688    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.259     4.947 r  a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.438     5.385    a0/cnt_reg[7]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.043     5.428 f  a0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.351     5.779    a0/cnt[0]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.043     5.822 f  a0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.277     6.100    a0/cnt[0]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.043     6.143 r  a0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.416     6.558    a0/clear
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.539    14.314    a0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  a0/cnt_reg[5]/C
                         clock pessimism              0.374    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.281    14.372    a0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  7.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.709     1.955    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  a2/clkdiv_1/div_res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     2.055 r  a2/clkdiv_1/div_res_reg[11]/Q
                         net (fo=1, routed)           0.094     2.148    a2/clkdiv_1/div_res_reg_n_0_[11]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.225 r  a2/clkdiv_1/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.225    a2/clkdiv_1/div_res_reg[8]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  a2/clkdiv_1/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.947     2.432    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  a2/clkdiv_1/div_res_reg[11]/C
                         clock pessimism             -0.477     1.955    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.071     2.026    a2/clkdiv_1/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.708     1.954    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  a2/clkdiv_1/div_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.100     2.054 r  a2/clkdiv_1/div_res_reg[15]/Q
                         net (fo=1, routed)           0.094     2.147    a2/clkdiv_1/div_res_reg_n_0_[15]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.224 r  a2/clkdiv_1/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.224    a2/clkdiv_1/div_res_reg[12]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  a2/clkdiv_1/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.946     2.431    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  a2/clkdiv_1/div_res_reg[15]/C
                         clock pessimism             -0.477     1.954    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.071     2.025    a2/clkdiv_1/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.711     1.957    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  a2/clkdiv_1/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  a2/clkdiv_1/div_res_reg[3]/Q
                         net (fo=1, routed)           0.094     2.150    a2/clkdiv_1/div_res_reg_n_0_[3]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.227 r  a2/clkdiv_1/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.227    a2/clkdiv_1/div_res_reg[0]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  a2/clkdiv_1/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.949     2.434    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  a2/clkdiv_1/div_res_reg[3]/C
                         clock pessimism             -0.477     1.957    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.071     2.028    a2/clkdiv_1/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.710     1.956    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  a2/clkdiv_1/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     2.056 r  a2/clkdiv_1/div_res_reg[7]/Q
                         net (fo=1, routed)           0.094     2.149    a2/clkdiv_1/div_res_reg_n_0_[7]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.226 r  a2/clkdiv_1/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.226    a2/clkdiv_1/div_res_reg[4]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  a2/clkdiv_1/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.948     2.433    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  a2/clkdiv_1/div_res_reg[7]/C
                         clock pessimism             -0.477     1.956    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.071     2.027    a2/clkdiv_1/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  a2/clkdiv_1/div_res_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  a2/clkdiv_1/div_res_reg[16]/Q
                         net (fo=1, routed)           0.094     2.146    a2/clkdiv_1/div_res_reg_n_0_[16]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.229 r  a2/clkdiv_1/div_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.229    a2/clkdiv_1/div_res_reg[16]_i_1_n_7
    SLICE_X1Y21          FDRE                                         r  a2/clkdiv_1/div_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.945     2.430    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  a2/clkdiv_1/div_res_reg[16]/C
                         clock pessimism             -0.477     1.953    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.071     2.024    a2/clkdiv_1/div_res_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.708     1.954    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  a2/clkdiv_1/div_res_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.100     2.054 r  a2/clkdiv_1/div_res_reg[12]/Q
                         net (fo=1, routed)           0.094     2.147    a2/clkdiv_1/div_res_reg_n_0_[12]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.230 r  a2/clkdiv_1/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.230    a2/clkdiv_1/div_res_reg[12]_i_1_n_7
    SLICE_X1Y20          FDRE                                         r  a2/clkdiv_1/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.946     2.431    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  a2/clkdiv_1/div_res_reg[12]/C
                         clock pessimism             -0.477     1.954    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.071     2.025    a2/clkdiv_1/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.710     1.956    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  a2/clkdiv_1/div_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     2.056 r  a2/clkdiv_1/div_res_reg[4]/Q
                         net (fo=1, routed)           0.094     2.149    a2/clkdiv_1/div_res_reg_n_0_[4]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.232 r  a2/clkdiv_1/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.232    a2/clkdiv_1/div_res_reg[4]_i_1_n_7
    SLICE_X1Y18          FDRE                                         r  a2/clkdiv_1/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.948     2.433    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  a2/clkdiv_1/div_res_reg[4]/C
                         clock pessimism             -0.477     1.956    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.071     2.027    a2/clkdiv_1/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 a2/clkdiv_1/div_res_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/clkdiv_1/div_res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.709     1.955    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  a2/clkdiv_1/div_res_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     2.055 r  a2/clkdiv_1/div_res_reg[8]/Q
                         net (fo=1, routed)           0.094     2.148    a2/clkdiv_1/div_res_reg_n_0_[8]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.231 r  a2/clkdiv_1/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.231    a2/clkdiv_1/div_res_reg[8]_i_1_n_7
    SLICE_X1Y19          FDRE                                         r  a2/clkdiv_1/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.947     2.432    a2/clkdiv_1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  a2/clkdiv_1/div_res_reg[8]/C
                         clock pessimism             -0.477     1.955    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.071     2.026    a2/clkdiv_1/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 a0/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/clk_1s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.792%)  route 0.136ns (48.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.706     1.952    a0/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  a0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.118     2.070 r  a0/cnt_reg[24]/Q
                         net (fo=3, routed)           0.136     2.206    a0/cnt_reg[24]
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.028     2.234 r  a0/clk_1s_i_1/O
                         net (fo=1, routed)           0.000     2.234    a0/clk_1s_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  a0/clk_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.946     2.431    a0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  a0/clk_1s_reg/C
                         clock pessimism             -0.465     1.966    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.060     2.026    a0/clk_1s_reg
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.712     1.958    a0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.118     2.076 r  a0/cnt_reg[2]/Q
                         net (fo=1, routed)           0.107     2.183    a0/cnt_reg_n_0_[2]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.258 r  a0/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.258    a0/cnt_reg[0]_i_2_n_5
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.950     2.435    a0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a0/cnt_reg[2]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.092     2.050    a0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y20    a0/clk_1s_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y18    a0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y18    a0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y19    a0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y19    a0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y19    a0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y19    a0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y20    a0/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y20    a0/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    a0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    a0/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    a0/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    a0/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    a0/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    a0/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    a0/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y17    a2/clkdiv_1/div_res_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y17    a2/clkdiv_1/div_res_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y17    a2/clkdiv_1/div_res_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y18    a0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y18    a0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y19    a0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y19    a0/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y19    a0/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y19    a0/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    a0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y21    a0/cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y21    a0/cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y21    a0/cnt_reg[22]/C



