{
  "name": "core::core_arch::arm_shared::neon::generated::vsubhn_s32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:71736:1: 71736:59",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vsubhn_s32(_1: core_arch::arm_shared::neon::int32x4_t, _2: core_arch::arm_shared::neon::int32x4_t) -> core_arch::arm_shared::neon::int16x4_t {\n    let mut _0: core_arch::arm_shared::neon::int16x4_t;\n    let  _3: core_arch::simd::i32x4;\n    let mut _4: core_arch::arm_shared::neon::int32x4_t;\n    let mut _5: core_arch::arm_shared::neon::int32x4_t;\n    let mut _6: core_arch::arm_shared::neon::int32x4_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    bb0: {\n        _3 = core_arch::simd::i32x4::new(16_i32, 16_i32, 16_i32, 16_i32) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = intrinsics::simd::simd_sub::<core_arch::arm_shared::neon::int32x4_t>(_1, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_6);\n        _6 = _3 as core_arch::arm_shared::neon::int32x4_t;\n        _4 = intrinsics::simd::simd_shr::<core_arch::arm_shared::neon::int32x4_t>(move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = intrinsics::simd::simd_cast::<core_arch::arm_shared::neon::int32x4_t, core_arch::arm_shared::neon::int16x4_t>(move _4) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}