Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Apr 20 11:32:15 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_tx_timing_summary_routed.rpt -pb simple_tx_timing_summary_routed.pb -rpx simple_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_tx
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.736        0.000                      0                  122        0.167        0.000                      0                  122        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.736        0.000                      0                  122        0.167        0.000                      0                  122        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 1.265ns (41.600%)  route 1.776ns (58.400%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 f  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.708     6.670    tx/state1_carry__2_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.097     6.767 r  tx/data_r[7]_i_1/O
                         net (fo=8, routed)           0.454     7.220    tx/data_r_1
    SLICE_X37Y90         FDRE                                         r  tx/data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.150    13.928    tx/CLK
    SLICE_X37Y90         FDRE                                         r  tx/data_r_reg[1]/C
                         clock pessimism              0.214    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X37Y90         FDRE (Setup_fdre_C_CE)      -0.150    13.956    tx/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 1.265ns (41.600%)  route 1.776ns (58.400%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 f  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.708     6.670    tx/state1_carry__2_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.097     6.767 r  tx/data_r[7]_i_1/O
                         net (fo=8, routed)           0.454     7.220    tx/data_r_1
    SLICE_X37Y90         FDRE                                         r  tx/data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.150    13.928    tx/CLK
    SLICE_X37Y90         FDRE                                         r  tx/data_r_reg[3]/C
                         clock pessimism              0.214    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X37Y90         FDRE (Setup_fdre_C_CE)      -0.150    13.956    tx/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 1.265ns (41.600%)  route 1.776ns (58.400%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 f  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.708     6.670    tx/state1_carry__2_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.097     6.767 r  tx/data_r[7]_i_1/O
                         net (fo=8, routed)           0.454     7.220    tx/data_r_1
    SLICE_X37Y90         FDRE                                         r  tx/data_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.150    13.928    tx/CLK
    SLICE_X37Y90         FDRE                                         r  tx/data_r_reg[5]/C
                         clock pessimism              0.214    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X37Y90         FDRE (Setup_fdre_C_CE)      -0.150    13.956    tx/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.265ns (38.638%)  route 2.009ns (61.362%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          1.394     7.356    tx/state1_carry__2_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.097     7.453 r  tx/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.453    tx/clk_cnt[4]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.145    13.923    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[4]/C
                         clock pessimism              0.257    14.180    
                         clock uncertainty           -0.035    14.144    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)        0.070    14.214    tx/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.774ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.265ns (38.792%)  route 1.996ns (61.208%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          1.381     7.343    tx/state1_carry__2_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I1_O)        0.097     7.440 r  tx/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[3]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.145    13.923    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[3]/C
                         clock pessimism              0.257    14.180    
                         clock uncertainty           -0.035    14.144    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)        0.070    14.214    tx/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  6.774    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 1.265ns (42.286%)  route 1.727ns (57.714%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.502     6.464    tx/state1_carry__2_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.097     6.561 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.610     7.171    tx/clk_cnt_0
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.146    13.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[10]/C
                         clock pessimism              0.232    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X40Y88         FDRE (Setup_fdre_C_CE)      -0.150    13.970    tx/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 1.265ns (42.286%)  route 1.727ns (57.714%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.502     6.464    tx/state1_carry__2_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.097     6.561 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.610     7.171    tx/clk_cnt_0
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.146    13.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[11]/C
                         clock pessimism              0.232    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X40Y88         FDRE (Setup_fdre_C_CE)      -0.150    13.970    tx/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 1.265ns (42.286%)  route 1.727ns (57.714%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.502     6.464    tx/state1_carry__2_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.097     6.561 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.610     7.171    tx/clk_cnt_0
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.146    13.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[12]/C
                         clock pessimism              0.232    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X40Y88         FDRE (Setup_fdre_C_CE)      -0.150    13.970    tx/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 1.265ns (42.286%)  route 1.727ns (57.714%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.502     6.464    tx/state1_carry__2_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.097     6.561 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.610     7.171    tx/clk_cnt_0
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.146    13.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[13]/C
                         clock pessimism              0.232    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X40Y88         FDRE (Setup_fdre_C_CE)      -0.150    13.970    tx/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 1.265ns (40.131%)  route 1.887ns (59.869%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.249     4.180    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.393     4.573 f  tx/clk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.615     5.187    tx/clk_cnt[2]
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.097     5.284 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.284    tx/state1_carry_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.686 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.686    tx/state1_carry_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.778 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    tx/state1_carry__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.870 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    tx/state1_carry__1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.962 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          1.273     7.235    tx/state1_carry__2_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.097     7.332 r  tx/clk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     7.332    tx/clk_cnt[12]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.146    13.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[12]/C
                         clock pessimism              0.232    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.032    14.152    tx/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  6.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.352%)  route 0.086ns (31.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X37Y88         FDSE                                         r  data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  data_reg[3]/Q
                         net (fo=6, routed)           0.086     1.714    data_reg[3]
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.759 r  data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.759    p_0_in__0[6]
    SLICE_X36Y88         FDSE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  data_reg[6]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X36Y88         FDSE (Hold_fdse_C_D)         0.092     1.592    data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 data_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.217%)  route 0.119ns (45.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  data_reg[7]/Q
                         net (fo=2, routed)           0.119     1.747    tx/data_r_reg[7]_0[7]
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[7]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.075     1.578    tx/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.314%)  route 0.128ns (40.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    tx/CLK
    SLICE_X40Y89         FDRE                                         r  tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  tx/FSM_onehot_state_reg[2]/Q
                         net (fo=38, routed)          0.128     1.754    tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  tx/clk_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.799    tx/clk_cnt[15]_i_1_n_0
    SLICE_X41Y89         FDRE                                         r  tx/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.838     2.003    tx/CLK
    SLICE_X41Y89         FDRE                                         r  tx/clk_cnt_reg[15]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.092     1.590    tx/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.260%)  route 0.132ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X37Y88         FDSE                                         r  data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.128     1.615 r  data_reg[4]/Q
                         net (fo=5, routed)           0.132     1.747    tx/data_r_reg[7]_0[4]
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[4]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.017     1.520    tx/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.655%)  route 0.148ns (44.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    tx/CLK
    SLICE_X40Y89         FDSE                                         r  tx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDSE (Prop_fdse_C_Q)         0.141     1.626 r  tx/FSM_onehot_state_reg[0]/Q
                         net (fo=40, routed)          0.148     1.775    tx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X41Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  tx/clk_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.820    tx/clk_cnt[14]_i_1_n_0
    SLICE_X41Y89         FDRE                                         r  tx/clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.838     2.003    tx/CLK
    SLICE_X41Y89         FDRE                                         r  tx/clk_cnt_reg[14]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.091     1.589    tx/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  data_reg[6]/Q
                         net (fo=3, routed)           0.183     1.812    tx/data_r_reg[7]_0[6]
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[6]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.072     1.575    tx/data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tx/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.160%)  route 0.101ns (30.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    tx/CLK
    SLICE_X36Y90         FDRE                                         r  tx/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  tx/tx_done_reg/Q
                         net (fo=7, routed)           0.101     1.718    tx/ready
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.099     1.817 r  tx/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.817    tx_n_3
    SLICE_X36Y90         FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.840     2.005    clk_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  transmit_reg/C
                         clock pessimism             -0.516     1.488    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.091     1.579    transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.242%)  route 0.163ns (46.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    tx/CLK
    SLICE_X40Y89         FDRE                                         r  tx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  tx/FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.163     1.790    tx/FSM_onehot_state_reg_n_0_[1]
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.835 r  tx/clk_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     1.835    tx/clk_cnt[18]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  tx/clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X40Y90         FDRE                                         r  tx/clk_cnt_reg[18]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.092     1.594    tx/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.183ns (51.642%)  route 0.171ns (48.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  count_reg[0]/Q
                         net (fo=7, routed)           0.171     1.800    count_reg[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.042     1.842 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    p_0_in[1]
    SLICE_X36Y88         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.107     1.594    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.435%)  route 0.169ns (47.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X37Y88         FDSE                                         r  data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  data_reg[3]/Q
                         net (fo=6, routed)           0.169     1.797    data_reg[3]
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.842    p_0_in__0[7]
    SLICE_X36Y88         FDSE                                         r  data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  data_reg[7]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X36Y88         FDSE (Hold_fdse_C_D)         0.092     1.592    data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y88    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y88    count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89    count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89    count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89    count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89    count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89    count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89    count_reg[7]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y88    data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    count_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.519ns (51.835%)  route 3.270ns (48.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.252     4.184    tx/CLK
    SLICE_X37Y91         FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.341     4.525 r  tx/sig_reg/Q
                         net (fo=1, routed)           3.270     7.794    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178    10.972 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000    10.972    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.628ns  (logic 3.532ns (76.326%)  route 1.096ns (23.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.322     4.253    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  l_reg/Q
                         net (fo=1, routed)           1.096     5.689    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.191     8.880 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     8.880    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.410ns (83.702%)  route 0.275ns (16.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  l_reg/Q
                         net (fo=1, routed)           0.275     1.938    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.207 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.207    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.397ns (47.201%)  route 1.563ns (52.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    tx/CLK
    SLICE_X37Y91         FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  tx/sig_reg/Q
                         net (fo=1, routed)           1.563     3.192    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.448 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     4.448    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.469ns (30.050%)  route 3.420ns (69.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          1.016     4.889    tx/rstn
    SLICE_X38Y93         FDRE                                         r  tx/clk_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.149     3.927    tx/CLK
    SLICE_X38Y93         FDRE                                         r  tx/clk_cnt_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.469ns (30.050%)  route 3.420ns (69.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          1.016     4.889    tx/rstn
    SLICE_X38Y93         FDRE                                         r  tx/clk_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.149     3.927    tx/CLK
    SLICE_X38Y93         FDRE                                         r  tx/clk_cnt_reg[30]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.469ns (30.050%)  route 3.420ns (69.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          1.016     4.889    tx/rstn
    SLICE_X38Y93         FDRE                                         r  tx/clk_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.149     3.927    tx/CLK
    SLICE_X38Y93         FDRE                                         r  tx/clk_cnt_reg[31]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 1.469ns (30.678%)  route 3.320ns (69.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.916     4.789    tx/rstn
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.149     3.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 1.469ns (30.678%)  route 3.320ns (69.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.916     4.789    tx/rstn
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.149     3.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[26]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 1.469ns (30.678%)  route 3.320ns (69.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.916     4.789    tx/rstn
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.149     3.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 1.469ns (30.678%)  route 3.320ns (69.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.916     4.789    tx/rstn
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.149     3.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.469ns (31.972%)  route 3.126ns (68.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.722     4.595    tx/rstn
    SLICE_X40Y91         FDRE                                         r  tx/clk_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.148     3.926    tx/CLK
    SLICE_X40Y91         FDRE                                         r  tx/clk_cnt_reg[21]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.469ns (31.972%)  route 3.126ns (68.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.722     4.595    tx/rstn
    SLICE_X40Y91         FDRE                                         r  tx/clk_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.148     3.926    tx/CLK
    SLICE_X40Y91         FDRE                                         r  tx/clk_cnt_reg[22]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.469ns (31.972%)  route 3.126ns (68.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.404     3.776    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.097     3.873 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.722     4.595    tx/rstn
    SLICE_X40Y91         FDRE                                         r  tx/clk_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.148     3.926    tx/CLK
    SLICE_X40Y91         FDRE                                         r  tx/clk_cnt_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.292ns (45.294%)  route 0.352ns (54.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           0.352     0.644    rstn_IBUF
    SLICE_X0Y57          FDRE                                         r  l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.337ns (18.614%)  route 1.471ns (81.386%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.414     1.705    tx/rstn_IBUF
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.750 r  tx/tx_done_i_1/O
                         net (fo=1, routed)           0.058     1.808    tx/tx_done_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  tx/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.840     2.005    tx/CLK
    SLICE_X36Y90         FDRE                                         r  tx/tx_done_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.337ns (17.976%)  route 1.535ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.182     1.872    tx/rstn
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.337ns (17.976%)  route 1.535ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.182     1.872    tx/rstn
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.337ns (17.976%)  route 1.535ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.182     1.872    tx/rstn
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.337ns (17.976%)  route 1.535ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.182     1.872    tx/rstn
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.337ns (17.976%)  route 1.535ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.182     1.872    tx/rstn
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y89         FDRE                                         r  tx/data_r_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.337ns (17.945%)  route 1.539ns (82.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.186     1.875    tx_n_1
    SLICE_X36Y89         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.337ns (17.945%)  route 1.539ns (82.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.186     1.875    tx_n_1
    SLICE_X36Y89         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.337ns (17.945%)  route 1.539ns (82.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.353     1.645    tx/rstn_IBUF
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=63, routed)          0.186     1.875    tx_n_1
    SLICE_X36Y89         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  count_reg[4]/C





