
---------- Begin Simulation Statistics ----------
final_tick                               359103530496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805564                       # Number of bytes of host memory used
host_op_rate                                    77107                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   218.87                       # Real time elapsed on the host
host_tick_rate                               41223885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009023                       # Number of seconds simulated
sim_ticks                                  9022656500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            16363                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               16363                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1825                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1372171                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77286                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403112                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1029953                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1372171                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       342218                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1499356                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           47093                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19810                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6480890                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4452817                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77358                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1435911                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3009929                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17560659                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.961030                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.344717                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14115635     80.38%     80.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       897529      5.11%     85.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       139587      0.79%     86.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219673      1.25%     87.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       400316      2.28%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       216582      1.23%     91.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78838      0.45%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        56588      0.32%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1435911      8.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17560659                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.804529                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.804529                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13731260                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20808736                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1196016                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2167083                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77645                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        813175                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3203630                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15587                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              370835                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1292                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1499356                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1746538                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16093796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13059544                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2492                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155290                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.083088                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1811072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1077046                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.723709                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17985183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.230386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.627212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14227529     79.11%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           276746      1.54%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214797      1.19%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227552      1.27%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327815      1.82%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387684      2.16%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           492325      2.74%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109788      0.61%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1720947      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17985183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14830526                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8822211                       # number of floating regfile writes
system.switch_cpus.idleCycles                   60110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        86870                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1164793                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.047457                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3656649                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             370765                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7457842                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3296737                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           22                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       428355                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19883081                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3285884                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142416                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18901664                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          75674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        473163                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77645                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        594297                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        48353                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          378                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          266                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       553548                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       107955                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24026788                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18593300                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.597185                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14348446                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.030368                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18625983                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17145190                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8206187                       # number of integer regfile writes
system.switch_cpus.ipc                       0.554161                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.554161                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38963      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8751160     45.95%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          203      0.00%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966530      5.08%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448708      7.61%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35243      0.19%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317349      6.92%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15454      0.08%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409078      7.40%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352338      7.10%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1361026      7.15%     87.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       331143      1.74%     89.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1970848     10.35%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45944      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19044082                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9271175                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18340289                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8911149                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9708985                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              347841                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018265                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          101621     29.21%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61013     17.54%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        80265     23.08%     69.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        21745      6.25%     76.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1515      0.44%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34290      9.86%     86.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6043      1.74%     88.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        41259     11.86%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           90      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10081785                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38127439                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9682151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13181056                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19883015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19044082                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           66                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3006642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        46542                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4192357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17985183                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.058876                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.926799                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12198627     67.83%     67.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1476851      8.21%     76.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1050243      5.84%     81.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       897557      4.99%     86.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       791465      4.40%     91.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       565236      3.14%     94.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       473519      2.63%     97.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       312560      1.74%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       219125      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17985183                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.055349                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1746870                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   368                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59063                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21715                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3296737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       428355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6119712                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18045293                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11209053                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1420496                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1539338                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         600226                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        141031                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49336431                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20445763                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23703543                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2582990                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         317075                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77645                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2576153                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4289045                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15636834                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19325086                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4262147                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36011005                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40198065                       # The number of ROB writes
system.switch_cpus.timesIdled                     629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        97390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          97390                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             169875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16271                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153800                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4973                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        169876                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       519768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       519768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 519768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12231616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12231616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12231616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            174849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  174849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              174849                       # Request fanout histogram
system.membus.reqLayer2.occupancy           445820266                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          931027947                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9022656500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          464                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          338126                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            25388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10083                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196281                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15246208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15334912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          206307                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1041344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           413593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.235473                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424295                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 316203     76.45%     76.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97390     23.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             413593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          238865500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309538500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1380000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           52                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        46977                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47029                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           52                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        46977                       # number of overall hits
system.l2.overall_hits::total                   47029                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          868                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       159384                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160257                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          868                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       159384                       # number of overall misses
system.l2.overall_misses::total                160257                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     74047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13359789500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13433836500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     74047000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13359789500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13433836500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206361                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207286                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206361                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207286                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.943478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.772355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773120                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.943478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.772355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773120                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85307.603687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83821.396752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83826.831277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85307.603687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83821.396752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83826.831277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2706                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               16271                       # number of writebacks
system.l2.writebacks::total                     16271                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       159383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160251                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        14598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       159383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           174849                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     65367000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11765919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11831286000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1028884463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     65367000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11765919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12860170463                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.943478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.772350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.943478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.772350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843516                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75307.603687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73821.668559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73829.717131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70481.193520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75307.603687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73821.668559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73550.151634                       # average overall mshr miss latency
system.l2.replacements                         180919                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31860                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31860                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          464                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        86539                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         86539                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        14598                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          14598                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1028884463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1028884463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70481.193520                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70481.193520                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    434387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     434387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.493206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.493206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87349.085059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87349.085059                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    384657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    384657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.493206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77349.085059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77349.085059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     74047000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74047000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.943478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.943601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85307.603687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85111.494253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          868                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          868                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     65367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.943478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75307.603687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75307.603687                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        41867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       154411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          154414                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12925402500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12925402500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.786695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.786699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83707.783124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83706.156825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       154410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       154410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11381262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11381262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.786690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.786678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73708.062949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73708.062949                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4045.245053                       # Cycle average of tags in use
system.l2.tags.total_refs                      331279                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180919                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.831090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     151.825849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.012422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.076166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   862.406853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.038029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3025.885733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.210549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.738742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987609                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1461                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.356689                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.643311                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1837367                       # Number of tag accesses
system.l2.tags.data_accesses                  1837367                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       934016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10200384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11190272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1041344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1041344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        14594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       159381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    103518958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6156945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1130530016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1240241386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6156945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6171132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115414346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115414346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115414346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    103518958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6156945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1130530016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1355655732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     14593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    159183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000499010250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          998                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          998                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              351317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15279                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      174844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16271                       # Number of write requests accepted
system.mem_ctrls.readBursts                    174844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16271                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2509637970                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  873220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5784212970                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14370.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33120.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9775                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                174844                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16271                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   89991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.088064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.596126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.203350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20017     42.62%     42.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10659     22.70%     65.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5309     11.30%     76.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3013      6.42%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1983      4.22%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1106      2.35%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          805      1.71%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          632      1.35%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3442      7.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46966                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.941884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.680223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    334.761111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           878     87.98%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           29      2.91%     90.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           24      2.40%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           32      3.21%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      1.90%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           10      1.00%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              869     87.07%     87.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.80%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72      7.21%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      3.11%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.70%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           998                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11177216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1040384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11190016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1041344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1238.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1240.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9022570000                       # Total gap between requests
system.mem_ctrls.avgGap                      47210.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       933952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10187712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1040384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 103511864.826063141227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6156945.019462948665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1129125551.881532907486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115307947.276946648955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        14594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       159382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    570587183                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     29603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5184022787                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 214339489750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     39097.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34104.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32525.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13173098.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            152574660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             81087765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           585815580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           39635460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     711753120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3979039470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        113896800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5663802855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        627.731185                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    261095251                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    301080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8460471249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            182805420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             97148205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           661142580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45220860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     711753120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3981828480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        111553920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5791452585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.878873                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    252940002                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    301080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8468626498                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9022646500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1745350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1745360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1745350                       # number of overall hits
system.cpu.icache.overall_hits::total         1745360                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1188                       # number of overall misses
system.cpu.icache.overall_misses::total          1190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     92906500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92906500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     92906500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92906500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1746538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1746550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1746538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1746550                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000681                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000681                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78204.124579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78072.689076                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78204.124579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78072.689076                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          464                       # number of writebacks
system.cpu.icache.writebacks::total               464                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          268                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          920                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          920                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          920                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          920                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     75993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     75993500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75993500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000527                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000527                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000527                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000527                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82601.630435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82601.630435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82601.630435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82601.630435                       # average overall mshr miss latency
system.cpu.icache.replacements                    464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1745350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1745360                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     92906500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92906500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1746538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1746550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78204.124579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78072.689076                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     75993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82601.630435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82601.630435                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1088553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2346.019397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3494022                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3494022                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2655266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2655267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2655266                       # number of overall hits
system.cpu.dcache.overall_hits::total         2655267                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       805504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         805507                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       805504                       # number of overall misses
system.cpu.dcache.overall_misses::total        805507                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51966330154                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51966330154                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51966330154                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51966330154                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3460770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3460774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3460770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3460774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64514.055987                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64513.815714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64514.055987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64513.815714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1048762                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29812                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.179190                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31860                       # number of writebacks
system.cpu.dcache.writebacks::total             31860                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       599143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       599143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       599143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       599143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14188624155                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14188624155                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14188624155                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14188624155                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059629                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68756.325832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68756.325832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68756.325832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68756.325832                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2344949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2344950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       795369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        795372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51449805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51449805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3140318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3140322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.253277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.253277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64686.712080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64686.468093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       599090                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       599090                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13684759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13684759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69720.953337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69720.953337                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    516524654                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    516524654                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50964.445387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50964.445387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    503865155                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    503865155                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49976.706507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49976.706507                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103530496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.025649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2775914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205338                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.518754                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.025648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7127910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7127910                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359130828662500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70178                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807136                       # Number of bytes of host memory used
host_op_rate                                   118545                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   569.98                       # Real time elapsed on the host
host_tick_rate                               47893258                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027298                       # Number of seconds simulated
sim_ticks                                 27298166000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            50061                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               50061                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  6359                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       523805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1047499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4238399                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239656                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4317915                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3128614                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4238399                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1109785                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4620137                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          142612                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66600                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19918232                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13564537                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239674                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4303837                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      8964955                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53202298                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.952817                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.335029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42830516     80.51%     80.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2698307      5.07%     85.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       441616      0.83%     86.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       683288      1.28%     87.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1187780      2.23%     89.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       640532      1.20%     91.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       238761      0.45%     91.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       177661      0.33%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4303837      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53202298                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.819877                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.819877                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41675514                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62543733                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3586353                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6553008                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240597                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2418557                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9576761                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51589                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1210140                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4621                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4620137                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5252614                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48791483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         53023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39362887                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          201                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          481194                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084624                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5441668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3271226                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.720980                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54474029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.224598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.622938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43134125     79.18%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           823797      1.51%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           671507      1.23%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           711541      1.31%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1027551      1.89%     85.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1117417      2.05%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1427089      2.62%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340477      0.63%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5220525      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54474029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42740450                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25397293                       # number of floating regfile writes
system.switch_cpus.idleCycles                  122303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       269510                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3548200                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.036399                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11062596                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1209818                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23072965                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9898828                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           49                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        28089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1397445                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59646679                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9852778                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       443046                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56583574                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         230214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1507340                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240597                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1874173                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        86316                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       155334                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          875                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1105                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1109                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1626879                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       338859                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1105                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        92700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          71900180                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55638122                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.597262                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          42943272                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.019082                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55741023                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52662375                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25402003                       # number of integer regfile writes
system.switch_cpus.ipc                       0.549488                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.549488                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114741      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26854437     47.09%     47.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          906      0.00%     47.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           267      0.00%     47.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766924      4.85%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165738      7.30%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101535      0.18%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795734      6.66%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44892      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058362      7.12%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896852      6.83%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4316466      7.57%     87.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1090480      1.91%     89.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5678931      9.96%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140328      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57026625                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26717106                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52840450                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25659585                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27840059                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1066110                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018695                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          326962     30.67%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         176633     16.57%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       233767     21.93%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        64509      6.05%     75.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4086      0.38%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         115670     10.85%     86.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20354      1.91%     88.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       123808     11.61%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          321      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31260888                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    116901449                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29978537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     40762255                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59646542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57026625                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8954608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       148515                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13062230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54474029                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.046859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.920219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37185354     68.26%     68.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4379045      8.04%     76.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3149842      5.78%     82.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2676878      4.91%     87.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2359355      4.33%     91.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1701126      3.12%     94.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1426207      2.62%     97.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       952806      1.75%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       643416      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54474029                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.044514                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5252643                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    32                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       187909                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        82817                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9898828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1397445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18571705                       # number of misc regfile reads
system.switch_cpus.numCycles                 54596332                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34363833                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4194342                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4610446                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1626624                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        407388                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     148789191                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61405386                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71320974                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7785080                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         947657                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240597                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7474023                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         12937821                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45035775                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59634721                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           50                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            5                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12682927                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108555488                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120588564                       # The number of ROB writes
system.switch_cpus.timesIdled                    1399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       296060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257725                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         296060                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             508334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53874                       # Transaction distribution
system.membus.trans_dist::CleanEvict           469931                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15361                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        508333                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1571194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1571194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1571194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36964416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36964416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36964416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            523694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  523694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              523694                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1371185192                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2789005090                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27298166000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            597844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       161810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1022431                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            73760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2179                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595663                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       278464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47015936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47294400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          631313                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3447936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1260178                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234935                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.423958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 964118     76.51%     76.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 296060     23.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1260178                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          738970500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940032000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3268500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          312                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       147598                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147910                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          312                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       147598                       # number of overall hits
system.l2.overall_hits::total                  147910                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1867                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       479088                       # number of demand (read+write) misses
system.l2.demand_misses::total                 480955                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1867                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       479088                       # number of overall misses
system.l2.overall_misses::total                480955                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    160308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40319678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40479986500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    160308500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40319678000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40479986500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2179                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628865                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2179                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628865                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.856815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.764479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.764798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.856815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.764479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.764798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85864.220675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84159.231707                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84165.850235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85864.220675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84159.231707                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84165.850235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      7616                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               53874                       # number of writebacks
system.l2.writebacks::total                     53874                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       479081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            480948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        42765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       479081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           523713                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    141638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35528252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35669890500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2990906135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    141638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35528252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38660796635                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.856815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.764467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.764787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.856815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.764467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.832791                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75864.220675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74159.175588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74165.794431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69938.176897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75864.220675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74159.175588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73820.578513                       # average overall mshr miss latency
system.l2.replacements                         557553                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       107936                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           107936                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       107936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       107936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2172                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2172                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2172                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2172                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       262291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        262291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        42765                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          42765                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2990906135                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2990906135                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69938.176897                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69938.176897                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        15662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15662                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        15361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15361                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1340906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1340906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.495149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.495149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87292.884578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87292.884578                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        15361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1187296000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1187296000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.495149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.495149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77292.884578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77292.884578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    160308500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160308500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.856815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.856815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85864.220675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85864.220675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    141638500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    141638500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.856815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.856815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75864.220675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75864.220675                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       131936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            131936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       463727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          463727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38978772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38978772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.778506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.778506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84055.429164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84055.429164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       463720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       463720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34340956000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34340956000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.778494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.778494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74055.369620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74055.369620                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1048035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    561649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.865996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     167.405286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   945.932390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.327124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2979.335200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.040870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.230941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.727377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           516                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.125977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5588453                       # Number of tag accesses
system.l2.tags.data_accesses                  5588453                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27298166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      2735680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       119488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30661312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33516480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       119488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3447936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3447936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        42745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       479083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              523695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        53874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              53874                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    100214791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      4377144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1123200438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1227792373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4377144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4377144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      126306507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126306507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      126306507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    100214791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4377144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1123200438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1354098880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     53874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     42742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    478505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000870248250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3308                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3308                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1056752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50606                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      523694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53874                       # Number of write requests accepted
system.mem_ctrls.readBursts                    523694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53874                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    580                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7644805994                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2615570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17453193494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14614.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33364.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   399446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                523694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  270665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   50818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       145556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.686334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.686725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.258518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        61754     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34167     23.47%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16826     11.56%     77.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9303      6.39%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6115      4.20%     88.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3464      2.38%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2450      1.68%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1713      1.18%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9764      6.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       145556                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     158.068924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.974771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.521915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1561     47.19%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          859     25.97%     73.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          359     10.85%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          122      3.69%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           53      1.60%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           39      1.18%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           23      0.70%     91.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           14      0.42%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           20      0.60%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           29      0.88%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           24      0.73%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           32      0.97%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           28      0.85%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           16      0.48%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           22      0.67%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           15      0.45%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           23      0.70%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           16      0.48%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           11      0.33%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           13      0.39%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            6      0.18%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.12%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            4      0.12%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.06%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            4      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            5      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3308                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.282648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.794356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2887     87.27%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      1.63%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              257      7.77%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      2.48%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.60%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3308                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33479296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3447232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33516416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3447936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1226.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       126.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1227.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    126.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27298100500                       # Total gap between requests
system.mem_ctrls.avgGap                      47263.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2735488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       119488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30624320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3447232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 100207757.546789050102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4377143.871130390093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1121845328.363817691803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 126280717.906104028225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        42745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       479082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        53874                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1648820282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     64666250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15739706962                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 666574714500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38573.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34636.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32853.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12372846.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            481457340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            255885465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1772262240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          130995900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2154927840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12050361450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        334822560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17180712795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.372420                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    763534261                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    911560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25623071739                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            557862480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            296499555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1962771720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          150168960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2154927840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12002248320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        375338880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17499817755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.062032                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    862885255                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    911560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25523720745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36320812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6995148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6995158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6995148                       # number of overall hits
system.cpu.icache.overall_hits::total         6995158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4004                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4006                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4004                       # number of overall misses
system.cpu.icache.overall_misses::total          4006                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    297815000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    297815000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    297815000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    297815000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6999152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6999164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6999152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6999164                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74379.370629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74342.236645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74379.370629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74342.236645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.692308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2636                       # number of writebacks
system.cpu.icache.writebacks::total              2636                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          905                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          905                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          905                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          905                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3099                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    242898500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242898500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    242898500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242898500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000443                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000443                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000443                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000443                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78379.638593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78379.638593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78379.638593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78379.638593                       # average overall mshr miss latency
system.cpu.icache.replacements                   2636                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6995148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6995158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4004                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4006                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    297815000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    297815000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6999152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6999164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74379.370629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74342.236645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    242898500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242898500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78379.638593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78379.638593                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6998259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2256.774911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042962                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14001429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14001429                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10693096                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10693097                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10693096                       # number of overall hits
system.cpu.dcache.overall_hits::total        10693097                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3202107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3202110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3202107                       # number of overall misses
system.cpu.dcache.overall_misses::total       3202110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 207265918857                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 207265918857                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 207265918857                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 207265918857                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13895203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13895207                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13895203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13895207                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.230447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.230447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230447                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64727.980313                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64727.919671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64727.980313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64727.919671                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4260887                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            121645                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.027227                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       139796                       # number of writebacks
system.cpu.dcache.writebacks::total            139796                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2369059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2369059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2369059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2369059                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833048                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57080032862                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57080032862                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57080032862                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57080032862                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059952                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059952                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059952                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059952                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68519.500511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68519.500511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68519.500511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68519.500511                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832026                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9355194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9355195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3160736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3160739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 205151716500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 205151716500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12515930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12515934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64906.311853                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64906.250247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2368790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2368790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       791946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       791946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  55022041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55022041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69477.011059                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69477.011059                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2114202357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2114202357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51103.486911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51103.486911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          269                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2057991862                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2057991862                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50070.358182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50070.358182                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359130828662500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.103484                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11526147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833050                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.836081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.103482                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28623464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28623464                       # Number of data accesses

---------- End Simulation Statistics   ----------
