<?xml version="1.0" encoding="UTF-8" ?> 
<!-- 
  TI File $Revision: 
  Checkin $Date: 
  --> 

<!--  28M35x RAM ERROR REGS Registers 
     =================================== 
     The offsets noted below are based on the base address that is specified in the device file that includes this file 
     --> 
<module id="RAM ERR REGS" HW_revision="" XML_version="1" description="RAM ERR REGS Registers">
    <register id="MCUNCWEADDR" acronym="MCUNCWEADDR" offset="0" page="1" width="32" description="M3 CPU Uncorrectable Write Error Address Register" />
    <register id="MDUNCWEADDR" acronym="MDUNCWEADDR" offset="4" page="1" width="32" description="M3 μDMA Uncorrectable Write Error Address Register" />
    <register id="MCUNCREADDR" acronym="MCUNCREADDR" offset="8" page="1" width="32" description="M3 CPU Uncorrectable Read Error Address Register" />
    <register id="MDUNCREADDR" acronym="MDUNCREADDR" offset="12" page="1" width="32" description="M3 μDMA Uncorrectable Read Error Address Register" />
    <register id="MCPUCREADDR" acronym="MCPUCREADDR" offset="16" page="1" width="32" description="M3 CPU Corrected Read Error Address Register" />
    <register id="MDMACREADDR" acronym="MDMACREADDR" offset="20" page="1" width="32" description="M3 μDMA Corrected Read Error Address Register" />
    <!--  8 empty  -->
    <register id="MUEFLG" acronym="MUEFLG" offset="32" page="1" width="32" description="M3 Uncorrectable Error Flag Register" />
    <register id="MUEFRC" acronym="MUEFRC" offset="36" page="1" width="32" description="M3 Uncorrectable Error Force Register" />
    <register id="MUECLR" acronym="MUECLR" offset="40" page="1" width="32" description="M3 Uncorrectable Error Flag Clear Register" />
    <register id="MCECNTR" acronym="MCECNTR" offset="44" page="1" width="32" description="M3 Corrected Error Counter Register" />
    <register id="MCETRES" acronym="MCETRES" offset="48" page="1" width="32" description="M3 Corrected Error Threshold Register" />
    <!--  4 empty  -->
    <register id="MCEFLG" acronym="MCEFLG" offset="56" page="1" width="32" description="M3 Corrected Error Threshold Exceeded Flag Register" />
    <register id="MCEFRC" acronym="MCEFRC" offset="60" page="1" width="32" description="M3 Corrected Error Threshold Exceeded Force Register" />
    <register id="MCECLR" acronym="MCECLR" offset="64" page="1" width="32" description="M3 Corrected Error Threshold Exceeded Flag Clear Register" />
    <register id="MCEIE" acronym="MCEIE" offset="68" page="1" width="32" description="M3 Single Error Interrupt Enable Register" />
    <!--  8 empty  -->
    <register id="MNMAVFLG" acronym="MNMAVFLG" offset="80" page="1" width="32" description="Non-Master Access Violation Flag Register" />
    <!--  4 empty  -->
    <register id="MNMAVCLR" acronym="MNMAVCLR" offset="88" page="1" width="32" description="Non-Master Access Violation Flag Clear Register" />
    <!--  4 empty  -->
    <register id="MMAVFLG" acronym="MMAVFLG" offset="96" page="1" width="32" description="Master Access Violation Flag Register" />
    <!--  4 empty  -->
    <register id="MMAVCLR" acronym="MMAVCLR" offset="104" page="1" width="32" description="Master Access Violation Flag Clear Register" />
    <!--  4 empty  -->
    <register id="MNMWRAVADDR" acronym="MNMWRAVADDR" offset="112" page="1" width="32" description="Non-Master CPU Write Access Violation Address Register" />
    <register id="MNMDMAWRAVADDR" acronym="MNMDMAWRAVADDR" offset="116" page="1" width="32" description="Non-Master DMA Write Access Violation Address Register" />
    <register id="MNMFAVADDR" acronym="MNMFAVADDR" offset="120" page="1" width="32" description="Non-Master CPU Fetch Access Violation Address Register" />
    <!--  4 empty  -->
    <register id="MMWRAVADDR" acronym="MMWRAVADDR" offset="128" page="1" width="32" description="Master CPU Write Access Violation Address Register" />
    <register id="MMDMAWRAVADDR" acronym="MMDMAWRAVADDR" offset="132" page="1" width="32" description="Master DMA Write Access Violation Address Register" />
    <register id="MMFAVADDR" acronym="MMFAVADDR" offset="136" page="1" width="32" description="Master CPU Fetch Access Violation Address Register" />
</module>