#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Jun 12 10:57:03 2014
# Process ID: 32727
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/vivado.log
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.xpr
INFO: [Project 1-313] Project file moved from '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/ip/design_1_init_memory_top_0_0/design_1_init_memory_top_0_0.upgrade_log', nor could it be found using path '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/ip/design_1_init_memory_top_0_0/design_1_init_memory_top_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4934.953 ; gain = 104.516
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:hls:lloyds_kernel_top:1.0 - lloyds_kernel_top_0
Adding component instance block -- xilinx.com:hls:combiner_top:1.0 - combiner_top_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_system> from BD file </home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd>
open_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 4988.922 ; gain = 53.969
delete_bd_objs [get_bd_intf_nets lloyds_kernel_top_0_M_AXI_MASTER_PORTA] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets combiner_top_0_M_AXI_MASTER_PORTB] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets combiner_top_0_M_AXI_MASTER_PORTA] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets lloyds_kernel_top_0_M_AXI_MASTER_PORTB] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_processing_system7_0_50M]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_USE_S_AXI_HP3 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins lloyds_kernel_top_0/S_AXI_CONFIG_BUS]
delete_bd_objs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5028.547 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5028.547 ; gain = 0.000
</lloyds_kernel_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 5028.547 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins combiner_top_0/S_AXI_CONFIG_BUS]
delete_bd_objs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5028.547 ; gain = 0.000
</combiner_top_0/S_AXI_CONFIG_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 5028.547 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_MASTER_PORTA" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 5053.934 ; gain = 6.926
delete_bd_objs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 5054.930 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 5054.930 ; gain = 0.000
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 5054.930 ; gain = 7.922
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_MASTER_PORTB" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
delete_bd_objs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 5055.930 ; gain = 1.000
delete_bd_objs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5055.930 ; gain = 0.000
CRITICAL WARNING: [BD 41-1268] Forcibly assigning </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into an overlapping range of <0x00000000[ 1G ]>. This must be resolved in order to pass validation
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </combiner_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 5055.930 ; gain = 1.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/lloyds_kernel_top_0/M_AXI_MASTER_PORTA" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5072.164 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5072.164 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 5072.164 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5072.164 ; gain = 0.000
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </lloyds_kernel_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 5072.164 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/lloyds_kernel_top_0/M_AXI_MASTER_PORTB" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
delete_bd_objs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5075.492 ; gain = 1.000
CRITICAL WARNING: [BD 41-1268] Forcibly assigning </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> into an overlapping range of <0x00000000[ 1G ]>. This must be resolved in order to pass validation
</processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </lloyds_kernel_top_0/Data> at <0x00000000[ 1G ]>
apply_bd_automation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 5077.492 ; gain = 5.328
save_bd_design
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 11:16:34 2014...
