Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb 25 22:40:23 2026
| Host         : DESKTOP-HTVV1N1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_zynq_ultra_ps_e_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_zynq_ultra_ps_e_0_0 (xilinx.com:ip:zynq_ultra_ps_e:3.5) from (Rev. 3) to (Rev. 8)

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value <Select> (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_5
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_5
Set parameter PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ to value 125 (source 'default')
Set parameter PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ to value 125 (source 'default')
WARNING: upgrade cannot get value of parameter PSU__CRF_APB__DBG_TRACE_CTRL__FREQRANGE_MAX : there is no parameter called PSU__CRF_APB__DBG_TRACE_CTRL__FREQRANGE_MAX in zynq_ultra_ps_e_v3_5
WARNING: upgrade cannot set value of parameter PSU__CRF_APB__DBG_TRACE_CTRL__FREQRANGE_MAX to 125 : there is no parameter called PSU__CRF_APB__DBG_TRACE_CTRL__FREQRANGE_MAX
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb 25 22:40:23 2026
| Host         : DESKTOP-HTVV1N1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_rst_ps8_0_99M_1'

1. Summary
----------

SUCCESS in the upgrade of design_2_rst_ps8_0_99M_1 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 15) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb 25 22:40:23 2026
| Host         : DESKTOP-HTVV1N1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_ps8_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of design_2_ps8_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 32) to (Rev. 38)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb 25 22:40:23 2026
| Host         : DESKTOP-HTVV1N1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_smc_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_axi_smc_1_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 23) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_axi_smc_1_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb 25 22:40:23 2026
| Host         : DESKTOP-HTVV1N1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_smc_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 23) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_axi_smc_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb 25 22:40:23 2026
| Host         : DESKTOP-HTVV1N1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 32) to (Rev. 37)

