Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Oct  4 17:12:13 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_system_timing_summary_routed.rpt -rpx main_system_timing_summary_routed.rpx
| Design       : main_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 58 register/latch pins with no clock driven by root clock pin: clock_counter_reg[0]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: clock_counter_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.205        0.000                      0                   10        0.069        0.000                      0                   10        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          
sysclk                  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        7.222        0.000                      0                   10        0.312        0.000                      0                   10        4.500        0.000                       0                    12  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          7.206        0.000                      0                   10        0.312        0.000                      0                   10        4.500        0.000                       0                    12  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        7.205        0.000                      0                   10        0.069        0.000                      0                   10  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          7.206        0.000                      0                   10        0.069        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.766ns (30.125%)  route 1.777ns (69.875%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.857 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.226     9.048    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.079    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.794ns (30.886%)  route 1.777ns (69.114%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.885 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.885    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.226     9.048    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.123    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.642ns (31.556%)  route 1.392ns (68.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I0_O)        0.124     1.349 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.349    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.226     9.048    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     9.077    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.668ns (32.420%)  route 1.392ns (67.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT5 (Prop_lut5_I2_O)        0.150     1.375 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.375    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.226     9.048    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.123    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.642ns (30.929%)  route 1.434ns (69.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.390 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.390    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.226     9.088    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.081     9.169    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.670ns (31.849%)  route 1.434ns (68.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.152     1.418 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.418    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.226     9.088    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.206    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.761%)  route 1.437ns (71.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.806    -0.687    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           1.437     1.206    lcd_dimmer/counter_reg__0[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.330    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.609     9.313    
                         clock uncertainty           -0.226     9.087    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.118    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.987ns  (required time - arrival time)
  Source:                 clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.713ns (46.554%)  route 0.819ns (53.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.472    -0.036    clock_counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.294     0.258 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.346     0.604    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.226     8.846    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.255     8.591    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  7.987    

Slack (MET) :             8.169ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.642ns (38.165%)  route 1.040ns (61.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           1.040     0.872    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.124     0.996 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.226     9.088    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.077     9.165    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.169    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.580ns (35.577%)  route 1.050ns (64.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           1.050     0.578    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.702 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.226     8.846    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029     8.875    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  8.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.233%)  route 0.177ns (43.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.177    -0.187    lcd_dimmer/counter_reg__0[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.099    -0.088 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.233    -0.491    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.399    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.361%)  route 0.275ns (52.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  lcd_dimmer/counter_reg[2]/Q
                         net (fo=7, routed)           0.275    -0.068    lcd_dimmer/counter_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.099     0.031 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.031    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.359    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.224ns (42.500%)  route 0.303ns (57.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[7]/Q
                         net (fo=3, routed)           0.303    -0.060    lcd_dimmer/counter_reg__0[7]
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.096     0.036 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.036    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.233    -0.491    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.384    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.208ns (35.933%)  route 0.371ns (64.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.044     0.088 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.088    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.269    -0.455    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.348    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  lcd_dimmer/counter_reg[6]/Q
                         net (fo=4, routed)           0.350    -0.000    lcd_dimmer/counter_reg__0[6]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.233    -0.491    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.399    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.044%)  route 0.371ns (63.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.045     0.089 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.089    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.269    -0.455    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.364    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.839%)  route 0.374ns (64.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.374     0.048    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.045     0.093 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.093    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.370    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.184ns (38.018%)  route 0.300ns (61.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.286    clock_counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.126    -0.117    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.008    -0.593    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.558%)  route 0.385ns (67.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.385    -0.075    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.510    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.384%)  route 0.502ns (70.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.502     0.176    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.221 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.221    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.369    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y1    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110     lcd_dimmer/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110     lcd_dimmer/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110     lcd_dimmer/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.766ns (30.125%)  route 1.777ns (69.875%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.857 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.063    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.794ns (30.886%)  route 1.777ns (69.114%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.885 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.885    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.107    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.642ns (31.556%)  route 1.392ns (68.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I0_O)        0.124     1.349 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.349    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     9.061    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.668ns (32.420%)  route 1.392ns (67.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT5 (Prop_lut5_I2_O)        0.150     1.375 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.375    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.107    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.642ns (30.929%)  route 1.434ns (69.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.390 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.390    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.072    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.081     9.153    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.670ns (31.849%)  route 1.434ns (68.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.152     1.418 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.418    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.072    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.190    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.761%)  route 1.437ns (71.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.806    -0.687    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           1.437     1.206    lcd_dimmer/counter_reg__0[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.330    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.609     9.313    
                         clock uncertainty           -0.242     9.071    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.102    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.713ns (46.554%)  route 0.819ns (53.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.472    -0.036    clock_counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.294     0.258 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.346     0.604    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.242     8.830    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.255     8.575    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.642ns (38.165%)  route 1.040ns (61.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           1.040     0.872    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.124     0.996 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.072    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.077     9.149    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.580ns (35.577%)  route 1.050ns (64.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           1.050     0.578    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.702 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.242     8.830    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029     8.859    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  8.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.233%)  route 0.177ns (43.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.177    -0.187    lcd_dimmer/counter_reg__0[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.099    -0.088 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.233    -0.491    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.399    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.361%)  route 0.275ns (52.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  lcd_dimmer/counter_reg[2]/Q
                         net (fo=7, routed)           0.275    -0.068    lcd_dimmer/counter_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.099     0.031 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.031    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.359    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.224ns (42.500%)  route 0.303ns (57.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[7]/Q
                         net (fo=3, routed)           0.303    -0.060    lcd_dimmer/counter_reg__0[7]
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.096     0.036 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.036    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.233    -0.491    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.384    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.208ns (35.933%)  route 0.371ns (64.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.044     0.088 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.088    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.269    -0.455    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.348    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  lcd_dimmer/counter_reg[6]/Q
                         net (fo=4, routed)           0.350    -0.000    lcd_dimmer/counter_reg__0[6]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.233    -0.491    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.399    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.044%)  route 0.371ns (63.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.045     0.089 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.089    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.269    -0.455    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.364    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.839%)  route 0.374ns (64.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.374     0.048    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.045     0.093 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.093    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.370    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.184ns (38.018%)  route 0.300ns (61.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.286    clock_counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.126    -0.117    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.008    -0.593    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.558%)  route 0.385ns (67.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.385    -0.075    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.510    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.384%)  route 0.502ns (70.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.502     0.176    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.221 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.221    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.232    -0.490    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.369    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110     lcd_dimmer/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110     lcd_dimmer/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110     lcd_dimmer/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     lcd_dimmer/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.766ns (30.125%)  route 1.777ns (69.875%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.857 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.031    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.062    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.794ns (30.886%)  route 1.777ns (69.114%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.885 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.885    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.031    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.106    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.642ns (31.556%)  route 1.392ns (68.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I0_O)        0.124     1.349 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.349    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.031    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     9.060    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.668ns (32.420%)  route 1.392ns (67.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT5 (Prop_lut5_I2_O)        0.150     1.375 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.375    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.031    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.106    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.642ns (30.929%)  route 1.434ns (69.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.390 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.390    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.071    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.081     9.152    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.670ns (31.849%)  route 1.434ns (68.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.152     1.418 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.418    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.071    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.189    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.761%)  route 1.437ns (71.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.806    -0.687    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           1.437     1.206    lcd_dimmer/counter_reg__0[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.330    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.609     9.313    
                         clock uncertainty           -0.242     9.070    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.101    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.713ns (46.554%)  route 0.819ns (53.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.472    -0.036    clock_counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.294     0.258 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.346     0.604    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.242     8.829    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.255     8.574    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.642ns (38.165%)  route 1.040ns (61.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           1.040     0.872    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.124     0.996 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.071    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.077     9.148    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.580ns (35.577%)  route 1.050ns (64.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           1.050     0.578    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.702 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.242     8.829    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029     8.858    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  8.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.233%)  route 0.177ns (43.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.177    -0.187    lcd_dimmer/counter_reg__0[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.099    -0.088 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.233    -0.491    
                         clock uncertainty            0.242    -0.249    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.157    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.361%)  route 0.275ns (52.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  lcd_dimmer/counter_reg[2]/Q
                         net (fo=7, routed)           0.275    -0.068    lcd_dimmer/counter_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.099     0.031 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.031    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.242    -0.248    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.117    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.224ns (42.500%)  route 0.303ns (57.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[7]/Q
                         net (fo=3, routed)           0.303    -0.060    lcd_dimmer/counter_reg__0[7]
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.096     0.036 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.036    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.233    -0.491    
                         clock uncertainty            0.242    -0.249    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.142    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.208ns (35.933%)  route 0.371ns (64.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.044     0.088 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.088    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.269    -0.455    
                         clock uncertainty            0.242    -0.213    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.106    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  lcd_dimmer/counter_reg[6]/Q
                         net (fo=4, routed)           0.350    -0.000    lcd_dimmer/counter_reg__0[6]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.233    -0.491    
                         clock uncertainty            0.242    -0.249    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.157    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.044%)  route 0.371ns (63.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.045     0.089 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.089    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.269    -0.455    
                         clock uncertainty            0.242    -0.213    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.122    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.839%)  route 0.374ns (64.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.374     0.048    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.045     0.093 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.093    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.242    -0.248    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.128    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.184ns (38.018%)  route 0.300ns (61.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.286    clock_counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.126    -0.117    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.008    -0.350    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.558%)  route 0.385ns (67.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.385    -0.075    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.267    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.384%)  route 0.502ns (70.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.502     0.176    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.221 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.221    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.242    -0.248    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.127    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.766ns (30.125%)  route 1.777ns (69.875%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.857 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.063    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.794ns (30.886%)  route 1.777ns (69.114%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.110     0.942    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     1.066 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.733    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.885 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.885    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.107    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.642ns (31.556%)  route 1.392ns (68.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT4 (Prop_lut4_I0_O)        0.124     1.349 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.349    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     9.061    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.668ns (32.420%)  route 1.392ns (67.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.392     1.225    lcd_dimmer/counter_reg__0[1]
    SLICE_X4Y110         LUT5 (Prop_lut5_I2_O)        0.150     1.375 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.375    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.570     9.274    
                         clock uncertainty           -0.242     9.032    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075     9.107    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.642ns (30.929%)  route 1.434ns (69.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.390 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.390    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.072    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.081     9.153    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.670ns (31.849%)  route 1.434ns (68.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.434     1.266    lcd_dimmer/counter_reg__0[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.152     1.418 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.418    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.072    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.190    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.761%)  route 1.437ns (71.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.806    -0.687    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           1.437     1.206    lcd_dimmer/counter_reg__0[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.330    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.680     8.704    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.609     9.313    
                         clock uncertainty           -0.242     9.071    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031     9.102    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.713ns (46.554%)  route 0.819ns (53.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.472    -0.036    clock_counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.294     0.258 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.346     0.604    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.242     8.830    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.255     8.575    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.642ns (38.165%)  route 1.040ns (61.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 8.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.807    -0.686    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.168 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           1.040     0.872    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.124     0.996 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.681     8.705    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.609     9.314    
                         clock uncertainty           -0.242     9.072    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.077     9.149    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.580ns (35.577%)  route 1.050ns (64.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    -0.928    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           1.050     0.578    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.702 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          1.445     8.469    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.603     9.072    
                         clock uncertainty           -0.242     8.830    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029     8.859    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  8.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.233%)  route 0.177ns (43.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[4]/Q
                         net (fo=5, routed)           0.177    -0.187    lcd_dimmer/counter_reg__0[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.099    -0.088 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    lcd_dimmer/p_0_in[5]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.233    -0.491    
                         clock uncertainty            0.242    -0.249    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.157    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.361%)  route 0.275ns (52.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.342 r  lcd_dimmer/counter_reg[2]/Q
                         net (fo=7, routed)           0.275    -0.068    lcd_dimmer/counter_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.099     0.031 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.031    lcd_dimmer/p_0_in[2]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.242    -0.248    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.117    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.224ns (42.500%)  route 0.303ns (57.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  lcd_dimmer/counter_reg[7]/Q
                         net (fo=3, routed)           0.303    -0.060    lcd_dimmer/counter_reg__0[7]
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.096     0.036 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.036    lcd_dimmer/p_0_in[7]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.233    -0.491    
                         clock uncertainty            0.242    -0.249    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.142    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.208ns (35.933%)  route 0.371ns (64.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.044     0.088 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.088    lcd_dimmer/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.269    -0.455    
                         clock uncertainty            0.242    -0.213    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.107    -0.106    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.672    -0.491    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  lcd_dimmer/counter_reg[6]/Q
                         net (fo=4, routed)           0.350    -0.000    lcd_dimmer/counter_reg__0[6]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    lcd_dimmer/p_0_in[6]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.233    -0.491    
                         clock uncertainty            0.242    -0.249    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092    -0.157    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.044%)  route 0.371ns (63.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.371     0.044    lcd_dimmer/counter_reg__0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.045     0.089 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.089    lcd_dimmer/p_0_in[3]
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.946    -0.725    lcd_dimmer/CLK
    SLICE_X4Y110         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.269    -0.455    
                         clock uncertainty            0.242    -0.213    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.122    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.839%)  route 0.374ns (64.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.374     0.048    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.045     0.093 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.093    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.242    -0.248    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.128    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.184ns (38.018%)  route 0.300ns (61.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.286    clock_counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.126    -0.117    clock_counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[1]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.008    -0.350    clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.558%)  route 0.385ns (67.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.601    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.385    -0.075    clock_counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    clock_counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832    -0.839    fastclk
    SLICE_X36Y46         FDRE                                         r  clock_counter_reg[0]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.267    clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.384%)  route 0.502ns (70.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.673    -0.490    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.502     0.176    lcd_dimmer/counter_reg__0[0]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.221 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.221    lcd_dimmer/p_0_in[1]
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=10, routed)          0.948    -0.723    lcd_dimmer/CLK
    SLICE_X2Y110         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.232    -0.490    
                         clock uncertainty            0.242    -0.248    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.127    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.348    





