# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"mul24_comb_tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../Lab6.srcs/sim_1/new/mul24_comb_tb.sv" \

# Do not sort compile order
nosort
