{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 15 15:51:33 2016 " "Info: Processing started: Fri Jan 15 15:51:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off watch_cnt -c watch_cnt " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off watch_cnt -c watch_cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 16 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key_start " "Info: Assuming node \"key_start\" is an undefined clock" {  } { { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_5\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_5\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_5\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Six_counter:bit_4\|FULL " "Info: Detected ripple clock \"Six_counter:bit_4\|FULL\" as buffer" {  } { { "Six_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/Six_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Six_counter:bit_4\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_3\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_3\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_3\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_2\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_2\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_2\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_1\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_1\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_1\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:clkdiv\|clk_out " "Info: Detected ripple clock \"clk_div:clkdiv\|clk_out\" as buffer" {  } { { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:clkdiv\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_0\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_0\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_0\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] register clk_div:clkdiv\|clk_out 78.74 MHz 12.7 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 78.74 MHz between source register \"clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" and destination register \"clk_div:clkdiv\|clk_out\" (period= 12.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns + Longest register register " "Info: + Longest register to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 1 REG LC7_E30 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_E30; Fanout = 5; REG Node = 'clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 2.700 ns clk_div:clkdiv\|LessThan0~0 2 COMB LC2_E31 1 " "Info: 2: + IC(1.000 ns) + CELL(1.700 ns) = 2.700 ns; Loc. = LC2_E31; Fanout = 1; COMB Node = 'clk_div:clkdiv\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] clk_div:clkdiv|LessThan0~0 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 4.700 ns clk_div:clkdiv\|LessThan0~1 3 COMB LC3_E31 1 " "Info: 3: + IC(0.300 ns) + CELL(1.700 ns) = 4.700 ns; Loc. = LC3_E31; Fanout = 1; COMB Node = 'clk_div:clkdiv\|LessThan0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk_div:clkdiv|LessThan0~0 clk_div:clkdiv|LessThan0~1 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 6.700 ns clk_div:clkdiv\|LessThan0~3 4 COMB LC6_E31 1 " "Info: 4: + IC(0.300 ns) + CELL(1.700 ns) = 6.700 ns; Loc. = LC6_E31; Fanout = 1; COMB Node = 'clk_div:clkdiv\|LessThan0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk_div:clkdiv|LessThan0~1 clk_div:clkdiv|LessThan0~3 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 8.600 ns clk_div:clkdiv\|LessThan0~6 5 COMB LC1_E31 33 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 8.600 ns; Loc. = LC1_E31; Fanout = 33; COMB Node = 'clk_div:clkdiv\|LessThan0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk_div:clkdiv|LessThan0~3 clk_div:clkdiv|LessThan0~6 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 10.300 ns clk_div:clkdiv\|clk_out~1 6 COMB LC7_E31 1 " "Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 10.300 ns; Loc. = LC7_E31; Fanout = 1; COMB Node = 'clk_div:clkdiv\|clk_out~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { clk_div:clkdiv|LessThan0~6 clk_div:clkdiv|clk_out~1 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 11.600 ns clk_div:clkdiv\|clk_out 7 REG LC4_E31 6 " "Info: 7: + IC(0.300 ns) + CELL(1.000 ns) = 11.600 ns; Loc. = LC4_E31; Fanout = 6; REG Node = 'clk_div:clkdiv\|clk_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk_div:clkdiv|clk_out~1 clk_div:clkdiv|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.100 ns ( 78.45 % ) " "Info: Total cell delay = 9.100 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 21.55 % ) " "Info: Total interconnect delay = 2.500 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] clk_div:clkdiv|LessThan0~0 clk_div:clkdiv|LessThan0~1 clk_div:clkdiv|LessThan0~3 clk_div:clkdiv|LessThan0~6 clk_div:clkdiv|clk_out~1 clk_div:clkdiv|clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} clk_div:clkdiv|LessThan0~0 {} clk_div:clkdiv|LessThan0~1 {} clk_div:clkdiv|LessThan0~3 {} clk_div:clkdiv|LessThan0~6 {} clk_div:clkdiv|clk_out~1 {} clk_div:clkdiv|clk_out {} } { 0.000ns 1.000ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.700ns 1.700ns 1.700ns 1.600ns 1.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_50Mhz 1 CLK PIN_55 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns clk_div:clkdiv\|clk_out 2 REG LC4_E31 6 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC4_E31; Fanout = 6; REG Node = 'clk_div:clkdiv\|clk_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk_50Mhz clk_div:clkdiv|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_div:clkdiv|clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_50Mhz 1 CLK PIN_55 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 2 REG LC7_E30 5 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_E30; Fanout = 5; REG Node = 'clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk_50Mhz clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_div:clkdiv|clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] clk_div:clkdiv|LessThan0~0 clk_div:clkdiv|LessThan0~1 clk_div:clkdiv|LessThan0~3 clk_div:clkdiv|LessThan0~6 clk_div:clkdiv|clk_out~1 clk_div:clkdiv|clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} clk_div:clkdiv|LessThan0~0 {} clk_div:clkdiv|LessThan0~1 {} clk_div:clkdiv|LessThan0~3 {} clk_div:clkdiv|LessThan0~6 {} clk_div:clkdiv|clk_out~1 {} clk_div:clkdiv|clk_out {} } { 0.000ns 1.000ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.700ns 1.700ns 1.700ns 1.600ns 1.400ns 1.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_div:clkdiv|clk_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|clk_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_50Mhz clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "key_start register register key_Control:control\|Start_status.RESET key_Control:control\|Start_status.START 200.0 MHz Internal " "Info: Clock \"key_start\" Internal fmax is restricted to 200.0 MHz between source register \"key_Control:control\|Start_status.RESET\" and destination register \"key_Control:control\|Start_status.START\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns + Longest register register " "Info: + Longest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_Control:control\|Start_status.RESET 1 REG LC3_F11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_F11; Fanout = 1; REG Node = 'key_Control:control\|Start_status.RESET'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_Control:control|Start_status.RESET } "NODE_NAME" } } { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns key_Control:control\|Start_status.START 2 REG LC1_F11 2 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC1_F11; Fanout = 2; REG Node = 'key_Control:control\|Start_status.START'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { key_Control:control|Start_status.RESET key_Control:control|Start_status.START } "NODE_NAME" } } { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { key_Control:control|Start_status.RESET key_Control:control|Start_status.START } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { key_Control:control|Start_status.RESET {} key_Control:control|Start_status.START {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"key_start\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns key_start 1 CLK PIN_125 3 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_125; Fanout = 3; CLK Node = 'key_start'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns key_Control:control\|Start_status.START 2 REG LC1_F11 2 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_F11; Fanout = 2; REG Node = 'key_Control:control\|Start_status.START'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { key_start key_Control:control|Start_status.START } "NODE_NAME" } } { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_start key_Control:control|Start_status.START } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { key_start {} key_start~out {} key_Control:control|Start_status.START {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"key_start\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns key_start 1 CLK PIN_125 3 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_125; Fanout = 3; CLK Node = 'key_start'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns key_Control:control\|Start_status.RESET 2 REG LC3_F11 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_F11; Fanout = 1; REG Node = 'key_Control:control\|Start_status.RESET'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { key_start key_Control:control|Start_status.RESET } "NODE_NAME" } } { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_start key_Control:control|Start_status.RESET } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { key_start {} key_start~out {} key_Control:control|Start_status.RESET {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_start key_Control:control|Start_status.START } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { key_start {} key_start~out {} key_Control:control|Start_status.START {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_start key_Control:control|Start_status.RESET } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { key_start {} key_start~out {} key_Control:control|Start_status.RESET {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { key_Control:control|Start_status.RESET key_Control:control|Start_status.START } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { key_Control:control|Start_status.RESET {} key_Control:control|Start_status.START {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_start key_Control:control|Start_status.START } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { key_start {} key_start~out {} key_Control:control|Start_status.START {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_start key_Control:control|Start_status.RESET } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { key_start {} key_start~out {} key_Control:control|Start_status.RESET {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_Control:control|Start_status.START } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { key_Control:control|Start_status.START {} } {  } {  } "" } } { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 34 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz dispbuf\[22\] Six_counter:bit_6\|out_dat\[2\] 27.000 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"dispbuf\[22\]\" through register \"Six_counter:bit_6\|out_dat\[2\]\" is 27.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 18.200 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 18.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_50Mhz 1 CLK PIN_55 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns clk_div:clkdiv\|clk_out 2 REG LC4_E31 6 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC4_E31; Fanout = 6; REG Node = 'clk_div:clkdiv\|clk_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_50Mhz clk_div:clkdiv|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.500 ns) 5.400 ns decimal_counter:bit_0\|FULL 3 REG LC1_F28 5 " "Info: 3: + IC(2.000 ns) + CELL(0.500 ns) = 5.400 ns; Loc. = LC1_F28; Fanout = 5; REG Node = 'decimal_counter:bit_0\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_div:clkdiv|clk_out decimal_counter:bit_0|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.500 ns) 9.700 ns decimal_counter:bit_1\|FULL 4 REG LC2_F35 5 " "Info: 4: + IC(3.800 ns) + CELL(0.500 ns) = 9.700 ns; Loc. = LC2_F35; Fanout = 5; REG Node = 'decimal_counter:bit_1\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.500 ns) 10.500 ns decimal_counter:bit_2\|FULL 5 REG LC1_F35 5 " "Info: 5: + IC(0.300 ns) + CELL(0.500 ns) = 10.500 ns; Loc. = LC1_F35; Fanout = 5; REG Node = 'decimal_counter:bit_2\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 12.300 ns decimal_counter:bit_3\|FULL 6 REG LC2_F28 5 " "Info: 6: + IC(1.300 ns) + CELL(0.500 ns) = 12.300 ns; Loc. = LC2_F28; Fanout = 5; REG Node = 'decimal_counter:bit_3\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.500 ns) 15.000 ns Six_counter:bit_4\|FULL 7 REG LC4_F5 5 " "Info: 7: + IC(2.200 ns) + CELL(0.500 ns) = 15.000 ns; Loc. = LC4_F5; Fanout = 5; REG Node = 'Six_counter:bit_4\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { decimal_counter:bit_3|FULL Six_counter:bit_4|FULL } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.500 ns) 16.800 ns decimal_counter:bit_5\|FULL 8 REG LC1_F2 4 " "Info: 8: + IC(1.300 ns) + CELL(0.500 ns) = 16.800 ns; Loc. = LC1_F2; Fanout = 4; REG Node = 'decimal_counter:bit_5\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Six_counter:bit_4|FULL decimal_counter:bit_5|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 18.200 ns Six_counter:bit_6\|out_dat\[2\] 9 REG LC8_F4 4 " "Info: 9: + IC(1.400 ns) + CELL(0.000 ns) = 18.200 ns; Loc. = LC8_F4; Fanout = 4; REG Node = 'Six_counter:bit_6\|out_dat\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[2] } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 30.22 % ) " "Info: Total cell delay = 5.500 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.700 ns ( 69.78 % ) " "Info: Total interconnect delay = 12.700 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { clk_50Mhz clk_div:clkdiv|clk_out decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|clk_out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} Six_counter:bit_6|out_dat[2] {} } { 0.000ns 0.000ns 0.400ns 2.000ns 3.800ns 0.300ns 1.300ns 2.200ns 1.300ns 1.400ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "Six_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.300 ns + Longest register pin " "Info: + Longest register to pin delay is 8.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Six_counter:bit_6\|out_dat\[2\] 1 REG LC8_F4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_F4; Fanout = 4; REG Node = 'Six_counter:bit_6\|out_dat\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Six_counter:bit_6|out_dat[2] } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.300 ns) 8.300 ns dispbuf\[22\] 2 PIN PIN_83 0 " "Info: 2: + IC(2.000 ns) + CELL(6.300 ns) = 8.300 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'dispbuf\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { Six_counter:bit_6|out_dat[2] dispbuf[22] } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 75.90 % ) " "Info: Total cell delay = 6.300 ns ( 75.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 24.10 % ) " "Info: Total interconnect delay = 2.000 ns ( 24.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { Six_counter:bit_6|out_dat[2] dispbuf[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { Six_counter:bit_6|out_dat[2] {} dispbuf[22] {} } { 0.000ns 2.000ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { clk_50Mhz clk_div:clkdiv|clk_out decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { clk_50Mhz {} clk_50Mhz~out {} clk_div:clkdiv|clk_out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} Six_counter:bit_6|out_dat[2] {} } { 0.000ns 0.000ns 0.400ns 2.000ns 3.800ns 0.300ns 1.300ns 2.200ns 1.300ns 1.400ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { Six_counter:bit_6|out_dat[2] dispbuf[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { Six_counter:bit_6|out_dat[2] {} dispbuf[22] {} } { 0.000ns 2.000ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 15 15:51:33 2016 " "Info: Processing ended: Fri Jan 15 15:51:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
