-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Jun  5 20:45:59 2019
-- Host        : Laszlo-LPT running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/Git/Thesis_SGM_FPGA/hw_sgm/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    if_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \di_i_i_reg_279_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    \dout_buf_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    \q_tmp_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    ap_reg_ioackin_COST_BUS_WREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_tmp_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_COST_BUS_WREADY : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    burst_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer : entity is "comp_d_map_COST_BUS_m_axi_buffer";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer is
  signal COST_BUS_WREADY : STD_LOGIC;
  signal I_WVALID : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[35]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_2\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal \empty_n_i_3__0_n_2\ : STD_LOGIC;
  signal empty_n_i_4_n_2 : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal \full_n_i_2__1_n_2\ : STD_LOGIC;
  signal \full_n_i_3__0_n_2\ : STD_LOGIC;
  signal \^if_empty_n\ : STD_LOGIC;
  signal \mem_reg_i_10__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_11__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_1__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_4__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_5__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_6__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_7__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_8__1_n_2\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_2\ : STD_LOGIC;
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal usedw15_out : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_2_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[6]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_2\ : STD_LOGIC;
  signal wnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_usedw_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair74";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of \mem_reg_i_11__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair74";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair94";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  if_empty_n <= \^if_empty_n\;
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => \ap_CS_fsm_reg[5]_0\,
      I2 => ap_reg_ioackin_COST_BUS_WREADY,
      I3 => COST_BUS_WREADY,
      I4 => \ap_CS_fsm_reg[5]_1\(0),
      O => D(0)
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^if_empty_n\,
      I1 => burst_valid,
      I2 => m_axi_COST_BUS_WREADY,
      I3 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_COST_BUS_WREADY,
      I1 => dout_valid_reg_1,
      I2 => \^if_empty_n\,
      I3 => burst_valid,
      O => E(0)
    );
\cj_reg_255[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040000000"
    )
        port map (
      I0 => \q_tmp_reg[0]_0\(2),
      I1 => \q_tmp_reg[0]_0\(1),
      I2 => \q_tmp_reg[0]_0\(0),
      I3 => Q(0),
      I4 => ap_reg_ioackin_COST_BUS_WREADY,
      I5 => COST_BUS_WREADY,
      O => \di_i_i_reg_279_reg[2]\(0)
    );
\could_multi_bursts.awaddr_buf[31]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_2\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_2\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(0),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(10),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(11),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(12),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(13),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(14),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(15),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(16),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(17),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(18),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(19),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(1),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(20),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(21),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(22),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(23),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(24),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(25),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(26),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(27),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(28),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(29),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(2),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(30),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(31),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(32),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(33),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(34),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(35),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(3),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(4),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(5),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(6),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(7),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(8),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => \dout_buf_reg[35]_0\(9),
      R => \^ap_rst_n_0\
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => m_axi_COST_BUS_WREADY,
      I2 => dout_valid_reg_1,
      I3 => \^if_empty_n\,
      I4 => burst_valid,
      O => \dout_valid_i_1__1_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_2\,
      Q => \^if_empty_n\,
      R => \^ap_rst_n_0\
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F0FFFFBF0F0000"
    )
        port map (
      I0 => m_axi_COST_BUS_WREADY,
      I1 => dout_valid_reg_1,
      I2 => \^if_empty_n\,
      I3 => burst_valid,
      I4 => empty_n_reg_n_2,
      I5 => push,
      O => empty_n
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => \usedw_reg__0\(0),
      I3 => \empty_n_i_3__0_n_2\,
      O => empty_n0
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_n_i_4_n_2,
      I1 => \usedw_reg__0\(1),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(2),
      O => \empty_n_i_3__0_n_2\
    );
empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(4),
      O => empty_n_i_4_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => empty_n_reg_n_2,
      R => \^ap_rst_n_0\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(4),
      I2 => \usedw_reg__0\(5),
      I3 => \full_n_i_2__1_n_2\,
      I4 => \full_n_i_3__0_n_2\,
      O => full_n0
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(1),
      O => \full_n_i_2__1_n_2\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000AA00AAAAAAAA"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => m_axi_COST_BUS_WREADY,
      I2 => dout_valid_reg_1,
      I3 => \^if_empty_n\,
      I4 => burst_valid,
      I5 => empty_n_reg_n_2,
      O => \full_n_i_3__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => COST_BUS_WREADY,
      S => \^ap_rst_n_0\
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12) => \mem_reg_i_1__1_n_2\,
      ADDRARDADDR(11) => \mem_reg_i_2__1_n_2\,
      ADDRARDADDR(10) => \mem_reg_i_3__1_n_2\,
      ADDRARDADDR(9) => \mem_reg_i_4__1_n_2\,
      ADDRARDADDR(8) => \mem_reg_i_5__1_n_2\,
      ADDRARDADDR(7) => \mem_reg_i_6__1_n_2\,
      ADDRARDADDR(6) => \mem_reg_i_7__1_n_2\,
      ADDRARDADDR(5) => \mem_reg_i_8__1_n_2\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \q_tmp_reg[31]_0\(15 downto 0),
      DIBDI(15 downto 0) => \q_tmp_reg[31]_0\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => COST_BUS_WREADY,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => I_WVALID,
      WEBWE(2) => I_WVALID,
      WEBWE(1) => I_WVALID,
      WEBWE(0) => I_WVALID
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => \mem_reg_i_10__1_n_2\
    );
\mem_reg_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => \mem_reg_i_11__2_n_2\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \mem_reg_i_10__1_n_2\,
      I1 => raddr(6),
      I2 => pop,
      I3 => raddr(7),
      O => \mem_reg_i_1__1_n_2\
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__1_n_2\,
      I2 => pop,
      O => \mem_reg_i_2__1_n_2\
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_11__2_n_2\,
      I2 => pop,
      O => \mem_reg_i_3__1_n_2\
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      I5 => raddr(4),
      O => \mem_reg_i_4__1_n_2\
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => \mem_reg_i_5__1_n_2\
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => \mem_reg_i_6__1_n_2\
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => \mem_reg_i_7__1_n_2\
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555AA55AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => m_axi_COST_BUS_WREADY,
      I2 => dout_valid_reg_1,
      I3 => \^if_empty_n\,
      I4 => burst_valid,
      I5 => empty_n_reg_n_2,
      O => \mem_reg_i_8__1_n_2\
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q_tmp_reg[0]_0\(2),
      I1 => \q_tmp_reg[0]_0\(1),
      I2 => \q_tmp_reg[0]_0\(0),
      I3 => Q(0),
      I4 => ap_reg_ioackin_COST_BUS_WREADY,
      O => I_WVALID
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(0),
      Q => q_tmp(0),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(10),
      Q => q_tmp(10),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(11),
      Q => q_tmp(11),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(12),
      Q => q_tmp(12),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(13),
      Q => q_tmp(13),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(14),
      Q => q_tmp(14),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(15),
      Q => q_tmp(15),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(16),
      Q => q_tmp(16),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(17),
      Q => q_tmp(17),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(18),
      Q => q_tmp(18),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(19),
      Q => q_tmp(19),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(1),
      Q => q_tmp(1),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(20),
      Q => q_tmp(20),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(21),
      Q => q_tmp(21),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(22),
      Q => q_tmp(22),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(23),
      Q => q_tmp(23),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(24),
      Q => q_tmp(24),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(25),
      Q => q_tmp(25),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(26),
      Q => q_tmp(26),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(27),
      Q => q_tmp(27),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(28),
      Q => q_tmp(28),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(29),
      Q => q_tmp(29),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(2),
      Q => q_tmp(2),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(30),
      Q => q_tmp(30),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(31),
      Q => q_tmp(31),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(3),
      Q => q_tmp(3),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(4),
      Q => q_tmp(4),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(5),
      Q => q_tmp(5),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(6),
      Q => q_tmp(6),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(7),
      Q => q_tmp(7),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(8),
      Q => q_tmp(8),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(9),
      Q => q_tmp(9),
      R => \^ap_rst_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_2\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1_n_2\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => \raddr[4]_i_1_n_2\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A0A8A"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => burst_valid,
      I2 => \^if_empty_n\,
      I3 => dout_valid_reg_1,
      I4 => m_axi_COST_BUS_WREADY,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_i_10__1_n_2\,
      I2 => raddr(6),
      O => \raddr[7]_i_2_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__1_n_2\,
      Q => raddr(0),
      R => \^ap_rst_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_2\,
      Q => raddr(1),
      R => \^ap_rst_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_6__1_n_2\,
      Q => raddr(2),
      R => \^ap_rst_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_2\,
      Q => raddr(3),
      R => \^ap_rst_n_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_2\,
      Q => raddr(4),
      R => \^ap_rst_n_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_3__1_n_2\,
      Q => raddr(5),
      R => \^ap_rst_n_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_2__1_n_2\,
      Q => raddr(6),
      R => \^ap_rst_n_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_2\,
      Q => raddr(7),
      R => \^ap_rst_n_0\
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \empty_n_i_3__0_n_2\,
      I1 => push,
      I2 => pop,
      I3 => \usedw_reg__0\(0),
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^ap_rst_n_0\
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__1_n_2\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000AA00AAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => m_axi_COST_BUS_WREADY,
      I2 => dout_valid_reg_1,
      I3 => \^if_empty_n\,
      I4 => burst_valid,
      I5 => empty_n_reg_n_2,
      O => usedw15_out
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3_n_2\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4_n_2\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5__0_n_2\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => push,
      O => \usedw[4]_i_6_n_2\
    );
\usedw[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_2_n_2\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_3_n_2\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_4_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw[0]_i_1__1_n_2\,
      Q => \usedw_reg__0\(0),
      R => \^ap_rst_n_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_9\,
      Q => \usedw_reg__0\(1),
      R => \^ap_rst_n_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_8\,
      Q => \usedw_reg__0\(2),
      R => \^ap_rst_n_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_7\,
      Q => \usedw_reg__0\(3),
      R => \^ap_rst_n_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_6\,
      Q => \usedw_reg__0\(4),
      R => \^ap_rst_n_0\
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_2\,
      CO(2) => \usedw_reg[4]_i_1_n_3\,
      CO(1) => \usedw_reg[4]_i_1_n_4\,
      CO(0) => \usedw_reg[4]_i_1_n_5\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => usedw15_out,
      O(3) => \usedw_reg[4]_i_1_n_6\,
      O(2) => \usedw_reg[4]_i_1_n_7\,
      O(1) => \usedw_reg[4]_i_1_n_8\,
      O(0) => \usedw_reg[4]_i_1_n_9\,
      S(3) => \usedw[4]_i_3_n_2\,
      S(2) => \usedw[4]_i_4_n_2\,
      S(1) => \usedw[4]_i_5__0_n_2\,
      S(0) => \usedw[4]_i_6_n_2\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1_n_9\,
      Q => \usedw_reg__0\(5),
      R => \^ap_rst_n_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1_n_8\,
      Q => \usedw_reg__0\(6),
      R => \^ap_rst_n_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1_n_7\,
      Q => \usedw_reg__0\(7),
      R => \^ap_rst_n_0\
    );
\usedw_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_2\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_1_n_4\,
      CO(0) => \usedw_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_1_n_7\,
      O(1) => \usedw_reg[7]_i_1_n_8\,
      O(0) => \usedw_reg[7]_i_1_n_9\,
      S(3) => '0',
      S(2) => \usedw[7]_i_2_n_2\,
      S(1) => \usedw[7]_i_3_n_2\,
      S(0) => \usedw[7]_i_4_n_2\
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => wnext(0)
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => wnext(1)
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => wnext(2)
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => wnext(3)
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => wnext(4)
    );
\waddr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => wnext(5)
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => wnext(6)
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_2\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => ap_reg_ioackin_COST_BUS_WREADY,
      I1 => Q(0),
      I2 => \q_tmp_reg[0]_0\(0),
      I3 => \q_tmp_reg[0]_0\(1),
      I4 => \q_tmp_reg[0]_0\(2),
      I5 => COST_BUS_WREADY,
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_2\,
      I3 => waddr(6),
      O => wnext(7)
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_2\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(0),
      Q => waddr(0),
      R => \^ap_rst_n_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(1),
      Q => waddr(1),
      R => \^ap_rst_n_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(2),
      Q => waddr(2),
      R => \^ap_rst_n_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(3),
      Q => waddr(3),
      R => \^ap_rst_n_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(4),
      Q => waddr(4),
      R => \^ap_rst_n_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(5),
      Q => waddr(5),
      R => \^ap_rst_n_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(6),
      Q => waddr(6),
      R => \^ap_rst_n_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(7),
      Q => waddr(7),
      R => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer__parameterized1\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_COST_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer__parameterized1\ : entity is "comp_d_map_COST_BUS_m_axi_buffer";
end \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer__parameterized1\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer__parameterized1\ is
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_valid_i_1__2_n_2\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \full_n_i_2__2_n_2\ : STD_LOGIC;
  signal \full_n_i_3__1_n_2\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_1__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_3__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_4__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_5__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_6__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_7__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_8__2_n_2\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_2\ : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[7]\ : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__1_n_2\ : STD_LOGIC;
  signal show_ahead_reg_n_2 : STD_LOGIC;
  signal \usedw[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[6]_i_2__2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_2\ : STD_LOGIC;
  signal wnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_valid_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair6";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \mem_reg_i_11__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \show_ahead_i_2__1\ : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__2\ : label is "soft_lutpair26";
begin
  beat_valid <= \^beat_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => dout_valid_reg_1,
      I2 => s_ready,
      O => E(0)
    );
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => s_ready,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => s_ready,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[34]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => Q(24),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => Q(25),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => Q(26),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => Q(27),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => Q(28),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => Q(29),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => Q(30),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => Q(31),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_2\,
      Q => Q(32),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => SR(0)
    );
\dout_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => s_ready,
      O => \dout_valid_i_1__2_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__2_n_2\,
      Q => \^beat_valid\,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \empty_n_i_2__2_n_2\,
      I1 => \empty_n_i_3__1_n_2\,
      I2 => \usedw_reg__0\(0),
      I3 => \usedw_reg__0\(3),
      I4 => \usedw_reg__0\(2),
      I5 => \usedw_reg__0\(1),
      O => \empty_n_i_1__2_n_2\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5000000000000"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => s_ready,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_COST_BUS_RVALID,
      O => \empty_n_i_2__2_n_2\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(4),
      O => \empty_n_i_3__1_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \empty_n_i_1__2_n_2\,
      Q => empty_n_reg_n_2,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => s_ready,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_COST_BUS_RVALID,
      O => \full_n_i_1__2_n_2\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \full_n_i_3__1_n_2\,
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(4),
      I4 => \usedw_reg__0\(3),
      O => \full_n_i_2__2_n_2\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(0),
      I2 => \usedw_reg__0\(6),
      I3 => \usedw_reg__0\(7),
      I4 => \^full_n_reg_0\,
      I5 => m_axi_COST_BUS_RVALID,
      O => \full_n_i_3__1_n_2\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \full_n_i_2__2_n_2\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12) => \mem_reg_i_1__2_n_2\,
      ADDRARDADDR(11) => \mem_reg_i_2__2_n_2\,
      ADDRARDADDR(10) => \mem_reg_i_3__2_n_2\,
      ADDRARDADDR(9) => \mem_reg_i_4__2_n_2\,
      ADDRARDADDR(8) => \mem_reg_i_5__2_n_2\,
      ADDRARDADDR(7) => \mem_reg_i_6__2_n_2\,
      ADDRARDADDR(6) => \mem_reg_i_7__2_n_2\,
      ADDRARDADDR(5) => \mem_reg_i_8__2_n_2\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_COST_BUS_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => mem_reg_0(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_34,
      DOPADOP(0) => mem_reg_n_35,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_COST_BUS_RVALID,
      WEBWE(2) => m_axi_COST_BUS_RVALID,
      WEBWE(1) => m_axi_COST_BUS_RVALID,
      WEBWE(0) => m_axi_COST_BUS_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_2_[0]\,
      I1 => s_ready,
      I2 => dout_valid_reg_1,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_2,
      I5 => \raddr_reg_n_2_[1]\,
      O => \mem_reg_i_10__0_n_2\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => s_ready,
      I1 => dout_valid_reg_1,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_2,
      O => \mem_reg_i_11__0_n_2\
    );
\mem_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[7]\,
      I1 => \mem_reg_i_9__0_n_2\,
      I2 => \raddr_reg_n_2_[5]\,
      I3 => \raddr_reg_n_2_[6]\,
      O => \mem_reg_i_1__2_n_2\
    );
\mem_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \raddr_reg_n_2_[4]\,
      I1 => \raddr_reg_n_2_[2]\,
      I2 => \mem_reg_i_10__0_n_2\,
      I3 => \raddr_reg_n_2_[3]\,
      I4 => \raddr_reg_n_2_[5]\,
      I5 => \raddr_reg_n_2_[6]\,
      O => \mem_reg_i_2__2_n_2\
    );
\mem_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[5]\,
      I1 => \raddr_reg_n_2_[3]\,
      I2 => \mem_reg_i_10__0_n_2\,
      I3 => \raddr_reg_n_2_[2]\,
      I4 => \raddr_reg_n_2_[4]\,
      O => \mem_reg_i_3__2_n_2\
    );
\mem_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[4]\,
      I1 => \raddr_reg_n_2_[2]\,
      I2 => \raddr_reg_n_2_[0]\,
      I3 => \mem_reg_i_11__0_n_2\,
      I4 => \raddr_reg_n_2_[1]\,
      I5 => \raddr_reg_n_2_[3]\,
      O => \mem_reg_i_4__2_n_2\
    );
\mem_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[3]\,
      I1 => \raddr_reg_n_2_[1]\,
      I2 => \mem_reg_i_11__0_n_2\,
      I3 => \raddr_reg_n_2_[0]\,
      I4 => \raddr_reg_n_2_[2]\,
      O => \mem_reg_i_5__2_n_2\
    );
\mem_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \raddr_reg_n_2_[2]\,
      I1 => \raddr_reg_n_2_[0]\,
      I2 => \mem_reg_i_11__0_n_2\,
      I3 => \raddr_reg_n_2_[1]\,
      O => \mem_reg_i_6__2_n_2\
    );
\mem_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[1]\,
      I1 => empty_n_reg_n_2,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => s_ready,
      I5 => \raddr_reg_n_2_[0]\,
      O => \mem_reg_i_7__2_n_2\
    );
\mem_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => \raddr_reg_n_2_[0]\,
      I1 => empty_n_reg_n_2,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => s_ready,
      O => \mem_reg_i_8__2_n_2\
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_2_[3]\,
      I1 => \raddr_reg_n_2_[1]\,
      I2 => \mem_reg_i_11__0_n_2\,
      I3 => \raddr_reg_n_2_[0]\,
      I4 => \raddr_reg_n_2_[2]\,
      I5 => \raddr_reg_n_2_[4]\,
      O => \mem_reg_i_9__0_n_2\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => \q_tmp_reg_n_2_[0]\,
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => \q_tmp_reg_n_2_[10]\,
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => \q_tmp_reg_n_2_[11]\,
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => \q_tmp_reg_n_2_[12]\,
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => \q_tmp_reg_n_2_[13]\,
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => \q_tmp_reg_n_2_[14]\,
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => \q_tmp_reg_n_2_[15]\,
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => \q_tmp_reg_n_2_[16]\,
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => \q_tmp_reg_n_2_[17]\,
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => \q_tmp_reg_n_2_[18]\,
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => \q_tmp_reg_n_2_[19]\,
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => \q_tmp_reg_n_2_[1]\,
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => \q_tmp_reg_n_2_[20]\,
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => \q_tmp_reg_n_2_[21]\,
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => \q_tmp_reg_n_2_[22]\,
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => \q_tmp_reg_n_2_[23]\,
      R => SR(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => \q_tmp_reg_n_2_[24]\,
      R => SR(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => \q_tmp_reg_n_2_[25]\,
      R => SR(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => \q_tmp_reg_n_2_[26]\,
      R => SR(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => \q_tmp_reg_n_2_[27]\,
      R => SR(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => \q_tmp_reg_n_2_[28]\,
      R => SR(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => \q_tmp_reg_n_2_[29]\,
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => \q_tmp_reg_n_2_[2]\,
      R => SR(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => \q_tmp_reg_n_2_[30]\,
      R => SR(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => \q_tmp_reg_n_2_[31]\,
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => \q_tmp_reg_n_2_[34]\,
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => \q_tmp_reg_n_2_[3]\,
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => \q_tmp_reg_n_2_[4]\,
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => \q_tmp_reg_n_2_[5]\,
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => \q_tmp_reg_n_2_[6]\,
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => \q_tmp_reg_n_2_[7]\,
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => \q_tmp_reg_n_2_[8]\,
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => \q_tmp_reg_n_2_[9]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__2_n_2\,
      Q => \raddr_reg_n_2_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_7__2_n_2\,
      Q => \raddr_reg_n_2_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_6__2_n_2\,
      Q => \raddr_reg_n_2_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_5__2_n_2\,
      Q => \raddr_reg_n_2_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_4__2_n_2\,
      Q => \raddr_reg_n_2_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_3__2_n_2\,
      Q => \raddr_reg_n_2_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_2__2_n_2\,
      Q => \raddr_reg_n_2_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_1__2_n_2\,
      Q => \raddr_reg_n_2_[7]\,
      R => SR(0)
    );
\show_ahead_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007000000"
    )
        port map (
      I0 => \mem_reg_i_11__0_n_2\,
      I1 => \usedw_reg__0\(0),
      I2 => \show_ahead_i_2__1_n_2\,
      I3 => \^full_n_reg_0\,
      I4 => m_axi_COST_BUS_RVALID,
      I5 => \empty_n_i_3__1_n_2\,
      O => show_ahead0
    );
\show_ahead_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      O => \show_ahead_i_2__1_n_2\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_2,
      R => SR(0)
    );
\usedw[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__2_n_2\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_2__0_n_2\
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_3__0_n_2\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_4__0_n_2\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => push,
      I2 => s_ready,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_2,
      O => \usedw[4]_i_5_n_2\
    );
\usedw[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_2__0_n_2\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_3__0_n_2\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_4__0_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw[0]_i_1__2_n_2\,
      Q => \usedw_reg__0\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw_reg[4]_i_1__0_n_9\,
      Q => \usedw_reg__0\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw_reg[4]_i_1__0_n_8\,
      Q => \usedw_reg__0\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw_reg[4]_i_1__0_n_7\,
      Q => \usedw_reg__0\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw_reg[4]_i_1__0_n_6\,
      Q => \usedw_reg__0\(4),
      R => SR(0)
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_2\,
      CO(2) => \usedw_reg[4]_i_1__0_n_3\,
      CO(1) => \usedw_reg[4]_i_1__0_n_4\,
      CO(0) => \usedw_reg[4]_i_1__0_n_5\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => \empty_n_i_2__2_n_2\,
      O(3) => \usedw_reg[4]_i_1__0_n_6\,
      O(2) => \usedw_reg[4]_i_1__0_n_7\,
      O(1) => \usedw_reg[4]_i_1__0_n_8\,
      O(0) => \usedw_reg[4]_i_1__0_n_9\,
      S(3) => \usedw[4]_i_2__0_n_2\,
      S(2) => \usedw[4]_i_3__0_n_2\,
      S(1) => \usedw[4]_i_4__0_n_2\,
      S(0) => \usedw[4]_i_5_n_2\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw_reg[7]_i_1__0_n_9\,
      Q => \usedw_reg__0\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw_reg[7]_i_1__0_n_8\,
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \full_n_i_1__2_n_2\,
      D => \usedw_reg[7]_i_1__0_n_7\,
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\usedw_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_2\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_1__0_n_4\,
      CO(0) => \usedw_reg[7]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_1__0_n_7\,
      O(1) => \usedw_reg[7]_i_1__0_n_8\,
      O(0) => \usedw_reg[7]_i_1__0_n_9\,
      S(3) => '0',
      S(2) => \usedw[7]_i_2__0_n_2\,
      S(1) => \usedw[7]_i_3__0_n_2\,
      S(0) => \usedw[7]_i_4__0_n_2\
    );
\waddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => wnext(0)
    );
\waddr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => wnext(1)
    );
\waddr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => wnext(2)
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => wnext(3)
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => wnext(4)
    );
\waddr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => wnext(5)
    );
\waddr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__2_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => wnext(6)
    );
\waddr[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__2_n_2\
    );
\waddr[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_COST_BUS_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__1_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_2\,
      I3 => waddr(6),
      O => wnext(7)
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__1_n_2\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(0),
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(1),
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(2),
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(3),
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(4),
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(5),
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(6),
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(7),
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[34]_0\ : out STD_LOGIC;
    empty_n_tmp_reg_0 : out STD_LOGIC;
    \q_reg[36]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[34]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[1]_0\ : in STD_LOGIC;
    empty_n_tmp_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    last_sect_buf : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC;
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \q_reg[21]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo : entity is "comp_d_map_COST_BUS_m_axi_fifo";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo is
  signal \data_vld_i_1__6_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_tmp_i_1__6_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__8_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[34]_0\ : STD_LOGIC;
  signal \^q_reg[36]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_2 : label is "soft_lutpair120";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__1\ : label is "soft_lutpair120";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \q_reg[34]_0\ <= \^q_reg[34]_0\;
  \q_reg[36]_0\(32 downto 0) <= \^q_reg[36]_0\(32 downto 0);
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAFFFF"
    )
        port map (
      I0 => \^q_reg[34]_0\,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => \align_len_reg[31]\,
      I4 => ap_rst_n,
      O => SR(0)
    );
\data_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => data_vld_reg_n_2,
      I5 => empty_n_tmp_reg_1,
      O => \data_vld_i_1__6_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__6_n_2\,
      Q => data_vld_reg_n_2,
      R => \q_reg[1]_0\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => data_vld_reg_n_2,
      Q => \^fifo_wreq_valid\,
      R => \q_reg[1]_0\
    );
fifo_wreq_valid_buf_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \sect_cnt_reg[0]\,
      O => empty_n_tmp_reg_0
    );
\full_n_tmp_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_tmp_i_2__8_n_2\,
      I2 => empty_n_tmp_reg_1,
      I3 => \^rs2f_wreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_2,
      O => \full_n_tmp_i_1__6_n_2\
    );
\full_n_tmp_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      O => \full_n_tmp_i_2__8_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__6_n_2\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q_reg[36]_0\(30),
      I1 => \^q_reg[36]_0\(29),
      I2 => \^q_reg[36]_0\(31),
      I3 => \^fifo_wreq_valid\,
      I4 => \^q_reg[36]_0\(32),
      O => \^q_reg[34]_0\
    );
\last_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0\(19),
      I1 => \last_sect_carry__0_0\(19),
      I2 => \last_sect_carry__0\(18),
      I3 => \last_sect_carry__0_0\(18),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(15),
      I1 => \last_sect_carry__0\(15),
      I2 => \last_sect_carry__0_0\(16),
      I3 => \last_sect_carry__0\(16),
      I4 => \last_sect_carry__0\(17),
      I5 => \last_sect_carry__0_0\(17),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(14),
      I1 => \last_sect_carry__0\(14),
      I2 => \last_sect_carry__0_0\(12),
      I3 => \last_sect_carry__0\(12),
      I4 => \last_sect_carry__0\(13),
      I5 => \last_sect_carry__0_0\(13),
      O => \end_addr_buf_reg[31]\(0)
    );
\last_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(11),
      I1 => \last_sect_carry__0_0\(11),
      I2 => \last_sect_carry__0_0\(9),
      I3 => \last_sect_carry__0\(9),
      I4 => \last_sect_carry__0_0\(10),
      I5 => \last_sect_carry__0\(10),
      O => \end_addr_buf_reg[23]\(3)
    );
\last_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(6),
      I1 => \last_sect_carry__0\(6),
      I2 => \last_sect_carry__0_0\(7),
      I3 => \last_sect_carry__0\(7),
      I4 => \last_sect_carry__0\(8),
      I5 => \last_sect_carry__0_0\(8),
      O => \end_addr_buf_reg[23]\(2)
    );
\last_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(5),
      I1 => \last_sect_carry__0_0\(5),
      I2 => \last_sect_carry__0_0\(3),
      I3 => \last_sect_carry__0\(3),
      I4 => \last_sect_carry__0_0\(4),
      I5 => \last_sect_carry__0\(4),
      O => \end_addr_buf_reg[23]\(1)
    );
\last_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(2),
      I1 => \last_sect_carry__0_0\(2),
      I2 => \last_sect_carry__0_0\(0),
      I3 => \last_sect_carry__0\(0),
      I4 => \last_sect_carry__0_0\(1),
      I5 => \last_sect_carry__0\(1),
      O => \end_addr_buf_reg[23]\(0)
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(9),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(10),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(11),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(12),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(13),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(14),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(15),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(16),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(17),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(18),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(0),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][1]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(19),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(1),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][33]_srl5_n_2\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][34]_srl5_n_2\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][35]_srl5_n_2\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][36]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(2),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(3),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(4),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(5),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(6),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(7),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(8),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(32),
      O => S(1)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(31),
      O => S(0)
    );
\minusOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(30),
      O => \q_reg[34]_1\(1)
    );
\minusOp_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(29),
      O => \q_reg[34]_1\(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => empty_n_tmp_reg_1,
      I1 => data_vld_reg_n_2,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => push,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => empty_n_tmp_reg_1,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => empty_n_tmp_reg_1,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => \q_reg[1]_0\
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => \q_reg[1]_0\
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => \q_reg[1]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q_reg[36]_0\(9),
      R => \q_reg[1]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q_reg[36]_0\(10),
      R => \q_reg[1]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^q_reg[36]_0\(11),
      R => \q_reg[1]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^q_reg[36]_0\(12),
      R => \q_reg[1]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^q_reg[36]_0\(13),
      R => \q_reg[1]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^q_reg[36]_0\(14),
      R => \q_reg[1]_0\
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^q_reg[36]_0\(15),
      R => \q_reg[1]_0\
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^q_reg[36]_0\(16),
      R => \q_reg[1]_0\
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^q_reg[36]_0\(17),
      R => \q_reg[1]_0\
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^q_reg[36]_0\(18),
      R => \q_reg[1]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q_reg[36]_0\(0),
      R => \q_reg[1]_0\
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^q_reg[36]_0\(19),
      R => \q_reg[1]_0\
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^q_reg[36]_0\(20),
      R => \q_reg[1]_0\
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^q_reg[36]_0\(21),
      R => \q_reg[1]_0\
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^q_reg[36]_0\(22),
      R => \q_reg[1]_0\
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^q_reg[36]_0\(23),
      R => \q_reg[1]_0\
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^q_reg[36]_0\(24),
      R => \q_reg[1]_0\
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^q_reg[36]_0\(25),
      R => \q_reg[1]_0\
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^q_reg[36]_0\(26),
      R => \q_reg[1]_0\
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^q_reg[36]_0\(27),
      R => \q_reg[1]_0\
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^q_reg[36]_0\(28),
      R => \q_reg[1]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q_reg[36]_0\(1),
      R => \q_reg[1]_0\
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][33]_srl5_n_2\,
      Q => \^q_reg[36]_0\(29),
      R => \q_reg[1]_0\
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][34]_srl5_n_2\,
      Q => \^q_reg[36]_0\(30),
      R => \q_reg[1]_0\
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][35]_srl5_n_2\,
      Q => \^q_reg[36]_0\(31),
      R => \q_reg[1]_0\
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][36]_srl5_n_2\,
      Q => \^q_reg[36]_0\(32),
      R => \q_reg[1]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q_reg[36]_0\(2),
      R => \q_reg[1]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^q_reg[36]_0\(3),
      R => \q_reg[1]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^q_reg[36]_0\(4),
      R => \q_reg[1]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^q_reg[36]_0\(5),
      R => \q_reg[1]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^q_reg[36]_0\(6),
      R => \q_reg[1]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^q_reg[36]_0\(7),
      R => \q_reg[1]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_reg_1,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^q_reg[36]_0\(8),
      R => \q_reg[1]_0\
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \sect_cnt_reg[0]\,
      I2 => last_sect_buf,
      I3 => \align_len_reg[31]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo_5 is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[36]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \q_reg[34]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_n_tmp_reg_0 : out STD_LOGIC;
    empty_n_tmp_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event : in STD_LOGIC;
    empty_n_tmp_reg_2 : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    empty_n_tmp_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    invalid_len_event_reg : in STD_LOGIC;
    \could_multi_bursts.arlen_buf[3]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.arlen_buf[3]_i_3__0_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    invalid_len_event_reg_0 : in STD_LOGIC;
    \q_reg[21]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo_5 : entity is "comp_d_map_COST_BUS_m_axi_fifo";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo_5;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo_5 is
  signal \could_multi_bursts.arlen_buf[3]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5_n_2\ : STD_LOGIC;
  signal \data_vld_i_1__10_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__6_n_2\ : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_tmp_i_1__10_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__9_n_2\ : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2__3_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[36]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__0\ : label is "soft_lutpair28";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \start_addr[31]_i_1__0\ : label is "soft_lutpair28";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  \q_reg[36]_0\(32 downto 0) <= \^q_reg[36]_0\(32 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\could_multi_bursts.arlen_buf[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5_n_2\,
      O => \sect_len_buf_reg[7]\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3__0_0\(3),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_1\(3),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3__0_1\(5),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3__0_0\(5),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3__0_1\(4),
      I5 => \could_multi_bursts.arlen_buf[3]_i_3__0_0\(4),
      O => \could_multi_bursts.arlen_buf[3]_i_4_n_2\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3__0_0\(0),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_1\(0),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3__0_1\(1),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3__0_0\(1),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3__0_1\(2),
      I5 => \could_multi_bursts.arlen_buf[3]_i_3__0_0\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5_n_2\
    );
\data_vld_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout[2]_i_2__3_n_2\,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__10_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__10_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_tmp_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFBFBF"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => empty_n_tmp_reg_2,
      I3 => p_23_in,
      I4 => empty_n_tmp_reg_3(0),
      O => \empty_n_tmp_i_1__6_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => data_vld_reg_n_2,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACACACA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => invalid_len_event_reg,
      I2 => empty_n_tmp_reg_2,
      I3 => p_23_in,
      I4 => empty_n_tmp_reg_3(0),
      O => empty_n_tmp_reg_1
    );
\full_n_tmp_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_tmp_i_2__9_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => \pout[2]_i_2__3_n_2\,
      O => \full_n_tmp_i_1__10_n_2\
    );
\full_n_tmp_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      O => \full_n_tmp_i_2__9_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__10_n_2\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAB00A8"
    )
        port map (
      I0 => invalid_len_event0,
      I1 => \^fifo_rreq_valid\,
      I2 => invalid_len_event_reg,
      I3 => invalid_len_event_reg_0,
      I4 => invalid_len_event,
      O => empty_n_tmp_reg_0
    );
\invalid_len_event_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q_reg[36]_0\(30),
      I1 => \^q_reg[36]_0\(29),
      I2 => \^q_reg[36]_0\(31),
      I3 => \^fifo_rreq_valid\,
      I4 => \^q_reg[36]_0\(32),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(19),
      I1 => \last_sect_carry__0\(19),
      I2 => \last_sect_carry__0_0\(18),
      I3 => \last_sect_carry__0\(18),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(17),
      I1 => \last_sect_carry__0_0\(17),
      I2 => \last_sect_carry__0\(15),
      I3 => \last_sect_carry__0_0\(15),
      I4 => \last_sect_carry__0_0\(16),
      I5 => \last_sect_carry__0\(16),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(14),
      I1 => \last_sect_carry__0\(14),
      I2 => \last_sect_carry__0\(13),
      I3 => \last_sect_carry__0_0\(13),
      I4 => \last_sect_carry__0\(12),
      I5 => \last_sect_carry__0_0\(12),
      O => \end_addr_buf_reg[31]\(0)
    );
\last_sect_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(11),
      I1 => \last_sect_carry__0\(11),
      I2 => \last_sect_carry__0\(9),
      I3 => \last_sect_carry__0_0\(9),
      I4 => \last_sect_carry__0\(10),
      I5 => \last_sect_carry__0_0\(10),
      O => \end_addr_buf_reg[23]\(3)
    );
\last_sect_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(8),
      I1 => \last_sect_carry__0\(8),
      I2 => \last_sect_carry__0\(6),
      I3 => \last_sect_carry__0_0\(6),
      I4 => \last_sect_carry__0\(7),
      I5 => \last_sect_carry__0_0\(7),
      O => \end_addr_buf_reg[23]\(2)
    );
\last_sect_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(5),
      I1 => \last_sect_carry__0\(5),
      I2 => \last_sect_carry__0\(4),
      I3 => \last_sect_carry__0_0\(4),
      I4 => \last_sect_carry__0\(3),
      I5 => \last_sect_carry__0_0\(3),
      O => \end_addr_buf_reg[23]\(1)
    );
\last_sect_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(2),
      I1 => \last_sect_carry__0\(2),
      I2 => \last_sect_carry__0\(0),
      I3 => \last_sect_carry__0_0\(0),
      I4 => \last_sect_carry__0\(1),
      I5 => \last_sect_carry__0_0\(1),
      O => \end_addr_buf_reg[23]\(0)
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(9),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(10),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(11),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(12),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(13),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(14),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(15),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(16),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(17),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(18),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(0),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][1]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(19),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(20),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(1),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][33]_srl5_n_2\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][34]_srl5_n_2\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][35]_srl5_n_2\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][36]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(2),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(3),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(4),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(5),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(6),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(7),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[21]_0\(8),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(32),
      O => S(1)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(31),
      O => S(0)
    );
\minusOp_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(30),
      O => \q_reg[34]_0\(1)
    );
\minusOp_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(29),
      O => \q_reg[34]_0\(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55FF5555A800A8"
    )
        port map (
      I0 => \pout[2]_i_2__3_n_2\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => push,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC003077FF8800"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => push,
      I2 => \pout_reg_n_2_[2]\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout[2]_i_2__3_n_2\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0C078F0F0F0"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => push,
      I2 => \pout_reg_n_2_[2]\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout[2]_i_2__3_n_2\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => invalid_len_event,
      I2 => \^fifo_rreq_valid\,
      I3 => empty_n_tmp_reg_2,
      I4 => p_23_in,
      I5 => empty_n_tmp_reg_3(0),
      O => \pout[2]_i_2__3_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q_reg[36]_0\(9),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q_reg[36]_0\(10),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^q_reg[36]_0\(11),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^q_reg[36]_0\(12),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^q_reg[36]_0\(13),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^q_reg[36]_0\(14),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^q_reg[36]_0\(15),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^q_reg[36]_0\(16),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^q_reg[36]_0\(17),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^q_reg[36]_0\(18),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q_reg[36]_0\(0),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^q_reg[36]_0\(19),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^q_reg[36]_0\(20),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^q_reg[36]_0\(21),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^q_reg[36]_0\(22),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^q_reg[36]_0\(23),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^q_reg[36]_0\(24),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^q_reg[36]_0\(25),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^q_reg[36]_0\(26),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^q_reg[36]_0\(27),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^q_reg[36]_0\(28),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q_reg[36]_0\(1),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][33]_srl5_n_2\,
      Q => \^q_reg[36]_0\(29),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][34]_srl5_n_2\,
      Q => \^q_reg[36]_0\(30),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][35]_srl5_n_2\,
      Q => \^q_reg[36]_0\(31),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][36]_srl5_n_2\,
      Q => \^q_reg[36]_0\(32),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q_reg[36]_0\(2),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^q_reg[36]_0\(3),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^q_reg[36]_0\(4),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^q_reg[36]_0\(5),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^q_reg[36]_0\(6),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^q_reg[36]_0\(7),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__6_n_2\,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^q_reg[36]_0\(8),
      R => SR(0)
    );
\sect_cnt[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \^next_rreq\,
      I2 => \last_sect_carry__0\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[4]\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[4]\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[4]\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[4]\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
\start_addr[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => empty_n_tmp_reg_3(0),
      I2 => p_23_in,
      I3 => empty_n_tmp_reg_2,
      O => E(0)
    );
\start_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454005400540054"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => invalid_len_event_reg,
      I3 => empty_n_tmp_reg_2,
      I4 => p_23_in,
      I5 => empty_n_tmp_reg_3(0),
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized1\ is
  port (
    burst_valid : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_buf : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    wrreq24_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rdreq33_out : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    m_axi_COST_BUS_WREADY_0 : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    wreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    \sect_addr_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    full_n0_in : in STD_LOGIC;
    invalid_len_event_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \plusOp__2\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC;
    \could_multi_bursts.awlen_buf[3]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf[3]_i_2__0_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus_equal_gen.WLAST_Dummy_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    if_empty_n : in STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : in STD_LOGIC;
    m_axi_COST_BUS_WREADY : in STD_LOGIC;
    wreq_handling_reg_2 : in STD_LOGIC;
    m_axi_COST_BUS_WLAST : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized1\ : entity is "comp_d_map_COST_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized1\ is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_3_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_5_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_2\ : STD_LOGIC;
  signal \data_vld_i_1__9_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__5_n_2\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_tmp_i_1__7_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__10_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_3__1_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_4__0_n_2\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^last_sect_buf\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \q__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdreq : STD_LOGIC;
  signal \^rdreq33_out\ : STD_LOGIC;
  signal \^sect_len_buf_reg[7]\ : STD_LOGIC;
  signal \^wrreq24_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \full_n_tmp_i_2__10\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \full_n_tmp_i_4__0\ : label is "soft_lutpair99";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wreq_handling_i_1__0\ : label is "soft_lutpair98";
begin
  burst_valid <= \^burst_valid\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  last_sect_buf <= \^last_sect_buf\;
  rdreq33_out <= \^rdreq33_out\;
  \sect_len_buf_reg[7]\ <= \^sect_len_buf_reg[7]\;
  wrreq24_out <= \^wrreq24_out\;
\align_len[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => fifo_wreq_valid,
      O => E(0)
    );
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => rdreq,
      I1 => m_axi_COST_BUS_WREADY,
      I2 => \bus_equal_gen.WLAST_Dummy_reg\,
      I3 => m_axi_COST_BUS_WLAST,
      O => m_axi_COST_BUS_WREADY_0
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_3_n_2\,
      I1 => \bus_equal_gen.WLAST_Dummy_i_4_n_2\,
      I2 => \q__0\(2),
      I3 => \bus_equal_gen.WLAST_Dummy_i_2_0\(2),
      I4 => \bus_equal_gen.WLAST_Dummy_i_5_n_2\,
      I5 => \bus_equal_gen.WLAST_Dummy_i_6_n_2\,
      O => rdreq
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0B00000000BB0B"
    )
        port map (
      I0 => \q__0\(1),
      I1 => \bus_equal_gen.WLAST_Dummy_i_2_0\(1),
      I2 => \bus_equal_gen.WLAST_Dummy_i_2_0\(3),
      I3 => \q__0\(3),
      I4 => \bus_equal_gen.WLAST_Dummy_i_2_0\(0),
      I5 => \q__0\(0),
      O => \bus_equal_gen.WLAST_Dummy_i_3_n_2\
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => if_empty_n,
      I2 => \bus_equal_gen.WLAST_Dummy_reg\,
      I3 => m_axi_COST_BUS_WREADY,
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_2\
    );
\bus_equal_gen.WLAST_Dummy_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_2_0\(7),
      I1 => \bus_equal_gen.WLAST_Dummy_i_2_0\(5),
      I2 => \bus_equal_gen.WLAST_Dummy_i_2_0\(6),
      I3 => \bus_equal_gen.WLAST_Dummy_i_2_0\(4),
      O => \bus_equal_gen.WLAST_Dummy_i_5_n_2\
    );
\bus_equal_gen.WLAST_Dummy_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_2_0\(1),
      I1 => \q__0\(1),
      I2 => \bus_equal_gen.WLAST_Dummy_i_2_0\(3),
      I3 => \q__0\(3),
      O => \bus_equal_gen.WLAST_Dummy_i_6_n_2\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rdreq,
      I1 => ap_rst_n,
      O => ap_rst_n_2(0)
    );
\could_multi_bursts.AWVALID_Dummy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2222222"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[0]\,
      I1 => \could_multi_bursts.loop_cnt_reg[0]_0\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => full_n0_in,
      I5 => invalid_len_event_2,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[0]\,
      I1 => \could_multi_bursts.loop_cnt_reg[0]_0\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => full_n0_in,
      O => \^wrreq24_out\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(0),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(1),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(2),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(3),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3__0_n_2\,
      I1 => \could_multi_bursts.awlen_buf[3]_i_4_n_2\,
      O => \^sect_len_buf_reg[7]\
    );
\could_multi_bursts.awlen_buf[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(7),
      I1 => \could_multi_bursts.awlen_buf[3]_i_2__0_1\(3),
      I2 => \could_multi_bursts.awlen_buf[3]_i_2__0_1\(4),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(8),
      I4 => \could_multi_bursts.awlen_buf[3]_i_2__0_1\(5),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(9),
      O => \could_multi_bursts.awlen_buf[3]_i_3__0_n_2\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(4),
      I1 => \could_multi_bursts.awlen_buf[3]_i_2__0_1\(0),
      I2 => \could_multi_bursts.awlen_buf[3]_i_2__0_1\(1),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(5),
      I4 => \could_multi_bursts.awlen_buf[3]_i_2__0_1\(2),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2__0_0\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_2\
    );
\could_multi_bursts.last_sect_buf_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^last_sect_buf\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => wreq_handling_reg_1,
      I2 => \^wrreq24_out\,
      I3 => \^sect_len_buf_reg[7]\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \empty_n_tmp_i_1__5_n_2\,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__9_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__9_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_tmp_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5D5DFFFFFFFF"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^sect_len_buf_reg[7]\,
      I4 => \^wrreq24_out\,
      I5 => fifo_wreq_valid,
      O => wreq_handling_reg
    );
\empty_n_tmp_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rdreq,
      I1 => \^burst_valid\,
      O => \empty_n_tmp_i_1__5_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__5_n_2\,
      D => data_vld_reg_n_2,
      Q => \^burst_valid\,
      R => SR(0)
    );
\fifo_wreq_valid_buf_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD5D5D"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^sect_len_buf_reg[7]\,
      I4 => \^wrreq24_out\,
      I5 => \end_addr_buf_reg[31]\,
      O => \^rdreq33_out\
    );
\full_n_tmp_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBBBFBFB"
    )
        port map (
      I0 => \full_n_tmp_i_2__10_n_2\,
      I1 => ap_rst_n,
      I2 => fifo_burst_ready,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \full_n_tmp_i_3__1_n_2\,
      I5 => \full_n_tmp_i_4__0_n_2\,
      O => \full_n_tmp_i_1__7_n_2\
    );
\full_n_tmp_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_n_tmp_i_1__5_n_2\,
      I1 => data_vld_reg_n_2,
      O => \full_n_tmp_i_2__10_n_2\
    );
\full_n_tmp_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => \full_n_tmp_i_3__1_n_2\
    );
\full_n_tmp_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => invalid_len_event_2,
      I1 => \^wrreq24_out\,
      I2 => \empty_n_tmp_i_1__5_n_2\,
      I3 => data_vld_reg_n_2,
      O => \full_n_tmp_i_4__0_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__7_n_2\,
      Q => fifo_burst_ready,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wrreq24_out\,
      I1 => invalid_len_event_2,
      O => push
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0FFF0F00E000"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \empty_n_tmp_i_1__5_n_2\,
      I3 => data_vld_reg_n_2,
      I4 => push,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7BFBF08084000"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_2,
      I2 => \empty_n_tmp_i_1__5_n_2\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_2,
      I2 => \empty_n_tmp_i_1__5_n_2\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__5_n_2\,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \q__0\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__5_n_2\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \q__0\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__5_n_2\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \q__0\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__5_n_2\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \q__0\(3),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[3]\(0),
      I1 => \^last_sect_buf\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^rdreq33_out\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(17),
      O => D(18)
    );
\sect_cnt[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^rdreq33_out\,
      I2 => \plusOp__2\(8),
      O => D(9)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => \^wrreq24_out\,
      I2 => \^sect_len_buf_reg[7]\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      O => \^last_sect_buf\
    );
\wreq_handling_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => wreq_handling_reg_2,
      I2 => CO(0),
      I3 => \^last_sect_buf\,
      O => wreq_handling_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3\ is
  port (
    full_n0_in : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp : in STD_LOGIC;
    wrreq24_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[1]_1\ : in STD_LOGIC;
    m_axi_COST_BUS_BVALID : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3\ : entity is "comp_d_map_COST_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3\ is
  signal aw2b_awdata1 : STD_LOGIC;
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__7_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__9_n_2\ : STD_LOGIC;
  signal \^full_n0_in\ : STD_LOGIC;
  signal \full_n_tmp_i_1__8_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__6_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_3__2_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_4__2_n_2\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_2\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_2\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \pout[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4__1_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q[1]_i_1__0_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_vld_i_1__7\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \full_n_tmp_i_2__6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \full_n_tmp_i_3__2\ : label is "soft_lutpair113";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "U0/\comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pout[3]_i_2__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pout[3]_i_3__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pout[3]_i_4__1\ : label is "soft_lutpair113";
begin
  full_n0_in <= \^full_n0_in\;
\data_vld_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => wrreq24_out,
      I1 => \pout[3]_i_3__1_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__7_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__7_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_tmp_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_tmp_i_1__9_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__9_n_2\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_tmp_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBBB"
    )
        port map (
      I0 => \full_n_tmp_i_2__6_n_2\,
      I1 => ap_rst_n,
      I2 => \^full_n0_in\,
      I3 => \full_n_tmp_i_3__2_n_2\,
      I4 => \pout_reg__0\(1),
      I5 => \full_n_tmp_i_4__2_n_2\,
      O => \full_n_tmp_i_1__8_n_2\
    );
\full_n_tmp_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => need_wrsp,
      I2 => next_resp,
      O => \full_n_tmp_i_2__6_n_2\
    );
\full_n_tmp_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => wrreq24_out,
      I4 => \pout_reg__0\(0),
      O => \full_n_tmp_i_3__2_n_2\
    );
\full_n_tmp_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(3),
      O => \full_n_tmp_i_4__2_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__8_n_2\,
      Q => \^full_n0_in\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => wrreq24_out,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_2\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => wrreq24_out,
      CLK => ap_clk,
      D => aw2b_awdata1,
      Q => \mem_reg[14][1]_srl15_n_2\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \q_reg[1]_1\,
      O => aw2b_awdata1
    );
\next_resp_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_COST_BUS_BVALID,
      I4 => next_resp_reg,
      O => next_resp0
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__1_n_2\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => wrreq24_out,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[1]_i_1__1_n_2\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F04BF0F0F00F"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(0),
      I5 => wrreq24_out,
      O => \pout[2]_i_1__2_n_2\
    );
\pout[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => next_resp_reg,
      I3 => next_resp,
      I4 => need_wrsp,
      O => push
    );
\pout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => wrreq24_out,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_2,
      I4 => \pout[3]_i_3__1_n_2\,
      O => \pout[3]_i_1__1_n_2\
    );
\pout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout[3]_i_4__1_n_2\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[3]_i_2__1_n_2\
    );
\pout[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__1_n_2\
    );
\pout[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wrreq24_out,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_2,
      O => \pout[3]_i_4__1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[0]_i_1__1_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[1]_i_1__1_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[2]_i_1__2_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[3]_i_2__1_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => \q[1]_i_1__0_n_2\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1__0_n_2\,
      D => \mem_reg[14][0]_srl15_n_2\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1__0_n_2\,
      D => \mem_reg[14][1]_srl15_n_2\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3_4\ is
  port (
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_in : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_tmp_reg_0 : out STD_LOGIC;
    full_n_tmp_reg_1 : out STD_LOGIC;
    full_n_tmp_reg_2 : out STD_LOGIC;
    full_n_tmp_reg_3 : out STD_LOGIC;
    full_n_tmp_reg_4 : out STD_LOGIC;
    full_n_tmp_reg_5 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    rreq_handling_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_tmp_reg_6 : out STD_LOGIC;
    rreq_handling_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_COST_BUS_ARREADY : in STD_LOGIC;
    rreq_handling_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_22_in : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_4 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    empty_n_tmp_reg_0 : in STD_LOGIC;
    s_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3_4\ : entity is "comp_d_map_COST_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3_4\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3_4\ is
  signal \data_vld_i_1__11_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__8_n_2\ : STD_LOGIC;
  signal empty_n_tmp_reg_n_2 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_tmp_i_1__11_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__11_n_2\ : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal \pout[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3__2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4__2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_5__0_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.ARVALID_Dummy_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \invalid_len_event_i_3__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pout[3]_i_2__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pout[3]_i_3__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pout[3]_i_4__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rreq_handling_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__2\ : label is "soft_lutpair5";
begin
  p_23_in <= \^p_23_in\;
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_COST_BUS_ARREADY,
      O => full_n_tmp_reg_6
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_COST_BUS_ARREADY,
      O => E(0)
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_COST_BUS_ARREADY,
      I4 => \sect_len_buf_reg[9]\,
      I5 => Q(0),
      O => full_n_tmp_reg_2
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_COST_BUS_ARREADY,
      I4 => \sect_len_buf_reg[9]\,
      I5 => Q(1),
      O => full_n_tmp_reg_3
    );
\could_multi_bursts.arlen_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_COST_BUS_ARREADY,
      I4 => \sect_len_buf_reg[9]\,
      I5 => Q(2),
      O => full_n_tmp_reg_4
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_COST_BUS_ARREADY,
      O => full_n_tmp_reg_1
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_COST_BUS_ARREADY,
      I4 => \sect_len_buf_reg[9]\,
      I5 => Q(3),
      O => full_n_tmp_reg_5
    );
\could_multi_bursts.loop_cnt[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070F070"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_COST_BUS_ARREADY,
      I5 => rreq_handling_reg_2,
      O => full_n_tmp_reg_0
    );
\data_vld_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCC4444FFFFFFFF"
    )
        port map (
      I0 => \pout[3]_i_3__2_n_2\,
      I1 => data_vld_reg_n_2,
      I2 => data_vld_reg_0(0),
      I3 => p_22_in,
      I4 => empty_n_tmp_reg_n_2,
      I5 => \pout[3]_i_4__2_n_2\,
      O => \data_vld_i_1__11_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__11_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_tmp_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => empty_n_tmp_reg_n_2,
      I1 => beat_valid,
      I2 => empty_n_tmp_reg_0,
      I3 => s_ready,
      I4 => data_vld_reg_0(0),
      I5 => data_vld_reg_n_2,
      O => \empty_n_tmp_i_1__8_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__8_n_2\,
      Q => empty_n_tmp_reg_n_2,
      R => SR(0)
    );
\full_n_tmp_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD500FFFF"
    )
        port map (
      I0 => empty_n_tmp_reg_n_2,
      I1 => p_22_in,
      I2 => data_vld_reg_0(0),
      I3 => data_vld_reg_n_2,
      I4 => ap_rst_n,
      I5 => \full_n_tmp_i_2__11_n_2\,
      O => \full_n_tmp_i_1__11_n_2\
    );
\full_n_tmp_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(0),
      I5 => \pout[3]_i_5__0_n_2\,
      O => \full_n_tmp_i_2__11_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__11_n_2\,
      Q => fifo_rctl_ready,
      R => '0'
    );
\invalid_len_event_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => \^p_23_in\,
      I2 => rreq_handling_reg_3(0),
      O => rreq_handling_reg
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__2_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5__0_n_2\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A69A"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout[3]_i_5__0_n_2\,
      I3 => \pout_reg__0\(0),
      O => \pout[2]_i_1__0_n_2\
    );
\pout[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40400C400C400C40"
    )
        port map (
      I0 => \pout[3]_i_3__2_n_2\,
      I1 => data_vld_reg_n_2,
      I2 => \pout[3]_i_4__2_n_2\,
      I3 => empty_n_tmp_reg_n_2,
      I4 => p_22_in,
      I5 => data_vld_reg_0(0),
      O => \pout[3]_i_1__2_n_2\
    );
\pout[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(1),
      I3 => \pout_reg__0\(0),
      I4 => \pout[3]_i_5__0_n_2\,
      O => \pout[3]_i_2__2_n_2\
    );
\pout[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__2_n_2\
    );
\pout[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => m_axi_COST_BUS_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I3 => fifo_rctl_ready,
      O => \pout[3]_i_4__2_n_2\
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFFFF"
    )
        port map (
      I0 => data_vld_reg_0(0),
      I1 => p_22_in,
      I2 => empty_n_tmp_reg_n_2,
      I3 => \pout[3]_i_4__2_n_2\,
      I4 => data_vld_reg_n_2,
      O => \pout[3]_i_5__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_2\,
      D => \pout[0]_i_1__2_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_2\,
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_2\,
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_2\,
      D => \pout[3]_i_2__2_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7070FF70"
    )
        port map (
      I0 => rreq_handling_reg_3(0),
      I1 => \^p_23_in\,
      I2 => rreq_handling_reg_2,
      I3 => rreq_handling_reg_4,
      I4 => invalid_len_event,
      O => rreq_handling_reg_1
    );
\sect_addr_buf[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_23_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => rreq_handling_reg_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => invalid_len_event,
      O => rreq_handling_reg_0(0)
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA80AA00AA80AA"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => \sect_len_buf_reg[9]\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I5 => m_axi_COST_BUS_ARREADY,
      O => \^p_23_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized5\ is
  port (
    full_n_tmp_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_tmp_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    empty_n_tmp_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized5\ : entity is "comp_d_map_COST_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized5\ is
  signal \data_vld_i_1__8_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__7_n_2\ : STD_LOGIC;
  signal empty_n_tmp_reg_n_2 : STD_LOGIC;
  signal \full_n_tmp_i_1__9_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__7_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_3__0_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_4__1_n_2\ : STD_LOGIC;
  signal \^full_n_tmp_reg_0\ : STD_LOGIC;
  signal \pout[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_3_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \empty_n_tmp_i_1__7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \full_n_tmp_i_2__7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \full_n_tmp_i_4__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \j_i_reg_244[7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pout[2]_i_3\ : label is "soft_lutpair119";
begin
  full_n_tmp_reg_0 <= \^full_n_tmp_reg_0\;
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => empty_n_tmp_reg_n_2,
      I2 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(1),
      I1 => empty_n_tmp_reg_n_2,
      I2 => \ap_CS_fsm_reg[2]\(0),
      O => D(0)
    );
\data_vld_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \full_n_tmp_i_2__7_n_2\,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__8_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__8_n_2\,
      Q => data_vld_reg_n_2,
      R => empty_n_tmp_reg_1
    );
\empty_n_tmp_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => Q(1),
      I2 => empty_n_tmp_reg_n_2,
      O => \empty_n_tmp_i_1__7_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__7_n_2\,
      Q => empty_n_tmp_reg_n_2,
      R => empty_n_tmp_reg_1
    );
\full_n_tmp_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_tmp_i_2__7_n_2\,
      I1 => ap_rst_n,
      I2 => \^full_n_tmp_reg_0\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \full_n_tmp_i_3__0_n_2\,
      I5 => \full_n_tmp_i_4__1_n_2\,
      O => \full_n_tmp_i_1__9_n_2\
    );
\full_n_tmp_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_tmp_reg_n_2,
      I2 => Q(1),
      O => \full_n_tmp_i_2__7_n_2\
    );
\full_n_tmp_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => \full_n_tmp_i_3__0_n_2\
    );
\full_n_tmp_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => push,
      I1 => Q(1),
      I2 => empty_n_tmp_reg_n_2,
      I3 => data_vld_reg_n_2,
      O => \full_n_tmp_i_4__1_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__9_n_2\,
      Q => \^full_n_tmp_reg_0\,
      R => '0'
    );
\j_i_reg_244[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_n_tmp_reg_n_2,
      I1 => Q(1),
      O => empty_n_tmp_reg_0(0)
    );
\pout[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F60609F9F6020"
    )
        port map (
      I0 => push,
      I1 => \pout[2]_i_3_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[0]_i_1__3_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBFBF20204000"
    )
        port map (
      I0 => push,
      I1 => \pout[2]_i_3_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => \pout[2]_i_3_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => empty_n_tmp_reg_n_2,
      O => \pout[2]_i_3_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__3_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => empty_n_tmp_reg_1
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => empty_n_tmp_reg_1
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => empty_n_tmp_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[29]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \state_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_wreq_ack : in STD_LOGIC;
    \data_p2_reg[29]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice : entity is "comp_d_map_COST_BUS_m_axi_reg_slice";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice is
  signal COST_BUS_AWREADY : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair121";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cj_reg_255[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair122";
begin
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => COST_BUS_AWREADY,
      I1 => Q(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_wreq_ack,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => \state_reg[0]_1\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => \state_reg[0]_1\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => E(0),
      I1 => COST_BUS_AWREADY,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => COST_BUS_AWREADY,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      O => D(1)
    );
\cj_reg_255[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => COST_BUS_AWREADY,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__1_n_2\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__1_n_2\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__1_n_2\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__1_n_2\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__1_n_2\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__1_n_2\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__1_n_2\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__1_n_2\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__1_n_2\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__1_n_2\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__2_n_2\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__1_n_2\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => Q(0),
      O => load_p1
    );
\data_p1[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_2_n_2\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__2_n_2\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__2_n_2\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__2_n_2\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__2_n_2\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__2_n_2\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__2_n_2\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__1_n_2\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__1_n_2\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(9),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(10),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(11),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(12),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(13),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(14),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(15),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(16),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(17),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(18),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(0),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(19),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2_n_2\,
      Q => \data_p1_reg[29]_0\(20),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(1),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(2),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(3),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(4),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(5),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(6),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(7),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_2\,
      Q => \data_p1_reg[29]_0\(8),
      R => '0'
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COST_BUS_AWREADY,
      I1 => Q(0),
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(9),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(10),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(11),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(12),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(13),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(14),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(15),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(16),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(17),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(18),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(0),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(19),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(20),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(1),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(2),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(3),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(4),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(5),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(6),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(7),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[29]_0\(8),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => COST_BUS_AWREADY,
      O => \s_ready_t_i_1__2_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_2\,
      Q => COST_BUS_AWREADY,
      R => \state_reg[0]_1\
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => Q(0),
      I4 => COST_BUS_AWREADY,
      O => \state[0]_i_1__2_n_2\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => Q(0),
      I1 => state(1),
      I2 => \^state_reg[0]_0\(0),
      I3 => rs2f_wreq_ack,
      O => \state[1]_i_1__2_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_2\,
      Q => \^state_reg[0]_0\(0),
      R => \state_reg[0]_1\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_2\,
      Q => state(1),
      S => \state_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice_6 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    IMG_BUS_AWID2 : out STD_LOGIC;
    \ni_reg_220_reg[5]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[29]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[21]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_rreq_ack : in STD_LOGIC;
    \data_p2_reg[29]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \data_p2_reg[29]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice_6 : entity is "comp_d_map_COST_BUS_m_axi_reg_slice";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice_6;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice_6 is
  signal \^img_bus_awid2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[21]\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_2__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ni_reg_220_reg[5]\ : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_2\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
begin
  IMG_BUS_AWID2 <= \^img_bus_awid2\;
  \ap_CS_fsm_reg[21]\ <= \^ap_cs_fsm_reg[21]\;
  \ni_reg_220_reg[5]\ <= \^ni_reg_220_reg[5]\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002F0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\(0),
      I1 => \^ap_cs_fsm_reg[21]\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022FF2000DD0020"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\(0),
      I1 => \^ap_cs_fsm_reg[21]\,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => rs2f_rreq_ack,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^ni_reg_220_reg[5]\,
      I2 => \ap_CS_fsm_reg[21]_0\(3),
      I3 => \ap_CS_fsm_reg[21]_0\(6),
      I4 => \ap_CS_fsm_reg[21]_0\(7),
      I5 => \ap_CS_fsm_reg[21]_0\(4),
      O => \^img_bus_awid2\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[10]\,
      O => \data_p1[10]_i_1__2_n_2\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[11]\,
      O => \data_p1[11]_i_1__2_n_2\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[12]\,
      O => \data_p1[12]_i_1__2_n_2\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[13]\,
      O => \data_p1[13]_i_1__2_n_2\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[14]\,
      O => \data_p1[14]_i_1__2_n_2\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[15]\,
      O => \data_p1[15]_i_1__2_n_2\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[16]\,
      O => \data_p1[16]_i_1__2_n_2\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[17]\,
      O => \data_p1[17]_i_1__2_n_2\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[18]\,
      O => \data_p1[18]_i_1__2_n_2\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[19]\,
      O => \data_p1[19]_i_1__2_n_2\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[1]\,
      O => \data_p1[1]_i_1__3_n_2\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[20]\,
      O => \data_p1[20]_i_1__2_n_2\
    );
\data_p1[29]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F002202"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\(0),
      I1 => \^ap_cs_fsm_reg[21]\,
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      O => load_p1
    );
\data_p1[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[29]\,
      O => \data_p1[29]_i_2__0_n_2\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[2]\,
      O => \data_p1[2]_i_1__3_n_2\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[3]\,
      O => \data_p1[3]_i_1__3_n_2\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[4]\,
      O => \data_p1[4]_i_1__3_n_2\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[5]\,
      O => \data_p1[5]_i_1__3_n_2\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[6]\,
      O => \data_p1[6]_i_1__3_n_2\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[7]\,
      O => \data_p1[7]_i_1__3_n_2\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[8]\,
      O => \data_p1[8]_i_1__2_n_2\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[29]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[9]\,
      O => \data_p1[9]_i_1__2_n_2\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(9),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(10),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(11),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(12),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(13),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(14),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(15),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(16),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(17),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(18),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_2\,
      Q => \data_p1_reg[29]_0\(0),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(19),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2__0_n_2\,
      Q => \data_p1_reg[29]_0\(20),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_2\,
      Q => \data_p1_reg[29]_0\(1),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_2\,
      Q => \data_p1_reg[29]_0\(2),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_2\,
      Q => \data_p1_reg[29]_0\(3),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_2\,
      Q => \data_p1_reg[29]_0\(4),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_2\,
      Q => \data_p1_reg[29]_0\(5),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__3_n_2\,
      Q => \data_p1_reg[29]_0\(6),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(7),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_2\,
      Q => \data_p1_reg[29]_0\(8),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(9),
      Q => \data_p2_reg_n_2_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(10),
      Q => \data_p2_reg_n_2_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(11),
      Q => \data_p2_reg_n_2_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(12),
      Q => \data_p2_reg_n_2_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(13),
      Q => \data_p2_reg_n_2_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(14),
      Q => \data_p2_reg_n_2_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(15),
      Q => \data_p2_reg_n_2_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(16),
      Q => \data_p2_reg_n_2_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(17),
      Q => \data_p2_reg_n_2_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(18),
      Q => \data_p2_reg_n_2_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(0),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(19),
      Q => \data_p2_reg_n_2_[20]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(20),
      Q => \data_p2_reg_n_2_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(1),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(2),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(3),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(4),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(5),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(6),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(7),
      Q => \data_p2_reg_n_2_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[29]_1\(0),
      D => \data_p2_reg[29]_0\(8),
      Q => \data_p2_reg_n_2_[9]\,
      R => '0'
    );
\j_i_reg_244[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]_0\(5),
      I1 => \ap_CS_fsm_reg[21]_0\(2),
      I2 => \ap_CS_fsm_reg[21]_0\(1),
      I3 => \ap_CS_fsm_reg[21]_0\(0),
      O => \^ni_reg_220_reg[5]\
    );
mem_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => \^img_bus_awid2\,
      O => \^ap_cs_fsm_reg[21]\
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF0F000F0F"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\(0),
      I1 => \^ap_cs_fsm_reg[21]\,
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      I5 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__4_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_2\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22FF002F00FF00"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\(0),
      I1 => \^ap_cs_fsm_reg[21]\,
      I2 => rs2f_rreq_ack,
      I3 => \^state_reg[0]_0\(0),
      I4 => state(1),
      I5 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__4_n_2\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0FF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\(0),
      I1 => \^ap_cs_fsm_reg[21]\,
      I2 => state(1),
      I3 => \^state_reg[0]_0\(0),
      I4 => rs2f_rreq_ack,
      O => \state[1]_i_1__4_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__4_n_2\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_2\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready : out STD_LOGIC;
    I_RVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    COST_BUS_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice__parameterized2\ : entity is "comp_d_map_COST_BUS_m_axi_reg_slice";
end \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice__parameterized2\ is
  signal \^i_rvalid\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__3_n_2\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_ready\ : STD_LOGIC;
  signal \s_ready_t_i_1__3_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__3\ : label is "soft_lutpair39";
begin
  I_RVALID <= \^i_rvalid\;
  s_ready <= \^s_ready\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => COST_BUS_RREADY,
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready\,
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => COST_BUS_RREADY,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[0]\,
      O => \data_p1[0]_i_1__2_n_2\
    );
\data_p1[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[10]\,
      O => \data_p1[10]_i_1__3_n_2\
    );
\data_p1[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[11]\,
      O => \data_p1[11]_i_1__3_n_2\
    );
\data_p1[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[12]\,
      O => \data_p1[12]_i_1__3_n_2\
    );
\data_p1[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[13]\,
      O => \data_p1[13]_i_1__3_n_2\
    );
\data_p1[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[14]\,
      O => \data_p1[14]_i_1__3_n_2\
    );
\data_p1[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[15]\,
      O => \data_p1[15]_i_1__3_n_2\
    );
\data_p1[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[16]\,
      O => \data_p1[16]_i_1__3_n_2\
    );
\data_p1[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[17]\,
      O => \data_p1[17]_i_1__3_n_2\
    );
\data_p1[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[18]\,
      O => \data_p1[18]_i_1__3_n_2\
    );
\data_p1[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[19]\,
      O => \data_p1[19]_i_1__3_n_2\
    );
\data_p1[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[1]\,
      O => \data_p1[1]_i_1__4_n_2\
    );
\data_p1[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[20]\,
      O => \data_p1[20]_i_1__3_n_2\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[21]\,
      O => \data_p1[21]_i_1__1_n_2\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[22]\,
      O => \data_p1[22]_i_1__1_n_2\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[23]\,
      O => \data_p1[23]_i_1__1_n_2\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[24]\,
      O => \data_p1[24]_i_1__1_n_2\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[25]\,
      O => \data_p1[25]_i_1__1_n_2\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[26]\,
      O => \data_p1[26]_i_1__1_n_2\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[27]\,
      O => \data_p1[27]_i_1__1_n_2\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[28]\,
      O => \data_p1[28]_i_1__1_n_2\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[29]\,
      O => \data_p1[29]_i_1__2_n_2\
    );
\data_p1[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[2]\,
      O => \data_p1[2]_i_1__4_n_2\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[30]\,
      O => \data_p1[30]_i_1__1_n_2\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => COST_BUS_RREADY,
      I2 => \state__0\(0),
      I3 => s_ready_t_reg_0,
      O => load_p1
    );
\data_p1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[31]\,
      O => \data_p1[31]_i_2__0_n_2\
    );
\data_p1[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[3]\,
      O => \data_p1[3]_i_1__4_n_2\
    );
\data_p1[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[4]\,
      O => \data_p1[4]_i_1__4_n_2\
    );
\data_p1[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[5]\,
      O => \data_p1[5]_i_1__4_n_2\
    );
\data_p1[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[6]\,
      O => \data_p1[6]_i_1__4_n_2\
    );
\data_p1[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[7]\,
      O => \data_p1[7]_i_1__4_n_2\
    );
\data_p1[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[8]\,
      O => \data_p1[8]_i_1__3_n_2\
    );
\data_p1[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[9]\,
      O => \data_p1[9]_i_1__3_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_2\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__3_n_2\,
      Q => I_RDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__3_n_2\,
      Q => I_RDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__3_n_2\,
      Q => I_RDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__3_n_2\,
      Q => I_RDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__3_n_2\,
      Q => I_RDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__3_n_2\,
      Q => I_RDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__3_n_2\,
      Q => I_RDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__3_n_2\,
      Q => I_RDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__3_n_2\,
      Q => I_RDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__3_n_2\,
      Q => I_RDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__4_n_2\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__3_n_2\,
      Q => I_RDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_2\,
      Q => I_RDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_2\,
      Q => I_RDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_2\,
      Q => I_RDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_2\,
      Q => I_RDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_2\,
      Q => I_RDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_2\,
      Q => I_RDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_2\,
      Q => I_RDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_2\,
      Q => I_RDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_2\,
      Q => I_RDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__4_n_2\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_2\,
      Q => I_RDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2__0_n_2\,
      Q => I_RDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__4_n_2\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__4_n_2\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__4_n_2\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__4_n_2\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__4_n_2\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__3_n_2\,
      Q => I_RDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__3_n_2\,
      Q => I_RDATA(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready\,
      I1 => s_ready_t_reg_0,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(0),
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(10),
      Q => \data_p2_reg_n_2_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(11),
      Q => \data_p2_reg_n_2_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(12),
      Q => \data_p2_reg_n_2_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(13),
      Q => \data_p2_reg_n_2_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(14),
      Q => \data_p2_reg_n_2_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(15),
      Q => \data_p2_reg_n_2_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(16),
      Q => \data_p2_reg_n_2_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(17),
      Q => \data_p2_reg_n_2_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(18),
      Q => \data_p2_reg_n_2_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(19),
      Q => \data_p2_reg_n_2_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(1),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(20),
      Q => \data_p2_reg_n_2_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(21),
      Q => \data_p2_reg_n_2_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(22),
      Q => \data_p2_reg_n_2_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(23),
      Q => \data_p2_reg_n_2_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(24),
      Q => \data_p2_reg_n_2_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(25),
      Q => \data_p2_reg_n_2_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(26),
      Q => \data_p2_reg_n_2_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(27),
      Q => \data_p2_reg_n_2_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(28),
      Q => \data_p2_reg_n_2_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(29),
      Q => \data_p2_reg_n_2_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(2),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(30),
      Q => \data_p2_reg_n_2_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(31),
      Q => \data_p2_reg_n_2_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(3),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(4),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(5),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(6),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(7),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(8),
      Q => \data_p2_reg_n_2_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(9),
      Q => \data_p2_reg_n_2_[9]\,
      R => '0'
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => COST_BUS_RREADY,
      I3 => \state__0\(0),
      I4 => \^s_ready\,
      O => \s_ready_t_i_1__3_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_2\,
      Q => \^s_ready\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => COST_BUS_RREADY,
      I1 => \^i_rvalid\,
      I2 => state(1),
      I3 => s_ready_t_reg_0,
      I4 => \^s_ready\,
      O => \state[0]_i_1__3_n_2\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => state(1),
      I2 => \^i_rvalid\,
      I3 => COST_BUS_RREADY,
      O => \state[1]_i_1__3_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_2\,
      Q => \^i_rvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_2\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_throttl is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_AWVALID : out STD_LOGIC;
    m_axi_COST_BUS_AWREADY_0 : out STD_LOGIC;
    \conservative_gen.throttl_cnt_reg[4]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \conservative_gen.throttl_cnt_reg[2]_0\ : in STD_LOGIC;
    AWLEN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_COST_BUS_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_throttl : entity is "comp_d_map_COST_BUS_m_axi_throttl";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_throttl;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \conservative_gen.throttl_cnt[7]_i_5__0_n_2\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal m_axi_COST_BUS_AWVALID_INST_0_i_1_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[6]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[7]_i_2__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[7]_i_5__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of m_axi_COST_BUS_AWVALID_INST_0_i_1 : label is "soft_lutpair160";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\conservative_gen.throttl_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0000D"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg[2]_0\,
      I1 => AWLEN(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \conservative_gen.throttl_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\conservative_gen.throttl_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg__0\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \conservative_gen.throttl_cnt_reg__0\(3),
      I4 => AWLEN(1),
      I5 => \conservative_gen.throttl_cnt_reg[2]_0\,
      O => p_0_in(3)
    );
\conservative_gen.throttl_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \conservative_gen.throttl_cnt_reg__0\(3),
      I3 => \conservative_gen.throttl_cnt_reg__0\(2),
      I4 => \conservative_gen.throttl_cnt_reg__0\(4),
      I5 => \conservative_gen.throttl_cnt_reg[2]_0\,
      O => p_0_in(4)
    );
\conservative_gen.throttl_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt[7]_i_5__0_n_2\,
      I1 => \conservative_gen.throttl_cnt_reg__0\(5),
      I2 => \conservative_gen.throttl_cnt_reg[2]_0\,
      O => p_0_in(5)
    );
\conservative_gen.throttl_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt[7]_i_5__0_n_2\,
      I1 => \conservative_gen.throttl_cnt_reg__0\(5),
      I2 => \conservative_gen.throttl_cnt_reg__0\(6),
      I3 => \conservative_gen.throttl_cnt_reg[2]_0\,
      O => p_0_in(6)
    );
\conservative_gen.throttl_cnt[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt[7]_i_5__0_n_2\,
      I1 => \conservative_gen.throttl_cnt_reg__0\(6),
      I2 => \conservative_gen.throttl_cnt_reg__0\(5),
      I3 => \conservative_gen.throttl_cnt_reg__0\(7),
      I4 => \conservative_gen.throttl_cnt_reg[2]_0\,
      O => p_0_in(7)
    );
\conservative_gen.throttl_cnt[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => m_axi_COST_BUS_AWVALID_INST_0_i_1_n_2,
      I1 => \conservative_gen.throttl_cnt_reg__0\(4),
      I2 => \conservative_gen.throttl_cnt_reg__0\(7),
      I3 => \conservative_gen.throttl_cnt_reg__0\(5),
      I4 => \conservative_gen.throttl_cnt_reg__0\(6),
      O => \conservative_gen.throttl_cnt_reg[4]_0\
    );
\conservative_gen.throttl_cnt[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg__0\(4),
      I1 => \conservative_gen.throttl_cnt_reg__0\(2),
      I2 => \conservative_gen.throttl_cnt_reg__0\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \conservative_gen.throttl_cnt[7]_i_5__0_n_2\
    );
\conservative_gen.throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\conservative_gen.throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\conservative_gen.throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \conservative_gen.throttl_cnt_reg__0\(2),
      R => SR(0)
    );
\conservative_gen.throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \conservative_gen.throttl_cnt_reg__0\(3),
      R => SR(0)
    );
\conservative_gen.throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => \conservative_gen.throttl_cnt_reg__0\(4),
      R => SR(0)
    );
\conservative_gen.throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => \conservative_gen.throttl_cnt_reg__0\(5),
      R => SR(0)
    );
\conservative_gen.throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => \conservative_gen.throttl_cnt_reg__0\(6),
      R => SR(0)
    );
\conservative_gen.throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => \conservative_gen.throttl_cnt_reg__0\(7),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_COST_BUS_AWREADY,
      I1 => \conservative_gen.throttl_cnt_reg__0\(6),
      I2 => \conservative_gen.throttl_cnt_reg__0\(5),
      I3 => \conservative_gen.throttl_cnt_reg__0\(7),
      I4 => \conservative_gen.throttl_cnt_reg__0\(4),
      I5 => m_axi_COST_BUS_AWVALID_INST_0_i_1_n_2,
      O => m_axi_COST_BUS_AWREADY_0
    );
m_axi_COST_BUS_AWVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \conservative_gen.throttl_cnt_reg__0\(6),
      I2 => \conservative_gen.throttl_cnt_reg__0\(5),
      I3 => \conservative_gen.throttl_cnt_reg__0\(7),
      I4 => \conservative_gen.throttl_cnt_reg__0\(4),
      I5 => m_axi_COST_BUS_AWVALID_INST_0_i_1_n_2,
      O => m_axi_COST_BUS_AWVALID
    );
m_axi_COST_BUS_AWVALID_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \conservative_gen.throttl_cnt_reg__0\(3),
      I3 => \conservative_gen.throttl_cnt_reg__0\(2),
      O => m_axi_COST_BUS_AWVALID_INST_0_i_1_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer is
  port (
    full_n_reg_0 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_buf_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    push : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    m_axi_IMG_BUS_WREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[30]_0\ : in STD_LOGIC;
    \j_assign_reg_336_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[30]_1\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer : entity is "comp_d_map_IMG_BUS_m_axi_buffer";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer is
  signal I_WDATA : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_2_n_2\ : STD_LOGIC;
  signal dout_valid_i_1_n_2 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal empty_n_i_3_n_2 : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal \full_n_i_2__0_n_2\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^full_n_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_reg_i_18_n_2 : STD_LOGIC;
  signal mem_reg_i_19_n_2 : STD_LOGIC;
  signal mem_reg_i_1_n_2 : STD_LOGIC;
  signal mem_reg_i_20_n_2 : STD_LOGIC;
  signal mem_reg_i_21_n_2 : STD_LOGIC;
  signal mem_reg_i_24_n_2 : STD_LOGIC;
  signal mem_reg_i_2_n_2 : STD_LOGIC;
  signal mem_reg_i_3_n_2 : STD_LOGIC;
  signal mem_reg_i_4_n_2 : STD_LOGIC;
  signal mem_reg_i_5_n_2 : STD_LOGIC;
  signal mem_reg_i_6_n_2 : STD_LOGIC;
  signal mem_reg_i_7_n_2 : STD_LOGIC;
  signal mem_reg_i_8_n_2 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_2 : STD_LOGIC;
  signal \show_ahead_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_1_n_2\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[6]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_5_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_6_n_2\ : STD_LOGIC;
  signal wnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair256";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM of mem_reg_i_20 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of mem_reg_i_21 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \show_ahead_i_3__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair263";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  data_valid <= \^data_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
  full_n_reg_1(0) <= \^full_n_reg_1\(0);
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
        port map (
      I0 => \ap_CS_fsm_reg[30]\(0),
      I1 => \ap_CS_fsm_reg[30]_0\,
      I2 => \j_assign_reg_336_reg[0]\(1),
      I3 => \^full_n_reg_1\(0),
      I4 => \ap_CS_fsm_reg[30]_1\,
      I5 => \j_assign_reg_336_reg[0]\(0),
      O => ap_NS_fsm(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB3B0000"
    )
        port map (
      I0 => burst_valid,
      I1 => \^data_valid\,
      I2 => dout_valid_reg_0,
      I3 => m_axi_IMG_BUS_WREADY,
      I4 => empty_n_reg_n_2,
      O => pop
    );
\dout_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_2_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(0),
      R => ARESET
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(1),
      R => ARESET
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(2),
      R => ARESET
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(3),
      R => ARESET
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(4),
      R => ARESET
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(5),
      R => ARESET
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(6),
      R => ARESET
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \dout_buf_reg[8]_0\(7),
      R => ARESET
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_2_n_2\,
      Q => \dout_buf_reg[8]_0\(8),
      R => ARESET
    );
dout_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => m_axi_IMG_BUS_WREADY,
      I2 => dout_valid_reg_0,
      I3 => \^data_valid\,
      I4 => burst_valid,
      O => dout_valid_i_1_n_2
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_2,
      Q => \^data_valid\,
      R => ARESET
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44C4FFFFBB3B0000"
    )
        port map (
      I0 => burst_valid,
      I1 => \^data_valid\,
      I2 => dout_valid_reg_0,
      I3 => m_axi_IMG_BUS_WREADY,
      I4 => empty_n_reg_n_2,
      I5 => push,
      O => empty_n
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => empty_n_i_3_n_2,
      I1 => push,
      I2 => pop,
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => empty_n0
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \usedw_reg__0\(7),
      I4 => \usedw_reg__0\(6),
      I5 => \^q\(4),
      O => empty_n_i_3_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => empty_n_reg_n_2,
      R => ARESET
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF00F700FF0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => push,
      I3 => pop,
      I4 => \^q\(5),
      I5 => \full_n_i_2__0_n_2\,
      O => full_n0
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \^q\(4),
      I2 => \usedw_reg__0\(6),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \full_n_i_2__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => \^full_n_reg_0\,
      S => ARESET
    );
\j_assign_reg_336[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \j_assign_reg_336_reg[0]\(2),
      O => \^full_n_reg_1\(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11) => mem_reg_i_1_n_2,
      ADDRBWRADDR(10) => mem_reg_i_2_n_2,
      ADDRBWRADDR(9) => mem_reg_i_3_n_2,
      ADDRBWRADDR(8) => mem_reg_i_4_n_2,
      ADDRBWRADDR(7) => mem_reg_i_5_n_2,
      ADDRBWRADDR(6) => mem_reg_i_6_n_2,
      ADDRBWRADDR(5) => mem_reg_i_7_n_2,
      ADDRBWRADDR(4) => mem_reg_i_8_n_2,
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000001",
      DIADI(7 downto 5) => I_WDATA(7 downto 5),
      DIADI(4 downto 0) => D(4 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => q_buf(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^full_n_reg_0\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => mem_reg_i_19_n_2,
      I3 => raddr(6),
      I4 => raddr(7),
      O => mem_reg_i_1_n_2
    );
\mem_reg_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \j_assign_reg_336_reg[0]\(2),
      I1 => mem_reg_0(1),
      O => I_WDATA(6)
    );
\mem_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \j_assign_reg_336_reg[0]\(2),
      I1 => mem_reg_0(0),
      O => I_WDATA(5)
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => mem_reg_i_24_n_2,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(4),
      I4 => raddr(5),
      I5 => pop,
      O => mem_reg_i_18_n_2
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_19_n_2
    );
mem_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(6),
      I3 => mem_reg_i_19_n_2,
      O => mem_reg_i_2_n_2
    );
mem_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_20_n_2
    );
mem_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_21_n_2
    );
mem_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_24_n_2
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(5),
      I3 => mem_reg_i_20_n_2,
      O => mem_reg_i_3_n_2
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_21_n_2,
      I5 => raddr(3),
      O => mem_reg_i_4_n_2
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => mem_reg_i_5_n_2
    );
mem_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      O => mem_reg_i_6_n_2
    );
mem_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => mem_reg_i_18_n_2,
      O => mem_reg_i_7_n_2
    );
mem_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => mem_reg_i_18_n_2,
      O => mem_reg_i_8_n_2
    );
\mem_reg_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \j_assign_reg_336_reg[0]\(2),
      I1 => mem_reg_0(2),
      O => I_WDATA(7)
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => S(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => S(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A222222AAAA2222"
    )
        port map (
      I0 => push,
      I1 => empty_n_reg_n_2,
      I2 => m_axi_IMG_BUS_WREADY,
      I3 => dout_valid_reg_0,
      I4 => \^data_valid\,
      I5 => burst_valid,
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \usedw_reg[3]_0\(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \usedw_reg[3]_0\(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \usedw_reg[3]_0\(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => push,
      O => \usedw_reg[3]_0\(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => ARESET
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => ARESET
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => ARESET
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => ARESET
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => ARESET
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => I_WDATA(5),
      Q => q_tmp(5),
      R => ARESET
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => I_WDATA(6),
      Q => q_tmp(6),
      R => ARESET
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => I_WDATA(7),
      Q => q_tmp(7),
      R => ARESET
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(8),
      R => ARESET
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_8_n_2,
      Q => raddr(0),
      R => ARESET
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_7_n_2,
      Q => raddr(1),
      R => ARESET
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_6_n_2,
      Q => raddr(2),
      R => ARESET
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_5_n_2,
      Q => raddr(3),
      R => ARESET
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_4_n_2,
      Q => raddr(4),
      R => ARESET
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_3_n_2,
      Q => raddr(5),
      R => ARESET
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_2_n_2,
      Q => raddr(6),
      R => ARESET
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_1_n_2,
      Q => raddr(7),
      R => ARESET
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000000010"
    )
        port map (
      I0 => show_ahead_i_2_n_2,
      I1 => \^q\(1),
      I2 => push,
      I3 => \show_ahead_i_3__0_n_2\,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => show_ahead_i_2_n_2
    );
\show_ahead_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \show_ahead_i_3__0_n_2\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ARESET
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw[0]_i_1_n_2\,
      Q => \^q\(0),
      R => ARESET
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_0\(0),
      Q => \^q\(1),
      R => ARESET
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_0\(1),
      Q => \^q\(2),
      R => ARESET
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_0\(2),
      Q => \^q\(3),
      R => ARESET
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_0\(3),
      Q => \^q\(4),
      R => ARESET
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_0\(4),
      Q => \^q\(5),
      R => ARESET
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_0\(5),
      Q => \usedw_reg__0\(6),
      R => ARESET
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_0\(6),
      Q => \usedw_reg__0\(7),
      R => ARESET
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => wnext(0)
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => wnext(1)
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => wnext(2)
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => wnext(3)
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => wnext(4)
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => wnext(5)
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => wnext(6)
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_2\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_5_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_6_n_2\,
      I3 => waddr(6),
      O => wnext(7)
    );
\waddr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_5_n_2\
    );
\waddr[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_6_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(0),
      Q => waddr(0),
      R => ARESET
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(1),
      Q => waddr(1),
      R => ARESET
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(2),
      Q => waddr(2),
      R => ARESET
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(3),
      Q => waddr(3),
      R => ARESET
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(4),
      Q => waddr(4),
      R => ARESET
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(5),
      Q => waddr(5),
      R => ARESET
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(6),
      Q => waddr(6),
      R => ARESET
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(7),
      Q => waddr(7),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer__parameterized1\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_buf_reg[16]_0\ : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_buf_reg[17]_0\ : out STD_LOGIC;
    \dout_buf_reg[18]_0\ : out STD_LOGIC;
    \dout_buf_reg[19]_0\ : out STD_LOGIC;
    \dout_buf_reg[20]_0\ : out STD_LOGIC;
    \dout_buf_reg[21]_0\ : out STD_LOGIC;
    \dout_buf_reg[22]_0\ : out STD_LOGIC;
    \dout_buf_reg[23]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SHIFT_RIGHT0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \usedw_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_IMG_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_RVALID : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    last_split : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_8_out__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer__parameterized1\ : entity is "comp_d_map_IMG_BUS_m_axi_buffer";
end \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer__parameterized1\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \dout_valid_i_1__0_n_2\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal full_n_i_3_n_2 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mem_reg_i_10_n_2 : STD_LOGIC;
  signal mem_reg_i_11_n_2 : STD_LOGIC;
  signal mem_reg_i_12_n_2 : STD_LOGIC;
  signal mem_reg_i_13_n_2 : STD_LOGIC;
  signal mem_reg_i_14_n_2 : STD_LOGIC;
  signal \mem_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_5__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_7__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_8__0_n_2\ : STD_LOGIC;
  signal mem_reg_i_9_n_2 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_2\ : STD_LOGIC;
  signal show_ahead_i_3_n_2 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_2\ : STD_LOGIC;
  signal wnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair187";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of mem_reg_i_9 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \show_ahead_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair205";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(32 downto 0) <= \^dout_buf_reg[34]_0\(32 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(0),
      I1 => \^dout_buf_reg[34]_0\(16),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(24),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(8),
      O => SHIFT_RIGHT0_in(0)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(18),
      I1 => \^dout_buf_reg[34]_0\(26),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(10),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[18]_0\
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(19),
      I1 => \^dout_buf_reg[34]_0\(27),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(11),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[19]_0\
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(20),
      I1 => \^dout_buf_reg[34]_0\(28),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(12),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[20]_0\
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(21),
      I1 => \^dout_buf_reg[34]_0\(29),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(13),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[21]_0\
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(22),
      I1 => \^dout_buf_reg[34]_0\(30),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(14),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[22]_0\
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(23),
      I1 => \^dout_buf_reg[34]_0\(31),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(15),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[23]_0\
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(1),
      I1 => \^dout_buf_reg[34]_0\(17),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(25),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(9),
      O => SHIFT_RIGHT0_in(1)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(2),
      I1 => \^dout_buf_reg[34]_0\(18),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(26),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(10),
      O => SHIFT_RIGHT0_in(2)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(3),
      I1 => \^dout_buf_reg[34]_0\(19),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(27),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(11),
      O => SHIFT_RIGHT0_in(3)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(4),
      I1 => \^dout_buf_reg[34]_0\(20),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(28),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(12),
      O => SHIFT_RIGHT0_in(4)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(5),
      I1 => \^dout_buf_reg[34]_0\(21),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(29),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(13),
      O => SHIFT_RIGHT0_in(5)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(6),
      I1 => \^dout_buf_reg[34]_0\(22),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(30),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(14),
      O => SHIFT_RIGHT0_in(6)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(7),
      I1 => \^dout_buf_reg[34]_0\(23),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(31),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(15),
      O => SHIFT_RIGHT0_in(7)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(16),
      I1 => \^dout_buf_reg[34]_0\(24),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(8),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[16]_0\
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(17),
      I1 => \^dout_buf_reg[34]_0\(25),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(9),
      I4 => \p_8_out__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[17]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => last_split,
      I2 => empty_n_reg_n_2,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => ARESET
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => ARESET
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => ARESET
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => ARESET
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => ARESET
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => ARESET
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => ARESET
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => ARESET
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(17),
      R => ARESET
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(18),
      R => ARESET
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(19),
      R => ARESET
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => ARESET
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(20),
      R => ARESET
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(21),
      R => ARESET
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(22),
      R => ARESET
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(23),
      R => ARESET
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(24),
      R => ARESET
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(25),
      R => ARESET
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(26),
      R => ARESET
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(27),
      R => ARESET
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(28),
      R => ARESET
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(29),
      R => ARESET
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => ARESET
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(30),
      R => ARESET
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(31),
      R => ARESET
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_2\,
      Q => \^dout_buf_reg[34]_0\(32),
      R => ARESET
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => ARESET
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => ARESET
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => ARESET
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => ARESET
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => ARESET
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => ARESET
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => ARESET
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => last_split,
      O => \dout_valid_i_1__0_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_2\,
      Q => \^beat_valid\,
      R => ARESET
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \empty_n_i_2__0_n_2\,
      I1 => m_axi_IMG_BUS_RVALID,
      I2 => \^full_n_reg_0\,
      I3 => pop,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => empty_n0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \usedw_reg__0\(7),
      I4 => \usedw_reg__0\(6),
      I5 => \^q\(4),
      O => \empty_n_i_2__0_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => empty_n_reg_n_2,
      R => ARESET
    );
\full_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_IMG_BUS_RVALID,
      O => empty_n
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF00F700FF0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => push,
      I3 => pop,
      I4 => \^q\(5),
      I5 => full_n_i_3_n_2,
      O => full_n0
    );
full_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \^q\(4),
      I2 => \usedw_reg__0\(6),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => full_n_i_3_n_2
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => \^full_n_reg_0\,
      S => ARESET
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12) => \mem_reg_i_1__0_n_2\,
      ADDRARDADDR(11) => \mem_reg_i_2__0_n_2\,
      ADDRARDADDR(10) => \mem_reg_i_3__0_n_2\,
      ADDRARDADDR(9) => \mem_reg_i_4__0_n_2\,
      ADDRARDADDR(8) => \mem_reg_i_5__0_n_2\,
      ADDRARDADDR(7) => \mem_reg_i_6__0_n_2\,
      ADDRARDADDR(6) => \mem_reg_i_7__0_n_2\,
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_2\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_IMG_BUS_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => mem_reg_0(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_34,
      DOPADOP(0) => mem_reg_n_35,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_IMG_BUS_RVALID,
      WEBWE(2) => m_axi_IMG_BUS_RVALID,
      WEBWE(1) => m_axi_IMG_BUS_RVALID,
      WEBWE(0) => m_axi_IMG_BUS_RVALID
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(4),
      I3 => raddr(5),
      O => mem_reg_i_10_n_2
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_11_n_2
    );
mem_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => mem_reg_i_14_n_2,
      O => mem_reg_i_12_n_2
    );
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_13_n_2
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_14_n_2
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAAAAA2AAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_2,
      I3 => mem_reg_i_10_n_2,
      I4 => pop,
      I5 => mem_reg_i_11_n_2,
      O => \mem_reg_i_1__0_n_2\
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCC4CCCC"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_2,
      I3 => mem_reg_i_10_n_2,
      I4 => pop,
      I5 => mem_reg_i_11_n_2,
      O => \mem_reg_i_2__0_n_2\
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38B0"
    )
        port map (
      I0 => mem_reg_i_12_n_2,
      I1 => pop,
      I2 => raddr(5),
      I3 => mem_reg_i_13_n_2,
      O => \mem_reg_i_3__0_n_2\
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B038B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_2,
      I1 => pop,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_9_n_2,
      I5 => raddr(3),
      O => \mem_reg_i_4__0_n_2\
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38B0B0B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_2,
      I1 => pop,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => \mem_reg_i_5__0_n_2\
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFF0F070000"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_2,
      I3 => mem_reg_i_10_n_2,
      I4 => pop,
      I5 => raddr(2),
      O => \mem_reg_i_6__0_n_2\
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      O => \mem_reg_i_7__0_n_2\
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => \mem_reg_i_8__0_n_2\
    );
mem_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_9_n_2
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => S(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => S(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_IMG_BUS_RVALID,
      I1 => \^full_n_reg_0\,
      I2 => pop,
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \usedw_reg[3]_0\(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \usedw_reg[3]_0\(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \usedw_reg[3]_0\(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_IMG_BUS_RVALID,
      O => \usedw_reg[3]_0\(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => q_tmp(0),
      R => ARESET
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => q_tmp(10),
      R => ARESET
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => q_tmp(11),
      R => ARESET
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => q_tmp(12),
      R => ARESET
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => q_tmp(13),
      R => ARESET
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => q_tmp(14),
      R => ARESET
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => q_tmp(15),
      R => ARESET
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => q_tmp(16),
      R => ARESET
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => q_tmp(17),
      R => ARESET
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => q_tmp(18),
      R => ARESET
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => q_tmp(19),
      R => ARESET
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => q_tmp(1),
      R => ARESET
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => q_tmp(20),
      R => ARESET
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => q_tmp(21),
      R => ARESET
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => q_tmp(22),
      R => ARESET
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => q_tmp(23),
      R => ARESET
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => q_tmp(24),
      R => ARESET
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => q_tmp(25),
      R => ARESET
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => q_tmp(26),
      R => ARESET
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => q_tmp(27),
      R => ARESET
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => q_tmp(28),
      R => ARESET
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => q_tmp(29),
      R => ARESET
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => q_tmp(2),
      R => ARESET
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => q_tmp(30),
      R => ARESET
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => q_tmp(31),
      R => ARESET
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => q_tmp(34),
      R => ARESET
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => q_tmp(3),
      R => ARESET
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => q_tmp(4),
      R => ARESET
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => q_tmp(5),
      R => ARESET
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => q_tmp(6),
      R => ARESET
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => q_tmp(7),
      R => ARESET
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => q_tmp(8),
      R => ARESET
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => q_tmp(9),
      R => ARESET
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_2\,
      Q => raddr(0),
      R => ARESET
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_7__0_n_2\,
      Q => raddr(1),
      R => ARESET
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_6__0_n_2\,
      Q => raddr(2),
      R => ARESET
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_5__0_n_2\,
      Q => raddr(3),
      R => ARESET
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_4__0_n_2\,
      Q => raddr(4),
      R => ARESET
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_3__0_n_2\,
      Q => raddr(5),
      R => ARESET
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_2__0_n_2\,
      Q => raddr(6),
      R => ARESET
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_1__0_n_2\,
      Q => raddr(7),
      R => ARESET
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \show_ahead_i_2__0_n_2\,
      I1 => \^q\(5),
      I2 => show_ahead_i_3_n_2,
      I3 => \^q\(0),
      I4 => pop,
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(7),
      O => \show_ahead_i_2__0_n_2\
    );
show_ahead_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^full_n_reg_0\,
      I2 => m_axi_IMG_BUS_RVALID,
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => show_ahead_i_3_n_2
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ARESET
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__0_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw[0]_i_1__0_n_2\,
      Q => \^q\(0),
      R => ARESET
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => D(0),
      Q => \^q\(1),
      R => ARESET
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => D(1),
      Q => \^q\(2),
      R => ARESET
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => D(2),
      Q => \^q\(3),
      R => ARESET
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => D(3),
      Q => \^q\(4),
      R => ARESET
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => D(4),
      Q => \^q\(5),
      R => ARESET
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => ARESET
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => ARESET
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => wnext(0)
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => wnext(1)
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => wnext(2)
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => wnext(3)
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => wnext(4)
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => wnext(5)
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => wnext(6)
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_2\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_IMG_BUS_RVALID,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_2\,
      I3 => waddr(6),
      O => wnext(7)
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_2\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(0),
      Q => waddr(0),
      R => ARESET
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(1),
      Q => waddr(1),
      R => ARESET
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(2),
      Q => waddr(2),
      R => ARESET
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(3),
      Q => waddr(3),
      R => ARESET
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(4),
      Q => waddr(4),
      R => ARESET
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(5),
      Q => waddr(5),
      R => ARESET
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(6),
      Q => waddr(6),
      R => ARESET
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(7),
      Q => waddr(7),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    rdreq88_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \q_reg[32]_0\ : out STD_LOGIC;
    \q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    plusOp_0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_87_in : in STD_LOGIC;
    \align_len_reg[31]\ : in STD_LOGIC;
    full_n_tmp_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo : entity is "comp_d_map_IMG_BUS_m_axi_fifo";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo is
  signal data_vld_i_1_n_2 : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal full_n_tmp_i_1_n_2 : STD_LOGIC;
  signal \full_n_tmp_i_2__0_n_2\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[32]_0\ : STD_LOGIC;
  signal \^q_reg[39]_0\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^rdreq88_out\ : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair287";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair293";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \q_reg[32]_0\ <= \^q_reg[32]_0\;
  \q_reg[39]_0\(35 downto 0) <= \^q_reg[39]_0\(35 downto 0);
  rdreq88_out <= \^rdreq88_out\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F000000FFFFFFFF"
    )
        port map (
      I0 => CO(0),
      I1 => p_87_in,
      I2 => \align_len_reg[31]\,
      I3 => \^q_reg[32]_0\,
      I4 => \^fifo_wreq_valid\,
      I5 => ap_rst_n,
      O => SR(0)
    );
\align_len[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(32),
      O => \q_reg[32]_1\(0)
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => \q_reg[0]_0\,
      I4 => data_vld_reg_n_2,
      I5 => push,
      O => data_vld_i_1_n_2
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_2,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => data_vld_reg_n_2,
      Q => \^fifo_wreq_valid\,
      R => ARESET
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \end_addr_buf_reg[31]\,
      I2 => CO(0),
      I3 => p_87_in,
      I4 => \align_len_reg[31]\,
      O => \^rdreq88_out\
    );
full_n_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777F7F7F555F5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_tmp_i_2__0_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \^rdreq88_out\,
      I4 => \^fifo_wreq_valid\,
      I5 => \^rs2f_wreq_ack\,
      O => full_n_tmp_i_1_n_2
    );
\full_n_tmp_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => full_n_tmp_reg_0(0),
      I5 => \^rs2f_wreq_ack\,
      O => \full_n_tmp_i_2__0_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_tmp_i_1_n_2,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q_reg[39]_0\(32),
      I1 => \^q_reg[39]_0\(33),
      I2 => \^q_reg[39]_0\(34),
      I3 => \^q_reg[39]_0\(35),
      I4 => \^fifo_wreq_valid\,
      O => \^q_reg[32]_0\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0\(18),
      I1 => \last_sect_carry__0_0\(18),
      I2 => \last_sect_carry__0_0\(19),
      I3 => \last_sect_carry__0\(19),
      O => \sect_cnt_reg[18]\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(16),
      I1 => \last_sect_carry__0_0\(16),
      I2 => \last_sect_carry__0\(15),
      I3 => \last_sect_carry__0_0\(15),
      I4 => \last_sect_carry__0_0\(17),
      I5 => \last_sect_carry__0\(17),
      O => \sect_cnt_reg[18]\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(13),
      I1 => \last_sect_carry__0_0\(13),
      I2 => \last_sect_carry__0\(12),
      I3 => \last_sect_carry__0_0\(12),
      I4 => \last_sect_carry__0_0\(14),
      I5 => \last_sect_carry__0\(14),
      O => \sect_cnt_reg[18]\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(10),
      I1 => \last_sect_carry__0_0\(10),
      I2 => \last_sect_carry__0\(9),
      I3 => \last_sect_carry__0_0\(9),
      I4 => \last_sect_carry__0_0\(11),
      I5 => \last_sect_carry__0\(11),
      O => \sect_cnt_reg[10]\(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(7),
      I1 => \last_sect_carry__0_0\(7),
      I2 => \last_sect_carry__0\(6),
      I3 => \last_sect_carry__0_0\(6),
      I4 => \last_sect_carry__0_0\(8),
      I5 => \last_sect_carry__0\(8),
      O => \sect_cnt_reg[10]\(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(4),
      I1 => \last_sect_carry__0_0\(4),
      I2 => \last_sect_carry__0\(3),
      I3 => \last_sect_carry__0_0\(3),
      I4 => \last_sect_carry__0_0\(5),
      I5 => \last_sect_carry__0\(5),
      O => \sect_cnt_reg[10]\(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(1),
      I1 => \last_sect_carry__0_0\(1),
      I2 => \last_sect_carry__0\(0),
      I3 => \last_sect_carry__0_0\(0),
      I4 => \last_sect_carry__0_0\(2),
      I5 => \last_sect_carry__0\(2),
      O => \sect_cnt_reg[10]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => full_n_tmp_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_2\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(31),
      Q => \mem_reg[4][31]_srl5_n_2\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_2\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][37]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[31]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(35),
      O => S(2)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(34),
      O => S(1)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(33),
      O => S(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7B7B7B748484808"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_2,
      I2 => \q_reg[0]_0\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \q_reg[0]_0\,
      I4 => data_vld_reg_n_2,
      I5 => push,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \q_reg[0]_0\,
      I4 => data_vld_reg_n_2,
      I5 => push,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ARESET
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^q_reg[39]_0\(0),
      R => ARESET
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q_reg[39]_0\(10),
      R => ARESET
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q_reg[39]_0\(11),
      R => ARESET
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^q_reg[39]_0\(12),
      R => ARESET
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^q_reg[39]_0\(13),
      R => ARESET
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^q_reg[39]_0\(14),
      R => ARESET
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^q_reg[39]_0\(15),
      R => ARESET
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^q_reg[39]_0\(16),
      R => ARESET
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^q_reg[39]_0\(17),
      R => ARESET
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^q_reg[39]_0\(18),
      R => ARESET
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^q_reg[39]_0\(19),
      R => ARESET
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q_reg[39]_0\(1),
      R => ARESET
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^q_reg[39]_0\(20),
      R => ARESET
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^q_reg[39]_0\(21),
      R => ARESET
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^q_reg[39]_0\(22),
      R => ARESET
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^q_reg[39]_0\(23),
      R => ARESET
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^q_reg[39]_0\(24),
      R => ARESET
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^q_reg[39]_0\(25),
      R => ARESET
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^q_reg[39]_0\(26),
      R => ARESET
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^q_reg[39]_0\(27),
      R => ARESET
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^q_reg[39]_0\(28),
      R => ARESET
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^q_reg[39]_0\(29),
      R => ARESET
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q_reg[39]_0\(2),
      R => ARESET
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][30]_srl5_n_2\,
      Q => \^q_reg[39]_0\(30),
      R => ARESET
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][31]_srl5_n_2\,
      Q => \^q_reg[39]_0\(31),
      R => ARESET
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][32]_srl5_n_2\,
      Q => \^q_reg[39]_0\(32),
      R => ARESET
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][37]_srl5_n_2\,
      Q => \^q_reg[39]_0\(33),
      R => ARESET
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^q_reg[39]_0\(34),
      R => ARESET
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^q_reg[39]_0\(35),
      R => ARESET
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q_reg[39]_0\(3),
      R => ARESET
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^q_reg[39]_0\(4),
      R => ARESET
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^q_reg[39]_0\(5),
      R => ARESET
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^q_reg[39]_0\(6),
      R => ARESET
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^q_reg[39]_0\(7),
      R => ARESET
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^q_reg[39]_0\(8),
      R => ARESET
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^q_reg[39]_0\(9),
      R => ARESET
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^rdreq88_out\,
      I2 => \last_sect_carry__0\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \align_len_reg[31]\,
      I1 => \end_addr_buf_reg[31]\,
      I2 => \^fifo_wreq_valid\,
      I3 => p_87_in,
      O => E(0)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^rdreq88_out\,
      I2 => plusOp_0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo_2 is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg_0 : out STD_LOGIC;
    empty_n_tmp_reg_0 : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \align_len_reg[4]\ : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    invalid_len_event : in STD_LOGIC;
    \q_reg[39]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo_2 : entity is "comp_d_map_IMG_BUS_m_axi_fifo";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo_2;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo_2 is
  signal \data_vld_i_1__3_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_tmp_i_1__3_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__4_n_2\ : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_i_3_n_2 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[39]_0\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[4]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of invalid_len_event_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of invalid_len_event_i_3 : label is "soft_lutpair207";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  \q_reg[39]_0\(35 downto 0) <= \^q_reg[39]_0\(35 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(32),
      O => D(0)
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => data_vld_reg_n_2,
      I4 => \q_reg[0]_0\,
      I5 => push,
      O => \data_vld_i_1__3_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_2\,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => data_vld_reg_n_2,
      Q => \^fifo_rreq_valid\,
      R => ARESET
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCAAAA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => CO(0),
      I3 => p_27_in,
      I4 => \align_len_reg[4]\,
      O => empty_n_tmp_reg_0
    );
\full_n_tmp_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_tmp_i_2__4_n_2\,
      I2 => \q_reg[0]_0\,
      I3 => data_vld_reg_n_2,
      I4 => \^rs2f_rreq_ack\,
      O => \full_n_tmp_i_1__3_n_2\
    );
\full_n_tmp_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \full_n_tmp_i_2__4_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__3_n_2\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => invalid_len_event0,
      I1 => invalid_len_event_i_3_n_2,
      I2 => invalid_len_event,
      O => invalid_len_event_reg_0
    );
invalid_len_event_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q_reg[39]_0\(32),
      I1 => \^q_reg[39]_0\(33),
      I2 => \^q_reg[39]_0\(34),
      I3 => \^q_reg[39]_0\(35),
      I4 => \^fifo_rreq_valid\,
      O => invalid_len_event0
    );
invalid_len_event_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => CO(0),
      I3 => p_27_in,
      I4 => \align_len_reg[4]\,
      O => invalid_len_event_i_3_n_2
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0\(18),
      I1 => \last_sect_carry__0_0\(18),
      I2 => \last_sect_carry__0_0\(19),
      I3 => \last_sect_carry__0\(19),
      O => \sect_cnt_reg[18]\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(16),
      I1 => \last_sect_carry__0_0\(16),
      I2 => \last_sect_carry__0\(15),
      I3 => \last_sect_carry__0_0\(15),
      I4 => \last_sect_carry__0\(17),
      I5 => \last_sect_carry__0_0\(17),
      O => \sect_cnt_reg[18]\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(13),
      I1 => \last_sect_carry__0_0\(13),
      I2 => \last_sect_carry__0\(12),
      I3 => \last_sect_carry__0_0\(12),
      I4 => \last_sect_carry__0\(14),
      I5 => \last_sect_carry__0_0\(14),
      O => \sect_cnt_reg[18]\(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(10),
      I1 => \last_sect_carry__0_0\(10),
      I2 => \last_sect_carry__0\(9),
      I3 => \last_sect_carry__0_0\(9),
      I4 => \last_sect_carry__0\(11),
      I5 => \last_sect_carry__0_0\(11),
      O => \sect_cnt_reg[10]\(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(7),
      I1 => \last_sect_carry__0_0\(7),
      I2 => \last_sect_carry__0\(6),
      I3 => \last_sect_carry__0_0\(6),
      I4 => \last_sect_carry__0\(8),
      I5 => \last_sect_carry__0_0\(8),
      O => \sect_cnt_reg[10]\(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(4),
      I1 => \last_sect_carry__0_0\(4),
      I2 => \last_sect_carry__0\(3),
      I3 => \last_sect_carry__0_0\(3),
      I4 => \last_sect_carry__0\(5),
      I5 => \last_sect_carry__0_0\(5),
      O => \sect_cnt_reg[10]\(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(1),
      I1 => \last_sect_carry__0_0\(1),
      I2 => \last_sect_carry__0\(0),
      I3 => \last_sect_carry__0_0\(0),
      I4 => \last_sect_carry__0\(2),
      I5 => \last_sect_carry__0_0\(2),
      O => \sect_cnt_reg[10]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(30),
      Q => \mem_reg[4][30]_srl5_n_2\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(31),
      Q => \mem_reg[4][31]_srl5_n_2\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_2\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(32),
      Q => \mem_reg[4][37]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(32),
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(32),
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(35),
      O => S(2)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(34),
      O => S(1)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(33),
      O => S(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => \q_reg[0]_0\,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => \q_reg[0]_0\,
      I5 => push,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => \q_reg[0]_0\,
      I5 => push,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ARESET
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^q_reg[39]_0\(0),
      R => ARESET
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q_reg[39]_0\(10),
      R => ARESET
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q_reg[39]_0\(11),
      R => ARESET
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^q_reg[39]_0\(12),
      R => ARESET
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^q_reg[39]_0\(13),
      R => ARESET
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^q_reg[39]_0\(14),
      R => ARESET
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^q_reg[39]_0\(15),
      R => ARESET
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^q_reg[39]_0\(16),
      R => ARESET
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^q_reg[39]_0\(17),
      R => ARESET
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^q_reg[39]_0\(18),
      R => ARESET
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^q_reg[39]_0\(19),
      R => ARESET
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q_reg[39]_0\(1),
      R => ARESET
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^q_reg[39]_0\(20),
      R => ARESET
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^q_reg[39]_0\(21),
      R => ARESET
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^q_reg[39]_0\(22),
      R => ARESET
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^q_reg[39]_0\(23),
      R => ARESET
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^q_reg[39]_0\(24),
      R => ARESET
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^q_reg[39]_0\(25),
      R => ARESET
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^q_reg[39]_0\(26),
      R => ARESET
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^q_reg[39]_0\(27),
      R => ARESET
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^q_reg[39]_0\(28),
      R => ARESET
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^q_reg[39]_0\(29),
      R => ARESET
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q_reg[39]_0\(2),
      R => ARESET
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][30]_srl5_n_2\,
      Q => \^q_reg[39]_0\(30),
      R => ARESET
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][31]_srl5_n_2\,
      Q => \^q_reg[39]_0\(31),
      R => ARESET
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][32]_srl5_n_2\,
      Q => \^q_reg[39]_0\(32),
      R => ARESET
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][37]_srl5_n_2\,
      Q => \^q_reg[39]_0\(33),
      R => ARESET
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^q_reg[39]_0\(34),
      R => ARESET
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^q_reg[39]_0\(35),
      R => ARESET
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q_reg[39]_0\(3),
      R => ARESET
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^q_reg[39]_0\(4),
      R => ARESET
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^q_reg[39]_0\(5),
      R => ARESET
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^q_reg[39]_0\(6),
      R => ARESET
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^q_reg[39]_0\(7),
      R => ARESET
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^q_reg[39]_0\(8),
      R => ARESET
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^q_reg[39]_0\(9),
      R => ARESET
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0054"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => fifo_rreq_valid_buf_reg,
      I3 => \align_len_reg[4]\,
      I4 => p_27_in,
      O => invalid_len_event_reg(0)
    );
\start_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \align_len_reg[4]\,
      I2 => p_27_in,
      I3 => CO(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1\ is
  port (
    burst_valid : out STD_LOGIC;
    invalid_len_event_2_reg : out STD_LOGIC;
    wrreq79_out : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_3 : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_87_in : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    p_67_in : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[2]\ : out STD_LOGIC;
    wreq_handling_reg_0 : out STD_LOGIC;
    wreq_handling_reg_1 : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_2\ : out STD_LOGIC;
    empty_n_tmp_reg_0 : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    ap_rst_n_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    empty_n_tmp_reg_1 : out STD_LOGIC;
    empty_n_tmp_reg_2 : out STD_LOGIC;
    empty_n_tmp_reg_3 : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    \end_addr_buf_reg[0]\ : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_IMG_BUS_AWREADY : in STD_LOGIC;
    req_en : in STD_LOGIC;
    \bus_wide_gen.data_strb_gen[1].strb_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wreq_handling_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_1\ : in STD_LOGIC;
    full_n0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus_wide_gen.pad_oh_reg_reg[3]\ : in STD_LOGIC;
    m_axi_IMG_BUS_WREADY : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_valid : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]_0\ : in STD_LOGIC;
    \q_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wreq_handling_reg_3 : in STD_LOGIC;
    m_axi_IMG_BUS_WLAST : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1\ : entity is "comp_d_map_IMG_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.WLAST_Dummy_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.WLAST_Dummy_i_5_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.wvalid_dummy_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.wvalid_dummy_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.wvalid_dummy_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_strb_gen[1].data_buf[7]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[2].data_buf[15]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[3].data_buf[23]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_5_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_7_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_4_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[2]\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \data_vld_i_1__2_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal empty_n_tmp_i_1_n_2 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_tmp_i_1__1_n_2\ : STD_LOGIC;
  signal full_n_tmp_i_2_n_2 : STD_LOGIC;
  signal head_pads : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \last_pad__0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_67_in\ : STD_LOGIC;
  signal p_68_in : STD_LOGIC;
  signal \^p_87_in\ : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[3]\ : STD_LOGIC;
  signal \q_reg_n_2_[8]\ : STD_LOGIC;
  signal \q_reg_n_2_[9]\ : STD_LOGIC;
  signal \ready_for_data__0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  signal \^wrreq79_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_4\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[1].data_buf[7]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[2].data_buf[15]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[3].data_buf[23]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[3].data_buf[23]_i_4\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_4\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \empty_n_tmp_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \full_n_tmp_i_1__1\ : label is "soft_lutpair273";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair280";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair280";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair276";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair272";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.WVALID_Dummy_reg\(0) <= \^bus_wide_gen.wvalid_dummy_reg\(0);
  \bus_wide_gen.WVALID_Dummy_reg_0\(0) <= \^bus_wide_gen.wvalid_dummy_reg_0\(0);
  \bus_wide_gen.WVALID_Dummy_reg_1\(0) <= \^bus_wide_gen.wvalid_dummy_reg_1\(0);
  \could_multi_bursts.loop_cnt_reg[2]\ <= \^could_multi_bursts.loop_cnt_reg[2]\;
  p_67_in <= \^p_67_in\;
  p_87_in <= \^p_87_in\;
  \q_reg[11]_0\(0) <= \^q_reg[11]_0\(0);
  \q_reg[8]_0\(0) <= \^q_reg[8]_0\(0);
  \q_reg[9]_0\(0) <= \^q_reg[9]_0\(0);
  \sect_len_buf_reg[3]\(3 downto 0) <= \^sect_len_buf_reg[3]\(3 downto 0);
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
  wrreq79_out <= \^wrreq79_out\;
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => \^p_87_in\,
      I2 => CO(0),
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg(0)
    );
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => p_68_in,
      I1 => \^p_67_in\,
      I2 => \ready_for_data__0\,
      I3 => data_valid,
      I4 => \^burst_valid\,
      I5 => m_axi_IMG_BUS_WLAST,
      O => dout_valid_reg
    );
\bus_wide_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I1 => \^burst_valid\,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I3 => \bus_wide_gen.WLAST_Dummy_i_4_n_2\,
      I4 => \bus_wide_gen.WLAST_Dummy_i_5_n_2\,
      O => p_68_in
    );
\bus_wide_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_IMG_BUS_WREADY,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      O => \ready_for_data__0\
    );
\bus_wide_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I1 => \q_reg_n_2_[2]\,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I3 => \q_reg_n_2_[1]\,
      O => \bus_wide_gen.WLAST_Dummy_i_4_n_2\
    );
\bus_wide_gen.WLAST_Dummy_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[3]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I2 => \q_reg_n_2_[0]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I5 => \bus_wide_gen.len_cnt_reg[7]\(5),
      O => \bus_wide_gen.WLAST_Dummy_i_5_n_2\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^p_67_in\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I2 => m_axi_IMG_BUS_WREADY,
      O => \bus_wide_gen.WVALID_Dummy_reg_2\
    );
\bus_wide_gen.data_strb_gen[1].data_buf[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_2\,
      I1 => \q_reg_n_2_[8]\,
      I2 => \q_reg_n_2_[9]\,
      I3 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3_n_2\,
      O => \^sr\(0)
    );
\bus_wide_gen.data_strb_gen[1].data_buf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[1].data_buf[7]_i_3_n_2\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I2 => m_axi_IMG_BUS_WREADY,
      O => \^e\(0)
    );
\bus_wide_gen.data_strb_gen[1].data_buf[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000F000F000F000"
    )
        port map (
      I0 => head_pads(1),
      I1 => head_pads(0),
      I2 => \bus_wide_gen.first_pad_reg\,
      I3 => data_valid,
      I4 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8_n_2\,
      I5 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9_n_2\,
      O => \bus_wide_gen.data_strb_gen[1].data_buf[7]_i_3_n_2\
    );
\bus_wide_gen.data_strb_gen[1].strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.data_strb_gen[1].strb_buf_reg[0]\(0),
      I2 => \^e\(0),
      I3 => m_axi_IMG_BUS_WSTRB(0),
      I4 => \^sr\(0),
      O => ap_rst_n_0
    );
\bus_wide_gen.data_strb_gen[2].data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90FFFF90909090"
    )
        port map (
      I0 => \q_reg_n_2_[9]\,
      I1 => \q_reg_n_2_[8]\,
      I2 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_2\,
      I3 => head_pads(1),
      I4 => head_pads(0),
      I5 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3_n_2\,
      O => \^q_reg[9]_0\(0)
    );
\bus_wide_gen.data_strb_gen[2].data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => p_0_in40_in,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I2 => m_axi_IMG_BUS_WREADY,
      O => \^bus_wide_gen.wvalid_dummy_reg\(0)
    );
\bus_wide_gen.data_strb_gen[2].data_buf[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000CCCC80000000"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[2].data_buf[15]_i_4_n_2\,
      I1 => data_valid,
      I2 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8_n_2\,
      I3 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9_n_2\,
      I4 => \bus_wide_gen.first_pad_reg\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => p_0_in40_in
    );
\bus_wide_gen.data_strb_gen[2].data_buf[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => head_pads(0),
      I1 => head_pads(1),
      O => \bus_wide_gen.data_strb_gen[2].data_buf[15]_i_4_n_2\
    );
\bus_wide_gen.data_strb_gen[2].strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.data_strb_gen[1].strb_buf_reg[0]\(0),
      I2 => \^bus_wide_gen.wvalid_dummy_reg\(0),
      I3 => m_axi_IMG_BUS_WSTRB(1),
      I4 => \^q_reg[9]_0\(0),
      O => ap_rst_n_1
    );
\bus_wide_gen.data_strb_gen[3].data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0B0FFB0B0B0B0"
    )
        port map (
      I0 => \q_reg_n_2_[8]\,
      I1 => \q_reg_n_2_[9]\,
      I2 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_2\,
      I3 => head_pads(0),
      I4 => head_pads(1),
      I5 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3_n_2\,
      O => \^q_reg[8]_0\(0)
    );
\bus_wide_gen.data_strb_gen[3].data_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => p_0_in36_in,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I2 => m_axi_IMG_BUS_WREADY,
      O => \^bus_wide_gen.wvalid_dummy_reg_0\(0)
    );
\bus_wide_gen.data_strb_gen[3].data_buf[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000CCCC80000000"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[3].data_buf[23]_i_4_n_2\,
      I1 => data_valid,
      I2 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8_n_2\,
      I3 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9_n_2\,
      I4 => \bus_wide_gen.first_pad_reg\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]\,
      O => p_0_in36_in
    );
\bus_wide_gen.data_strb_gen[3].data_buf[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => head_pads(1),
      I1 => head_pads(0),
      O => \bus_wide_gen.data_strb_gen[3].data_buf[23]_i_4_n_2\
    );
\bus_wide_gen.data_strb_gen[3].strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.data_strb_gen[1].strb_buf_reg[0]\(0),
      I2 => \^bus_wide_gen.wvalid_dummy_reg_0\(0),
      I3 => m_axi_IMG_BUS_WSTRB(2),
      I4 => \^q_reg[8]_0\(0),
      O => ap_rst_n_2
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3_n_2\,
      I1 => head_pads(1),
      I2 => head_pads(0),
      I3 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_2\,
      O => \^q_reg[11]_0\(0)
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_5_n_2\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I2 => m_axi_IMG_BUS_WREADY,
      O => \^bus_wide_gen.wvalid_dummy_reg_1\(0)
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => head_pads(1),
      I1 => head_pads(0),
      I2 => p_91_in,
      I3 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I4 => m_axi_IMG_BUS_WREADY,
      O => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_3_n_2\
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
        port map (
      I0 => \q_reg_n_2_[9]\,
      I1 => \q_reg_n_2_[8]\,
      I2 => p_68_in,
      I3 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I4 => m_axi_IMG_BUS_WREADY,
      O => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_2\
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000CCCC80000000"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_7_n_2\,
      I1 => data_valid,
      I2 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8_n_2\,
      I3 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9_n_2\,
      I4 => \bus_wide_gen.first_pad_reg\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]_0\,
      O => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_5_n_2\
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(2),
      O => p_91_in
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_pads(0),
      I1 => head_pads(1),
      O => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_7_n_2\
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I5 => \^burst_valid\,
      O => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_8_n_2\
    );
\bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(0),
      O => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_9_n_2\
    );
\bus_wide_gen.data_strb_gen[4].strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.data_strb_gen[1].strb_buf_reg[0]\(0),
      I2 => \^bus_wide_gen.wvalid_dummy_reg_1\(0),
      I3 => m_axi_IMG_BUS_WSTRB(3),
      I4 => \^q_reg[11]_0\(0),
      O => ap_rst_n_3
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => \last_pad__0\,
      I1 => \^burst_valid\,
      I2 => data_valid,
      I3 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I4 => m_axi_IMG_BUS_WREADY,
      I5 => \bus_wide_gen.first_pad_reg\,
      O => empty_n_tmp_reg_0
    );
\bus_wide_gen.first_pad_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8FFFFFF400000"
    )
        port map (
      I0 => \q_reg_n_2_[9]\,
      I1 => \q_reg_n_2_[8]\,
      I2 => p_0_in40_in,
      I3 => \bus_wide_gen.first_pad_i_3_n_2\,
      I4 => p_68_in,
      I5 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_5_n_2\,
      O => \last_pad__0\
    );
\bus_wide_gen.first_pad_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => p_0_in36_in,
      I1 => \bus_wide_gen.data_strb_gen[1].data_buf[7]_i_3_n_2\,
      I2 => \q_reg_n_2_[8]\,
      I3 => \q_reg_n_2_[9]\,
      O => \bus_wide_gen.first_pad_i_3_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => p_68_in,
      I1 => \^p_67_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_6(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A0000008A00"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => m_axi_IMG_BUS_WREADY,
      I2 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I3 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_5_n_2\,
      I4 => p_68_in,
      I5 => \bus_wide_gen.len_cnt[7]_i_4_n_2\,
      O => \^p_67_in\
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_0_in40_in,
      I1 => \bus_wide_gen.data_strb_gen[4].data_buf[31]_i_5_n_2\,
      I2 => \q_reg_n_2_[9]\,
      I3 => \q_reg_n_2_[8]\,
      I4 => \bus_wide_gen.data_strb_gen[1].data_buf[7]_i_3_n_2\,
      I5 => p_0_in36_in,
      O => \bus_wide_gen.len_cnt[7]_i_4_n_2\
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => \bus_wide_gen.data_strb_gen[1].data_buf[7]_i_3_n_2\,
      I1 => \^burst_valid\,
      I2 => data_valid,
      I3 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I4 => m_axi_IMG_BUS_WREADY,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => empty_n_tmp_reg_3
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => p_0_in40_in,
      I1 => \^burst_valid\,
      I2 => data_valid,
      I3 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I4 => m_axi_IMG_BUS_WREADY,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]\,
      O => empty_n_tmp_reg_2
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => p_0_in36_in,
      I1 => \^burst_valid\,
      I2 => data_valid,
      I3 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I4 => m_axi_IMG_BUS_WREADY,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]_0\,
      O => empty_n_tmp_reg_1
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400404040"
    )
        port map (
      I0 => \in\(0),
      I1 => ap_rst_n,
      I2 => AWVALID_Dummy,
      I3 => m_axi_IMG_BUS_AWREADY,
      I4 => req_en,
      I5 => \^wrreq79_out\,
      O => invalid_len_event_2_reg
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080808080808"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\,
      I2 => AWVALID_Dummy,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\,
      I4 => \could_multi_bursts.loop_cnt_reg[5]_1\,
      I5 => m_axi_IMG_BUS_AWREADY,
      O => \^wrreq79_out\
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => full_n0_in,
      O => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\(2),
      I1 => \could_multi_bursts.awlen_buf_reg[3]\(3),
      I2 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I3 => \could_multi_bursts.awlen_buf_reg[3]\(1),
      I4 => \could_multi_bursts.awlen_buf_reg[3]\(5),
      I5 => \could_multi_bursts.awlen_buf_reg[3]\(4),
      O => \^could_multi_bursts.loop_cnt_reg[2]\
    );
\could_multi_bursts.awlen_buf[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => Q(0),
      O => \^sect_len_buf_reg[3]\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => Q(1),
      O => \^sect_len_buf_reg[3]\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => Q(2),
      O => \^sect_len_buf_reg[3]\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => Q(3),
      O => \^sect_len_buf_reg[3]\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => \could_multi_bursts.awlen_buf_reg[3]\(4),
      I2 => Q(7),
      I3 => \could_multi_bursts.awlen_buf_reg[3]\(3),
      I4 => \could_multi_bursts.awlen_buf_reg[3]\(5),
      I5 => Q(9),
      O => \^sect_len_buf_reg[8]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => \could_multi_bursts.awlen_buf_reg[3]\(1),
      I2 => Q(4),
      I3 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I4 => \could_multi_bursts.awlen_buf_reg[3]\(2),
      I5 => Q(6),
      O => \^sect_len_buf_reg[5]\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_87_in\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_87_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_4(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.loop_cnt_reg[5]\,
      I3 => \^wrreq79_out\,
      I4 => wreq_handling_reg_2,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => p_11_in,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__2_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_2\,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
empty_n_tmp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^p_67_in\,
      I1 => p_68_in,
      I2 => \^burst_valid\,
      O => empty_n_tmp_i_1_n_2
    );
\empty_n_tmp_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => \^p_87_in\,
      I2 => CO(0),
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg_0
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => data_vld_reg_n_2,
      Q => \^burst_valid\,
      R => ARESET
    );
\full_n_tmp_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_tmp_i_2_n_2,
      I2 => p_11_in,
      I3 => fifo_burst_ready,
      O => \full_n_tmp_i_1__1_n_2\
    );
full_n_tmp_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => push,
      O => full_n_tmp_i_2_n_2
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__1_n_2\,
      Q => fifo_burst_ready,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \in\(0),
      I1 => fifo_burst_ready,
      I2 => \^wrreq79_out\,
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => data(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_1\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => data(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => data(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_1\(1),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => data(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => data(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \sect_end_buf_reg[0]\,
      O => data(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => data(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \sect_end_buf_reg[1]\,
      O => data(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C7C7C738383808"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => push,
      I2 => p_11_in,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CC2CCCCCCC2CC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => p_11_in,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AA8AAAAAAA8AA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => p_11_in,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA00AA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_2\,
      I2 => \ready_for_data__0\,
      I3 => \^burst_valid\,
      I4 => p_68_in,
      O => p_11_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ARESET
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \q_reg_n_2_[0]\,
      R => ARESET
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => head_pads(0),
      R => ARESET
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => head_pads(1),
      R => ARESET
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \q_reg_n_2_[1]\,
      R => ARESET
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \q_reg_n_2_[2]\,
      R => ARESET
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \q_reg_n_2_[3]\,
      R => ARESET
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \q_reg_n_2_[8]\,
      R => ARESET
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \q_reg_n_2_[9]\,
      R => ARESET
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^p_87_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_5(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\(0),
      I1 => CO(0),
      I2 => \^p_87_in\,
      I3 => \sect_end_buf_reg[0]\,
      O => \end_addr_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\(1),
      I1 => CO(0),
      I2 => \^p_87_in\,
      I3 => \sect_end_buf_reg[1]\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \^wrreq79_out\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]\,
      I4 => wreq_handling_reg_2,
      O => \^p_87_in\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => \^p_87_in\,
      I2 => CO(0),
      I3 => wreq_handling_reg_3,
      O => wreq_handling_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1_0\ is
  port (
    full_n0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    p_27_in : out STD_LOGIC;
    wrreq : out STD_LOGIC;
    last_split : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_8_out__0\ : out STD_LOGIC;
    \q_reg[11]_1\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[2]\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    fifo_rreq_valid_buf_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[11]_2\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    \end_addr_buf_reg[0]\ : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    plusOp : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_1 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    m_axi_IMG_BUS_ARREADY : in STD_LOGIC;
    \ready_for_data__0\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.data_buf_reg[17]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[18]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[19]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[20]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[21]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[22]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : in STD_LOGIC;
    \q_reg[11]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    s_ready : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \sect_addr_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.data_buf_reg[14]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[9]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC;
    SHIFT_RIGHT0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1_0\ : entity is "comp_d_map_IMG_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1_0\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1_0\ is
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_5_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_6_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[2]\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal first_split : STD_LOGIC;
  signal \^full_n0_in\ : STD_LOGIC;
  signal \full_n_tmp_i_1__5_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__3_n_2\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_beat__0\ : STD_LOGIC;
  signal \^last_split\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_i_1__0_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_i_1__0_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_i_1__0_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_i_1__0_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \next_split__0\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_27_in\ : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal \^p_8_out__0\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \q[11]_i_1_n_2\ : STD_LOGIC;
  signal \q[11]_i_3_n_2\ : STD_LOGIC;
  signal \q[11]_i_4_n_2\ : STD_LOGIC;
  signal \^q_reg[11]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[3]\ : STD_LOGIC;
  signal \split_cnt__5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tail_split : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wrreq\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__1\ : label is "soft_lutpair161";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1__0\ : label is "soft_lutpair180";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1__0\ : label is "soft_lutpair180";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair178";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \pout[2]_i_2__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__2\ : label is "soft_lutpair161";
begin
  \could_multi_bursts.loop_cnt_reg[2]\ <= \^could_multi_bursts.loop_cnt_reg[2]\;
  full_n0_in <= \^full_n0_in\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  last_split <= \^last_split\;
  next_rreq <= \^next_rreq\;
  p_27_in <= \^p_27_in\;
  \p_8_out__0\ <= \^p_8_out__0\;
  \q_reg[11]_0\(1 downto 0) <= \^q_reg[11]_0\(1 downto 0);
  wrreq <= \^wrreq\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(0),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(0),
      I5 => SHIFT_RIGHT0_in(0),
      O => \bus_wide_gen.data_buf_reg[31]\(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[10]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(10),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(10),
      O => \bus_wide_gen.data_buf_reg[31]\(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[11]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(11),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(11),
      O => \bus_wide_gen.data_buf_reg[31]\(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[12]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(12),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(12),
      O => \bus_wide_gen.data_buf_reg[31]\(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[13]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(13),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(13),
      O => \bus_wide_gen.data_buf_reg[31]\(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[14]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(14),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(14),
      O => \bus_wide_gen.data_buf_reg[31]\(14)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(15),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(15),
      O => \bus_wide_gen.data_buf_reg[31]\(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044007400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_5_n_2\,
      I1 => p_37_in,
      I2 => beat_valid,
      I3 => \ready_for_data__0\,
      I4 => \split_cnt__5\(1),
      I5 => \split_cnt__5\(0),
      O => first_split
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ready_for_data__0\,
      I1 => \bus_wide_gen.data_buf[15]_i_5_n_2\,
      I2 => p_37_in,
      O => \^p_8_out__0\
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DB07DBE7DBE7DBE"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \^q_reg[11]_0\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[0]\,
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_2\,
      O => \bus_wide_gen.data_buf[15]_i_5_n_2\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[16]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(16),
      I4 => \bus_wide_gen.data_buf_reg[23]\(24),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(16)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[17]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(17),
      I4 => \bus_wide_gen.data_buf_reg[23]\(25),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(17)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[18]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(18),
      I4 => \bus_wide_gen.data_buf_reg[23]\(26),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(18)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[19]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(19),
      I4 => \bus_wide_gen.data_buf_reg[23]\(27),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(19)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(1),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(1),
      I5 => SHIFT_RIGHT0_in(1),
      O => \bus_wide_gen.data_buf_reg[31]\(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[20]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(20),
      I4 => \bus_wide_gen.data_buf_reg[23]\(28),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(20)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[21]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(21),
      I4 => \bus_wide_gen.data_buf_reg[23]\(29),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(21)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[22]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(22),
      I4 => \bus_wide_gen.data_buf_reg[23]\(30),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(22)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I1 => \next_split__0\,
      O => \q_reg[11]_1\
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]_0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf_reg[23]\(23),
      I4 => \bus_wide_gen.data_buf_reg[23]\(31),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_2\,
      O => \bus_wide_gen.data_buf_reg[31]\(23)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_8_out__0\,
      I1 => first_split,
      O => \bus_wide_gen.data_buf[23]_i_3_n_2\
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DF0FF7000000000"
    )
        port map (
      I0 => p_37_in,
      I1 => \^q_reg[11]_0\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^q_reg[11]_0\(0),
      I5 => \ready_for_data__0\,
      O => \next_split__0\
    );
\bus_wide_gen.data_buf[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \^q_reg[11]_0\(1),
      I2 => \^p_8_out__0\,
      I3 => first_split,
      O => \bus_wide_gen.data_buf[23]_i_5_n_2\
    );
\bus_wide_gen.data_buf[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \^p_8_out__0\,
      I2 => \^q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[23]_i_6_n_2\
    );
\bus_wide_gen.data_buf[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => p_37_in
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(2),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(2),
      I5 => SHIFT_RIGHT0_in(2),
      O => \bus_wide_gen.data_buf_reg[31]\(2)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \next_split__0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_2\,
      O => \q_reg[11]_2\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(3),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(3),
      I5 => SHIFT_RIGHT0_in(3),
      O => \bus_wide_gen.data_buf_reg[31]\(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(4),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(4),
      I5 => SHIFT_RIGHT0_in(4),
      O => \bus_wide_gen.data_buf_reg[31]\(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(5),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(5),
      I5 => SHIFT_RIGHT0_in(5),
      O => \bus_wide_gen.data_buf_reg[31]\(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(6),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(6),
      I5 => SHIFT_RIGHT0_in(6),
      O => \bus_wide_gen.data_buf_reg[31]\(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(7),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I4 => \bus_wide_gen.data_buf_reg[23]\(7),
      I5 => SHIFT_RIGHT0_in(7),
      O => \bus_wide_gen.data_buf_reg[31]\(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[8]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(8),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(8),
      O => \bus_wide_gen.data_buf_reg[31]\(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => first_split,
      I1 => \^p_8_out__0\,
      I2 => \bus_wide_gen.data_buf_reg[9]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(9),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(9),
      O => \bus_wide_gen.data_buf_reg[31]\(9)
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \last_beat__0\,
      I1 => \^last_split\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C408000044008008"
    )
        port map (
      I0 => \last_beat__0\,
      I1 => \ready_for_data__0\,
      I2 => tail_split(0),
      I3 => \split_cnt__5\(0),
      I4 => \split_cnt__5\(1),
      I5 => tail_split(1),
      O => \^last_split\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \next_split__0\,
      I1 => s_ready,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => first_split,
      O => s_ready_t_reg
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I2 => \split_cnt__5\(0),
      I3 => ap_rst_n,
      I4 => \^last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I2 => \split_cnt__5\(1),
      I3 => \split_cnt__5\(0),
      I4 => ap_rst_n,
      I5 => \^last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => first_split,
      I1 => \next_split__0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCCCC"
    )
        port map (
      I0 => \^q_reg[11]_0\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_2\,
      O => \split_cnt__5\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0F0"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_2\,
      O => \split_cnt__5\(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.split_cnt_buf[1]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^full_n0_in\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\,
      I4 => m_axi_IMG_BUS_ARREADY,
      O => \^wrreq\
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\(2),
      I1 => \could_multi_bursts.sect_handling_reg_1\(3),
      I2 => \could_multi_bursts.sect_handling_reg_1\(0),
      I3 => \could_multi_bursts.sect_handling_reg_1\(1),
      I4 => \could_multi_bursts.sect_handling_reg_1\(5),
      I5 => \could_multi_bursts.sect_handling_reg_1\(4),
      O => \^could_multi_bursts.loop_cnt_reg[2]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\(8),
      I1 => \could_multi_bursts.sect_handling_reg_1\(4),
      I2 => \could_multi_bursts.sect_handling_reg_0\(7),
      I3 => \could_multi_bursts.sect_handling_reg_1\(3),
      I4 => \could_multi_bursts.sect_handling_reg_1\(5),
      I5 => \could_multi_bursts.sect_handling_reg_0\(9),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_2\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\(5),
      I1 => \could_multi_bursts.sect_handling_reg_1\(1),
      I2 => \could_multi_bursts.sect_handling_reg_0\(4),
      I3 => \could_multi_bursts.sect_handling_reg_1\(0),
      I4 => \could_multi_bursts.sect_handling_reg_1\(2),
      I5 => \could_multi_bursts.sect_handling_reg_0\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_2\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_27_in\,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \could_multi_bursts.loop_cnt_reg[5]\,
      I3 => \^wrreq\,
      I4 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => p_11_in,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__5_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_2\,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
\empty_n_tmp_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_27_in\,
      I2 => CO(0),
      I3 => invalid_len_event,
      I4 => fifo_rreq_valid,
      O => rreq_handling_reg
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => data_vld_reg_n_2,
      Q => burst_valid,
      R => ARESET
    );
\full_n_tmp_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_tmp_i_2__3_n_2\,
      I2 => p_11_in,
      I3 => \^full_n0_in\,
      O => \full_n_tmp_i_1__5_n_2\
    );
\full_n_tmp_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \^wrreq\,
      I5 => \^full_n0_in\,
      O => \full_n_tmp_i_2__3_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__5_n_2\,
      Q => \^full_n0_in\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[4][10]_srl5_i_1__0_n_2\,
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][10]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_3\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \mem_reg[4][10]_srl5_i_1__0_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[4][11]_srl5_i_1__0_n_2\,
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][11]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_3\(1),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \mem_reg[4][11]_srl5_i_1__0_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[4][8]_srl5_i_1__0_n_2\,
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_end_buf_reg[0]\,
      O => \mem_reg[4][8]_srl5_i_1__0_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[4][9]_srl5_i_1__0_n_2\,
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_end_buf_reg[1]\,
      O => \mem_reg[4][9]_srl5_i_1__0_n_2\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C7C7C738383808"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => push,
      I2 => p_11_in,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CC2CCCCCCC2CC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => p_11_in,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AA8AAAAAAA8AA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => p_11_in,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \pout[2]_i_1__0_n_2\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \last_beat__0\,
      I2 => \^last_split\,
      I3 => burst_valid,
      O => p_11_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ARESET
    );
\q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => burst_valid,
      I1 => \^last_split\,
      I2 => \last_beat__0\,
      O => \q[11]_i_1_n_2\
    );
\q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => burst_valid,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => \q[11]_i_3_n_2\,
      I5 => \q[11]_i_4_n_2\,
      O => \last_beat__0\
    );
\q[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I1 => \q_reg_n_2_[2]\,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I3 => \q_reg_n_2_[1]\,
      O => \q[11]_i_3_n_2\
    );
\q[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[3]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I2 => \q_reg_n_2_[0]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I5 => \bus_wide_gen.len_cnt_reg[7]\(5),
      O => \q[11]_i_4_n_2\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \q_reg_n_2_[0]\,
      R => ARESET
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q_reg[11]_0\(0),
      R => ARESET
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q_reg[11]_0\(1),
      R => ARESET
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \q_reg_n_2_[1]\,
      R => ARESET
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \q_reg_n_2_[2]\,
      R => ARESET
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \q_reg_n_2_[3]\,
      R => ARESET
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => tail_split(0),
      R => ARESET
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[11]_i_1_n_2\,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => tail_split(1),
      R => ARESET
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F700F0"
    )
        port map (
      I0 => \^p_27_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_1,
      I3 => invalid_len_event,
      I4 => rreq_handling_reg_0,
      O => fifo_rreq_valid_buf_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[0]\(0),
      I1 => \^p_27_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => plusOp(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => plusOp(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => plusOp(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => plusOp(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => plusOp(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => plusOp(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => plusOp(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => plusOp(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => plusOp(17),
      O => D(18)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => plusOp(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => plusOp(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => plusOp(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => plusOp(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => plusOp(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => plusOp(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => plusOp(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => plusOp(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => plusOp(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => plusOp(8),
      O => D(9)
    );
\sect_end_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\(0),
      I1 => CO(0),
      I2 => \^p_27_in\,
      I3 => \sect_end_buf_reg[0]\,
      O => \end_addr_buf_reg[0]\
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\(1),
      I1 => CO(0),
      I2 => \^p_27_in\,
      I3 => \sect_end_buf_reg[1]\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \^wrreq\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]\,
      I4 => rreq_handling_reg_0,
      O => \^p_27_in\
    );
\start_addr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5D5D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_27_in\,
      I2 => CO(0),
      I3 => rreq_handling_reg_1,
      I4 => fifo_rreq_valid,
      I5 => invalid_len_event,
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3\ is
  port (
    full_n0_in : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    wrreq79_out : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_IMG_BUS_BVALID : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[1]_1\ : in STD_LOGIC;
    \q_reg[1]_2\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3\ : entity is "comp_d_map_IMG_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3\ is
  signal aw2b_awdata1 : STD_LOGIC;
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld1__0\ : STD_LOGIC;
  signal \data_vld_i_1__0_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__4_n_2\ : STD_LOGIC;
  signal \^full_n0_in\ : STD_LOGIC;
  signal \full_n_tmp_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__2_n_2\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_2\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_2\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal pout19_out : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push_0 : STD_LOGIC;
  signal \q[1]_i_1_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_tmp_i_2__2\ : label is "soft_lutpair283";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "U0/\comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair281";
begin
  full_n0_in <= \^full_n0_in\;
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4C444C444C44"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => data_vld_reg_n_2,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => wrreq79_out,
      I5 => \^full_n0_in\,
      O => \data_vld_i_1__0_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_2\,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
\empty_n_tmp_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_tmp_i_1__4_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__4_n_2\,
      Q => need_wrsp,
      R => ARESET
    );
\full_n_tmp_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_11_in,
      I2 => \full_n_tmp_i_2__2_n_2\,
      I3 => wrreq79_out,
      I4 => \^full_n0_in\,
      O => \full_n_tmp_i_1__0_n_2\
    );
\full_n_tmp_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_tmp_i_2__2_n_2\
    );
full_n_tmp_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => next_resp_reg,
      I3 => aw2b_bdata(0),
      I4 => aw2b_bdata(1),
      O => push
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__0_n_2\,
      Q => \^full_n0_in\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_2\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n0_in\,
      I1 => wrreq79_out,
      O => push_0
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => aw2b_awdata1,
      Q => \mem_reg[14][1]_srl15_n_2\
    );
\mem_reg[14][1]_srl15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \q_reg[1]_1\,
      I2 => \q_reg[1]_2\,
      O => aw2b_awdata1
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => aw2b_bdata(0),
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => m_axi_IMG_BUS_BVALID,
      I4 => next_resp_reg,
      O => next_resp0
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F078F00F0F870F"
    )
        port map (
      I0 => \^full_n0_in\,
      I1 => wrreq79_out,
      I2 => \pout_reg__0\(0),
      I3 => need_wrsp,
      I4 => next_resp,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__2_n_2\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^full_n0_in\,
      I1 => wrreq79_out,
      I2 => p_11_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__1_n_2\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      O => p_11_in
    );
\pout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515C01500000000"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => \^full_n0_in\,
      I2 => wrreq79_out,
      I3 => need_wrsp,
      I4 => next_resp,
      I5 => data_vld_reg_n_2,
      O => \pout[3]_i_1_n_2\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout19_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_2\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \data_vld1__0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => wrreq79_out,
      I4 => \^full_n0_in\,
      O => pout19_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg__0\(0),
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[1]_i_1__2_n_2\,
      Q => \pout_reg__0\(1),
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[2]_i_1__1_n_2\,
      Q => \pout_reg__0\(2),
      R => ARESET
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[3]_i_2_n_2\,
      Q => \pout_reg__0\(3),
      R => ARESET
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => \q[1]_i_1_n_2\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1_n_2\,
      D => \mem_reg[14][0]_srl15_n_2\,
      Q => aw2b_bdata(0),
      R => ARESET
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1_n_2\,
      D => \mem_reg[14][1]_srl15_n_2\,
      Q => aw2b_bdata(1),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3_1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    push : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    wrreq : in STD_LOGIC;
    last_split : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_IMG_BUS_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_1\ : in STD_LOGIC;
    full_n0_in : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf[1]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3_1\ : entity is "comp_d_map_IMG_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3_1\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3_1\ is
  signal \data_vld1__3\ : STD_LOGIC;
  signal \data_vld_i_1__4_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__3_n_2\ : STD_LOGIC;
  signal empty_n_tmp_reg_n_2 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_tmp_i_1__4_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__5_n_2\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal pout19_out : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.ARVALID_Dummy_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \empty_n_tmp_i_1__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \full_n_tmp_i_2__5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair181";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  push <= \^push\;
\bus_wide_gen.split_cnt_buf[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_3\(1),
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_3\(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_3\(3),
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_3\(2),
      O => \bus_wide_gen.len_cnt_reg[1]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000EAAA"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => \^fifo_rctl_ready\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I3 => full_n0_in,
      I4 => m_axi_IMG_BUS_ARREADY,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => \data_vld1__3\,
      I1 => p_11_in,
      I2 => wrreq,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_2,
      O => \data_vld_i_1__4_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_2\,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
\empty_n_tmp_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => empty_n_tmp_reg_n_2,
      I1 => last_split,
      I2 => Q(0),
      I3 => beat_valid,
      I4 => data_vld_reg_n_2,
      O => \empty_n_tmp_i_1__3_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__3_n_2\,
      Q => empty_n_tmp_reg_n_2,
      R => ARESET
    );
\full_n_tmp_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => wrreq,
      I3 => \full_n_tmp_i_2__5_n_2\,
      I4 => p_11_in,
      O => \full_n_tmp_i_1__4_n_2\
    );
\full_n_tmp_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_tmp_i_2__5_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__4_n_2\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_IMG_BUS_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \^fifo_rctl_ready\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I4 => full_n0_in,
      O => \^push\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => p_11_in,
      I2 => wrreq,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \^push\,
      I2 => p_11_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1_n_2\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => \data_vld1__3\,
      I1 => p_11_in,
      I2 => wrreq,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_2,
      O => \pout[3]_i_1__0_n_2\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout19_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_2\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \data_vld1__3\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => beat_valid,
      I2 => Q(0),
      I3 => last_split,
      I4 => empty_n_tmp_reg_n_2,
      O => p_11_in
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888800000000"
    )
        port map (
      I0 => \^push\,
      I1 => empty_n_tmp_reg_n_2,
      I2 => last_split,
      I3 => Q(0),
      I4 => beat_valid,
      I5 => data_vld_reg_n_2,
      O => pout19_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg__0\(0),
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg__0\(1),
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg__0\(2),
      R => ARESET
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[3]_i_2__0_n_2\,
      Q => \pout_reg__0\(3),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized5\ is
  port (
    full_n_tmp_reg_0 : out STD_LOGIC;
    empty_n_tmp_reg_0 : out STD_LOGIC;
    empty_n_tmp_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    empty_n_tmp_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_tmp_reg_3 : in STD_LOGIC;
    empty_n_tmp_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized5\ : entity is "comp_d_map_IMG_BUS_m_axi_fifo";
end \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized5\ is
  signal \data_vld_i_1__1_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__2_n_2\ : STD_LOGIC;
  signal \^empty_n_tmp_reg_0\ : STD_LOGIC;
  signal \full_n_tmp_i_1__2_n_2\ : STD_LOGIC;
  signal full_n_tmp_i_3_n_2 : STD_LOGIC;
  signal \^full_n_tmp_reg_0\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[35]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \empty_n_tmp_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \full_n_tmp_i_2__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i_assign_reg_314[7]_i_2\ : label is "soft_lutpair285";
begin
  empty_n_tmp_reg_0 <= \^empty_n_tmp_reg_0\;
  full_n_tmp_reg_0 <= \^full_n_tmp_reg_0\;
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => empty_n_tmp_reg_2(0),
      I1 => \^empty_n_tmp_reg_0\,
      I2 => empty_n_tmp_reg_2(1),
      O => ap_NS_fsm(0)
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => p_11_in,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__1_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_2\,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
\empty_n_tmp_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00C4"
    )
        port map (
      I0 => empty_n_tmp_reg_4(0),
      I1 => \^empty_n_tmp_reg_0\,
      I2 => empty_n_tmp_reg_3,
      I3 => empty_n_tmp_reg_2(1),
      I4 => data_vld_reg_n_2,
      O => \empty_n_tmp_i_1__2_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__2_n_2\,
      Q => \^empty_n_tmp_reg_0\,
      R => ARESET
    );
\full_n_tmp_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_11_in,
      I2 => full_n_tmp_i_3_n_2,
      I3 => push,
      I4 => \^full_n_tmp_reg_0\,
      O => \full_n_tmp_i_1__2_n_2\
    );
\full_n_tmp_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA88AA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_tmp_reg_2(1),
      I2 => empty_n_tmp_reg_3,
      I3 => \^empty_n_tmp_reg_0\,
      I4 => empty_n_tmp_reg_4(0),
      O => p_11_in
    );
full_n_tmp_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => data_vld_reg_n_2,
      O => full_n_tmp_i_3_n_2
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__2_n_2\,
      Q => \^full_n_tmp_reg_0\,
      R => '0'
    );
\i_assign_reg_314[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_tmp_reg_0\,
      I1 => empty_n_tmp_reg_2(1),
      O => empty_n_tmp_reg_1(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B5B5B54A4A4A40"
    )
        port map (
      I0 => p_11_in,
      I1 => data_vld_reg_n_2,
      I2 => push,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2CCC23CCCCCCC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_2,
      I5 => p_11_in,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA86AAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_2,
      I5 => p_11_in,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[29]\ : in STD_LOGIC;
    load_p2 : in STD_LOGIC;
    \data_p2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice : entity is "comp_d_map_IMG_BUS_m_axi_reg_slice";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_p2[31]_i_1__1_n_2\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_2 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair298";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \j_assign_reg_336[7]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair298";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_wreq_ack,
      I4 => s_ready_t_reg_1,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => ARESET
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => ARESET
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[29]\,
      I1 => \^s_ready_t_reg_0\,
      I2 => \data_p2_reg[31]_1\(0),
      O => ap_NS_fsm(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(0),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(0),
      O => \data_p1[0]_i_1_n_2\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(10),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(10),
      O => \data_p1[10]_i_1_n_2\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(11),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(11),
      O => \data_p1[11]_i_1_n_2\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(12),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(12),
      O => \data_p1[12]_i_1_n_2\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(13),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(13),
      O => \data_p1[13]_i_1_n_2\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(14),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(14),
      O => \data_p1[14]_i_1_n_2\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(15),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(15),
      O => \data_p1[15]_i_1_n_2\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(16),
      O => \data_p1[16]_i_1_n_2\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(17),
      O => \data_p1[17]_i_1_n_2\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(18),
      O => \data_p1[18]_i_1_n_2\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(19),
      O => \data_p1[19]_i_1_n_2\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(1),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(1),
      O => \data_p1[1]_i_1_n_2\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(20),
      O => \data_p1[20]_i_1_n_2\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(21),
      O => \data_p1[21]_i_1_n_2\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(22),
      O => \data_p1[22]_i_1_n_2\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(23),
      O => \data_p1[23]_i_1_n_2\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(24),
      O => \data_p1[24]_i_1_n_2\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(25),
      O => \data_p1[25]_i_1_n_2\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(26),
      O => \data_p1[26]_i_1_n_2\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(27),
      O => \data_p1[27]_i_1_n_2\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(28),
      O => \data_p1[28]_i_1_n_2\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(29),
      O => \data_p1[29]_i_1_n_2\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(2),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(2),
      O => \data_p1[2]_i_1_n_2\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(30),
      O => \data_p1[30]_i_1_n_2\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_1\(0),
      I4 => \data_p2_reg[31]_0\(31),
      O => \data_p1[31]_i_2_n_2\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(3),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(3),
      O => \data_p1[3]_i_1_n_2\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(4),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(4),
      O => \data_p1[4]_i_1_n_2\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(5),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(5),
      O => \data_p1[5]_i_1_n_2\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(6),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(6),
      O => \data_p1[6]_i_1_n_2\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(7),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(7),
      O => \data_p1[7]_i_1_n_2\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(8),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(8),
      O => \data_p1[8]_i_1_n_2\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[31]_0\(9),
      I4 => \data_p2_reg[31]_1\(0),
      I5 => \data_p1_reg[15]_0\(9),
      O => \data_p1[9]_i_1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_2\,
      Q => \data_p1_reg[31]_0\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_2\,
      Q => \data_p1_reg[31]_0\(9),
      R => '0'
    );
\data_p2[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => s_ready_t_reg_1,
      I2 => \data_p2_reg[31]_1\(0),
      O => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(16),
      Q => data_p2(16),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(17),
      Q => data_p2(17),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(18),
      Q => data_p2(18),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(19),
      Q => data_p2(19),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(20),
      Q => data_p2(20),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(21),
      Q => data_p2(21),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(22),
      Q => data_p2(22),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(23),
      Q => data_p2(23),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(24),
      Q => data_p2(24),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(25),
      Q => data_p2(25),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(26),
      Q => data_p2(26),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(27),
      Q => data_p2(27),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(28),
      Q => data_p2(28),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(29),
      Q => data_p2(29),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(30),
      Q => data_p2(30),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(31),
      Q => data_p2(31),
      R => \data_p2[31]_i_1__1_n_2\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\j_assign_reg_336[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \data_p2_reg[31]_1\(0),
      O => SR(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => rs2f_wreq_ack,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_2
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_2,
      Q => \^s_ready_t_reg_0\,
      R => ARESET
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => s_ready_t_reg_1,
      I2 => rs2f_wreq_ack,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1_n_2\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => rs2f_wreq_ack,
      I3 => s_ready_t_reg_1,
      O => \state[1]_i_1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_2\,
      Q => \^q\(0),
      R => ARESET
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_2\,
      Q => state(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_p1_reg[37]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \data_p2_reg[37]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p2_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice_3 : entity is "comp_d_map_IMG_BUS_m_axi_reg_slice";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice_3;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice_3 is
  signal IMG_BUS_ARREADY : STD_LOGIC;
  signal I_ARVALID : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[37]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \data_p2[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[30]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p2[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[9]_i_1__0_n_2\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair218";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair215";
begin
  Q(0) <= \^q\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => I_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => IMG_BUS_ARREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_rreq_ack,
      I4 => I_ARVALID,
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \data_p2_reg[0]_0\,
      I1 => \data_p2_reg[37]_0\(0),
      I2 => \data_p2_reg[37]_0\(1),
      I3 => \data_p2_reg[37]_0\(2),
      O => I_ARVALID
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => ARESET
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => ARESET
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[23]\(0),
      I1 => IMG_BUS_ARREADY,
      I2 => \data_p2_reg[0]_0\,
      I3 => \data_p2_reg[37]_0\(2),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => E(0),
      I1 => IMG_BUS_ARREADY,
      I2 => \data_p2_reg[0]_0\,
      I3 => \data_p2_reg[37]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \data_p2_reg[37]_0\(1),
      I1 => IMG_BUS_ARREADY,
      I2 => \data_p2_reg[0]_0\,
      I3 => \data_p2_reg[37]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \data_p2_reg[37]_0\(1),
      I1 => \data_p2_reg[0]_0\,
      I2 => IMG_BUS_ARREADY,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \data_p2_reg[37]_0\(2),
      I1 => \data_p2_reg[0]_0\,
      I2 => IMG_BUS_ARREADY,
      O => ap_NS_fsm(4)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[0]_i_1__0_n_2\,
      O => \data_p1[0]_i_1__0_n_2\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[10]_i_1__0_n_2\,
      O => \data_p1[10]_i_1__0_n_2\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[11]_i_1__0_n_2\,
      O => \data_p1[11]_i_1__0_n_2\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[12]_i_1__0_n_2\,
      O => \data_p1[12]_i_1__0_n_2\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[13]_i_1__0_n_2\,
      O => \data_p1[13]_i_1__0_n_2\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[14]_i_1__0_n_2\,
      O => \data_p1[14]_i_1__0_n_2\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[15]_i_1__0_n_2\,
      O => \data_p1[15]_i_1__0_n_2\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[16]_i_1_n_2\,
      O => \data_p1[16]_i_1__0_n_2\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[17]_i_1_n_2\,
      O => \data_p1[17]_i_1__0_n_2\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[18]_i_1_n_2\,
      O => \data_p1[18]_i_1__0_n_2\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[19]_i_1_n_2\,
      O => \data_p1[19]_i_1__0_n_2\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[1]_i_1__0_n_2\,
      O => \data_p1[1]_i_1__0_n_2\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[20]_i_1_n_2\,
      O => \data_p1[20]_i_1__0_n_2\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[21]_i_1_n_2\,
      O => \data_p1[21]_i_1__0_n_2\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[22]_i_1_n_2\,
      O => \data_p1[22]_i_1__0_n_2\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[23]_i_1_n_2\,
      O => \data_p1[23]_i_1__0_n_2\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[24]_i_1_n_2\,
      O => \data_p1[24]_i_1__0_n_2\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[25]_i_1_n_2\,
      O => \data_p1[25]_i_1__0_n_2\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[26]_i_1_n_2\,
      O => \data_p1[26]_i_1__0_n_2\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[27]_i_1_n_2\,
      O => \data_p1[27]_i_1__0_n_2\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[28]_i_1_n_2\,
      O => \data_p1[28]_i_1__0_n_2\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[29]_i_1__0_n_2\,
      O => \data_p1[29]_i_1__0_n_2\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[2]_i_1__0_n_2\,
      O => \data_p1[2]_i_1__0_n_2\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[30]_i_1_n_2\,
      O => \data_p1[30]_i_1__0_n_2\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[31]_i_1__0_n_2\,
      O => \data_p1[31]_i_1__0_n_2\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => I_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[37]_0\(2),
      I4 => \data_p2_reg[0]_0\,
      O => \data_p1[37]_i_2_n_2\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[3]_i_1__0_n_2\,
      O => \data_p1[3]_i_1__0_n_2\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[4]_i_1__0_n_2\,
      O => \data_p1[4]_i_1__0_n_2\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[5]_i_1__0_n_2\,
      O => \data_p1[5]_i_1__0_n_2\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[6]_i_1__0_n_2\,
      O => \data_p1[6]_i_1__0_n_2\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[7]_i_1__1_n_2\,
      O => \data_p1[7]_i_1__0_n_2\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[8]_i_1__0_n_2\,
      O => \data_p1[8]_i_1__0_n_2\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2[9]_i_1__0_n_2\,
      O => \data_p1[9]_i_1__0_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(31),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_2_n_2\,
      Q => \data_p1_reg[37]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_2\,
      Q => \data_p1_reg[37]_0\(9),
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(0),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(0),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(0),
      O => \data_p2[0]_i_1__0_n_2\
    );
\data_p2[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(10),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(10),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(10),
      O => \data_p2[10]_i_1__0_n_2\
    );
\data_p2[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(11),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(11),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(11),
      O => \data_p2[11]_i_1__0_n_2\
    );
\data_p2[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(12),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(12),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(12),
      O => \data_p2[12]_i_1__0_n_2\
    );
\data_p2[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(13),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(13),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(13),
      O => \data_p2[13]_i_1__0_n_2\
    );
\data_p2[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(14),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(14),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(14),
      O => \data_p2[14]_i_1__0_n_2\
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(15),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(15),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(15),
      O => \data_p2[15]_i_1__0_n_2\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(16),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(16),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(16),
      O => \data_p2[16]_i_1_n_2\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(17),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(17),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(17),
      O => \data_p2[17]_i_1_n_2\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(18),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(18),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(18),
      O => \data_p2[18]_i_1_n_2\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(19),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(19),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(19),
      O => \data_p2[19]_i_1_n_2\
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(1),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(1),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(1),
      O => \data_p2[1]_i_1__0_n_2\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(20),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(20),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(20),
      O => \data_p2[20]_i_1_n_2\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(21),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(21),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(21),
      O => \data_p2[21]_i_1_n_2\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(22),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(22),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(22),
      O => \data_p2[22]_i_1_n_2\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(23),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(23),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(23),
      O => \data_p2[23]_i_1_n_2\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(24),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(24),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(24),
      O => \data_p2[24]_i_1_n_2\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(25),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(25),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(25),
      O => \data_p2[25]_i_1_n_2\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(26),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(26),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(26),
      O => \data_p2[26]_i_1_n_2\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(27),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(27),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(27),
      O => \data_p2[27]_i_1_n_2\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(28),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(28),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(28),
      O => \data_p2[28]_i_1_n_2\
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(29),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(29),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(29),
      O => \data_p2[29]_i_1__0_n_2\
    );
\data_p2[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(2),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(2),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(2),
      O => \data_p2[2]_i_1__0_n_2\
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(30),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(30),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(30),
      O => \data_p2[30]_i_1_n_2\
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(31),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(31),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(31),
      O => \data_p2[31]_i_1__0_n_2\
    );
\data_p2[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0000"
    )
        port map (
      I0 => \data_p2_reg[37]_0\(2),
      I1 => \data_p2_reg[37]_0\(1),
      I2 => \data_p2_reg[37]_0\(0),
      I3 => \data_p2_reg[0]_0\,
      I4 => IMG_BUS_ARREADY,
      O => load_p2
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(3),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(3),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(3),
      O => \data_p2[3]_i_1__0_n_2\
    );
\data_p2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(4),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(4),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(4),
      O => \data_p2[4]_i_1__0_n_2\
    );
\data_p2[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(5),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(5),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(5),
      O => \data_p2[5]_i_1__0_n_2\
    );
\data_p2[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(6),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(6),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(6),
      O => \data_p2[6]_i_1__0_n_2\
    );
\data_p2[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(7),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(7),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(7),
      O => \data_p2[7]_i_1__1_n_2\
    );
\data_p2[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(8),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(8),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(8),
      O => \data_p2[8]_i_1__0_n_2\
    );
\data_p2[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(9),
      I1 => \data_p2_reg[37]_0\(2),
      I2 => \data_p2_reg[31]_1\(9),
      I3 => \data_p2_reg[37]_0\(1),
      I4 => \data_p2_reg[31]_2\(9),
      O => \data_p2[9]_i_1__0_n_2\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1__0_n_2\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1__0_n_2\,
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1__0_n_2\,
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1__0_n_2\,
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1__0_n_2\,
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1__0_n_2\,
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1__0_n_2\,
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1_n_2\,
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1_n_2\,
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1_n_2\,
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1_n_2\,
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1__0_n_2\,
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1_n_2\,
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1_n_2\,
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1_n_2\,
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1_n_2\,
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1_n_2\,
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1_n_2\,
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1_n_2\,
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1_n_2\,
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1_n_2\,
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1__0_n_2\,
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1__0_n_2\,
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[30]_i_1_n_2\,
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[31]_i_1__0_n_2\,
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[37]_0\(2),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1__0_n_2\,
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1__0_n_2\,
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1__0_n_2\,
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1__0_n_2\,
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1__1_n_2\,
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1__0_n_2\,
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1__0_n_2\,
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => I_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => IMG_BUS_ARREADY,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_2\,
      Q => IMG_BUS_ARREADY,
      R => ARESET
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => IMG_BUS_ARREADY,
      I1 => I_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_2\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => I_ARVALID,
      O => \state[1]_i_1__0_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_2\,
      Q => \^q\(0),
      R => ARESET
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_2\,
      Q => state(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready : out STD_LOGIC;
    \ready_for_data__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_assign_reg_336_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    \data_p2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IMG_BUS_addr_read_reg_954_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[14]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice__parameterized2\ : entity is "comp_d_map_IMG_BUS_m_axi_reg_slice";
end \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice__parameterized2\ is
  signal I_RREADY : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[32]_i_3_n_2\ : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \^j_assign_reg_336_reg[1]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_ready\ : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__2\ : label is "soft_lutpair210";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \IMG_BUS_addr_1_read_reg_911[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \IMG_BUS_addr_read_reg_954[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_4__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \j_reg_949[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair213";
begin
  Q(0) <= \^q\(0);
  \j_assign_reg_336_reg[1]\ <= \^j_assign_reg_336_reg[1]\;
  s_ready <= \^s_ready\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => I_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => I_RREADY,
      I4 => s_ready_t_reg_0,
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[31]\(2),
      I2 => \^j_assign_reg_336_reg[1]\,
      I3 => \ap_CS_fsm_reg[31]\(1),
      I4 => \ap_CS_fsm_reg[31]\(0),
      O => I_RREADY
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => ARESET
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => ARESET
    );
\IMG_BUS_addr_1_read_reg_911[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[31]\(0),
      I1 => \^q\(0),
      O => \ap_CS_fsm_reg[14]\(0)
    );
\IMG_BUS_addr_read_reg_954[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[31]\(2),
      I2 => \^j_assign_reg_336_reg[1]\,
      O => \state_reg[0]_0\(0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_0\,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[31]\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[31]\(0),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[31]\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[31]\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[31]\(2),
      I2 => \^j_assign_reg_336_reg[1]\,
      I3 => \ap_CS_fsm_reg[31]_0\,
      I4 => \ap_CS_fsm_reg[31]\(3),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \IMG_BUS_addr_read_reg_954_reg[0]\(1),
      I1 => \IMG_BUS_addr_read_reg_954_reg[0]\(6),
      I2 => \IMG_BUS_addr_read_reg_954_reg[0]\(0),
      I3 => \IMG_BUS_addr_read_reg_954_reg[0]\(7),
      I4 => \ap_CS_fsm[32]_i_3_n_2\,
      O => \^j_assign_reg_336_reg[1]\
    );
\ap_CS_fsm[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \IMG_BUS_addr_read_reg_954_reg[0]\(3),
      I1 => \IMG_BUS_addr_read_reg_954_reg[0]\(2),
      I2 => \IMG_BUS_addr_read_reg_954_reg[0]\(5),
      I3 => \IMG_BUS_addr_read_reg_954_reg[0]\(4),
      O => \ap_CS_fsm[32]_i_3_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_ready\,
      I1 => s_ready_t_reg_0,
      O => \ready_for_data__0\
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(0),
      O => \data_p1[0]_i_1__1_n_2\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(1),
      O => \data_p1[1]_i_1__1_n_2\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(2),
      O => \data_p1[2]_i_1__1_n_2\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(3),
      O => \data_p1[3]_i_1__1_n_2\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(4),
      O => \data_p1[4]_i_1__1_n_2\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(5),
      O => \data_p1[5]_i_1__1_n_2\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(6),
      O => \data_p1[6]_i_1__1_n_2\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => I_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(7),
      O => \data_p1[7]_i_2_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_2\,
      Q => \data_p1_reg[7]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_2\,
      Q => \data_p1_reg[7]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_2\,
      Q => \data_p1_reg[7]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_2\,
      Q => \data_p1_reg[7]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_2\,
      Q => \data_p1_reg[7]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_2\,
      Q => \data_p1_reg[7]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_2\,
      Q => \data_p1_reg[7]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_2\,
      Q => \data_p1_reg[7]_0\(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \^s_ready\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(0),
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(1),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(2),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(3),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(4),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(5),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(6),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(7),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\j_reg_949[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[31]\(2),
      I1 => \^j_assign_reg_336_reg[1]\,
      I2 => \^q\(0),
      O => \ap_CS_fsm_reg[30]\(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => I_RREADY,
      I2 => \^s_ready\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_2\,
      Q => \^s_ready\,
      R => ARESET
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^s_ready\,
      I1 => s_ready_t_reg_0,
      I2 => I_RREADY,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__1_n_2\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => I_RREADY,
      I3 => s_ready_t_reg_0,
      O => \state[1]_i_1__1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_2\,
      Q => \^q\(0),
      R => ARESET
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_2\,
      Q => state(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_throttl is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_en : out STD_LOGIC;
    \conservative_gen.throttl_cnt_reg[3]_0\ : out STD_LOGIC;
    \conservative_gen.throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_4_out__4\ : in STD_LOGIC;
    \conservative_gen.throttl_cnt_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \conservative_gen.throttl_cnt_reg[0]_0\ : in STD_LOGIC;
    m_axi_IMG_BUS_WREADY : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_throttl : entity is "comp_d_map_IMG_BUS_m_axi_throttl";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_throttl;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \conservative_gen.throttl_cnt[5]_i_2_n_2\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt[7]_i_1_n_2\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt[7]_i_3_n_2\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt[7]_i_5_n_2\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt[7]_i_6_n_2\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^conservative_gen.throttl_cnt_reg[3]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[5]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[6]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[7]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[7]_i_6\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_5\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of m_axi_IMG_BUS_AWVALID_INST_0_i_1 : label is "soft_lutpair337";
begin
  Q(0) <= \^q\(0);
  \conservative_gen.throttl_cnt_reg[3]_0\ <= \^conservative_gen.throttl_cnt_reg[3]_0\;
\conservative_gen.throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^q\(0),
      I1 => \conservative_gen.throttl_cnt_reg\(1),
      I2 => \conservative_gen.throttl_cnt_reg[3]_1\(0),
      I3 => \p_4_out__4\,
      O => p_0_in(1)
    );
\conservative_gen.throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(2),
      I1 => \conservative_gen.throttl_cnt_reg\(1),
      I2 => \^q\(0),
      I3 => \p_4_out__4\,
      I4 => \conservative_gen.throttl_cnt_reg[3]_1\(1),
      O => p_0_in(2)
    );
\conservative_gen.throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(3),
      I1 => \^q\(0),
      I2 => \conservative_gen.throttl_cnt_reg\(1),
      I3 => \conservative_gen.throttl_cnt_reg\(2),
      I4 => \p_4_out__4\,
      I5 => \conservative_gen.throttl_cnt_reg[3]_1\(2),
      O => p_0_in(3)
    );
\conservative_gen.throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \p_4_out__4\,
      I1 => \conservative_gen.throttl_cnt_reg\(3),
      I2 => \^q\(0),
      I3 => \conservative_gen.throttl_cnt_reg\(1),
      I4 => \conservative_gen.throttl_cnt_reg\(2),
      I5 => \conservative_gen.throttl_cnt_reg\(4),
      O => p_0_in(4)
    );
\conservative_gen.throttl_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(3),
      I1 => \conservative_gen.throttl_cnt[5]_i_2_n_2\,
      I2 => \conservative_gen.throttl_cnt_reg\(2),
      I3 => \conservative_gen.throttl_cnt_reg\(4),
      I4 => \p_4_out__4\,
      I5 => \conservative_gen.throttl_cnt_reg\(5),
      O => p_0_in(5)
    );
\conservative_gen.throttl_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(1),
      I1 => \^q\(0),
      O => \conservative_gen.throttl_cnt[5]_i_2_n_2\
    );
\conservative_gen.throttl_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E01"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt[7]_i_5_n_2\,
      I1 => \conservative_gen.throttl_cnt_reg\(5),
      I2 => \p_4_out__4\,
      I3 => \conservative_gen.throttl_cnt_reg\(6),
      O => p_0_in(6)
    );
\conservative_gen.throttl_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt[7]_i_3_n_2\,
      I1 => \p_4_out__4\,
      O => \conservative_gen.throttl_cnt[7]_i_1_n_2\
    );
\conservative_gen.throttl_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0001"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(5),
      I1 => \conservative_gen.throttl_cnt[7]_i_5_n_2\,
      I2 => \conservative_gen.throttl_cnt_reg\(6),
      I3 => \p_4_out__4\,
      I4 => \conservative_gen.throttl_cnt_reg\(7),
      O => p_0_in(7)
    );
\conservative_gen.throttl_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg[0]_0\,
      I1 => m_axi_IMG_BUS_WREADY,
      I2 => \conservative_gen.throttl_cnt_reg\(2),
      I3 => \conservative_gen.throttl_cnt_reg\(4),
      I4 => \conservative_gen.throttl_cnt_reg\(7),
      I5 => \conservative_gen.throttl_cnt[7]_i_6_n_2\,
      O => \conservative_gen.throttl_cnt[7]_i_3_n_2\
    );
\conservative_gen.throttl_cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(3),
      I1 => \^q\(0),
      I2 => \conservative_gen.throttl_cnt_reg\(1),
      I3 => \conservative_gen.throttl_cnt_reg\(2),
      I4 => \conservative_gen.throttl_cnt_reg\(4),
      O => \conservative_gen.throttl_cnt[7]_i_5_n_2\
    );
\conservative_gen.throttl_cnt[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(6),
      I1 => \conservative_gen.throttl_cnt_reg\(5),
      I2 => \conservative_gen.throttl_cnt_reg\(1),
      I3 => \^q\(0),
      I4 => \conservative_gen.throttl_cnt_reg\(3),
      O => \conservative_gen.throttl_cnt[7]_i_6_n_2\
    );
\conservative_gen.throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => D(0),
      Q => \^q\(0),
      R => ARESET
    );
\conservative_gen.throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => p_0_in(1),
      Q => \conservative_gen.throttl_cnt_reg\(1),
      R => ARESET
    );
\conservative_gen.throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => p_0_in(2),
      Q => \conservative_gen.throttl_cnt_reg\(2),
      R => ARESET
    );
\conservative_gen.throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => p_0_in(3),
      Q => \conservative_gen.throttl_cnt_reg\(3),
      R => ARESET
    );
\conservative_gen.throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => p_0_in(4),
      Q => \conservative_gen.throttl_cnt_reg\(4),
      R => ARESET
    );
\conservative_gen.throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => p_0_in(5),
      Q => \conservative_gen.throttl_cnt_reg\(5),
      R => ARESET
    );
\conservative_gen.throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => p_0_in(6),
      Q => \conservative_gen.throttl_cnt_reg\(6),
      R => ARESET
    );
\conservative_gen.throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.throttl_cnt[7]_i_1_n_2\,
      D => p_0_in(7),
      Q => \conservative_gen.throttl_cnt_reg\(7),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(7),
      I1 => \conservative_gen.throttl_cnt_reg\(6),
      I2 => \^q\(0),
      I3 => \conservative_gen.throttl_cnt_reg\(1),
      O => \conservative_gen.throttl_cnt_reg[7]_0\
    );
m_axi_IMG_BUS_AWVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(1),
      I1 => \^q\(0),
      I2 => \conservative_gen.throttl_cnt_reg\(6),
      I3 => \conservative_gen.throttl_cnt_reg\(7),
      I4 => \^conservative_gen.throttl_cnt_reg[3]_0\,
      O => req_en
    );
m_axi_IMG_BUS_AWVALID_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \conservative_gen.throttl_cnt_reg\(3),
      I1 => \conservative_gen.throttl_cnt_reg\(2),
      I2 => \conservative_gen.throttl_cnt_reg\(5),
      I3 => \conservative_gen.throttl_cnt_reg\(4),
      O => \^conservative_gen.throttl_cnt_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_s_axi is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_start_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_assign_reg_314_reg[5]\ : out STD_LOGIC;
    s_axi_IMG_BUS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_IMG_BUS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    img_left : out STD_LOGIC_VECTOR ( 31 downto 0 );
    img_right : out STD_LOGIC_VECTOR ( 31 downto 0 );
    disp_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_IMG_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_ready_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_IMG_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_IMG_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_IMG_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_IMG_BUS_BREADY : in STD_LOGIC;
    s_axi_IMG_BUS_WVALID : in STD_LOGIC;
    s_axi_IMG_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_IMG_BUS_RREADY : in STD_LOGIC;
    s_axi_IMG_BUS_ARVALID : in STD_LOGIC;
    s_axi_IMG_BUS_AWVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_s_axi : entity is "comp_d_map_IMG_BUS_s_axi";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_s_axi;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_s_axi is
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^disp_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^i_assign_reg_314_reg[5]\ : STD_LOGIC;
  signal \^img_left\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^img_right\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_ap_done_i_2_n_2 : STD_LOGIC;
  signal int_ap_ready_i_1_n_2 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart_i_2_n_2 : STD_LOGIC;
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[10]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[11]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[12]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[13]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[14]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[15]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[16]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[17]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[18]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[19]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[1]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[20]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[21]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[22]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[23]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[24]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[25]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[26]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[27]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[28]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[29]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[2]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[30]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[31]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[3]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[7]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[8]\ : STD_LOGIC;
  signal \int_img_cost_reg_n_2_[9]\ : STD_LOGIC;
  signal \int_img_left[31]_i_3_n_2\ : STD_LOGIC;
  signal \int_img_right[31]_i_3_n_2\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or2_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_out : STD_LOGIC;
  signal p_0_in13_out : STD_LOGIC;
  signal p_0_in15_out : STD_LOGIC;
  signal p_0_in17_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata_data[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[0]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_data[10]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[11]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[12]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[13]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[14]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[15]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[16]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[17]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[18]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[19]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_5_n_2\ : STD_LOGIC;
  signal \rdata_data[20]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[21]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[22]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[23]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[24]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[25]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[26]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[27]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[28]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[29]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[2]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[30]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[31]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[3]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[3]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[4]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[5]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[6]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[7]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[7]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[8]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[9]_i_1_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^s_axi_img_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_img_bus_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair341";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[3]_i_1\ : label is "soft_lutpair340";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_disp_out[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_disp_out[10]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_disp_out[11]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_disp_out[12]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_disp_out[13]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_disp_out[14]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_disp_out[15]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_disp_out[16]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_disp_out[17]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_disp_out[18]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_disp_out[19]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_disp_out[1]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_disp_out[20]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_disp_out[21]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_disp_out[22]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_disp_out[23]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_disp_out[24]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_disp_out[25]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_disp_out[26]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_disp_out[27]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_disp_out[28]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_disp_out[29]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_disp_out[2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_disp_out[30]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_disp_out[31]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_disp_out[3]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_disp_out[4]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_disp_out[5]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_disp_out[6]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_disp_out[7]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_disp_out[8]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_disp_out[9]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_img_cost[10]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_img_cost[11]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_img_cost[12]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_img_cost[13]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_img_cost[14]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_img_cost[15]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_img_cost[16]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_img_cost[17]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_img_cost[18]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_img_cost[19]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_img_cost[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_img_cost[20]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_img_cost[21]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_img_cost[22]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_img_cost[23]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_img_cost[24]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_img_cost[25]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_img_cost[26]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_img_cost[27]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_img_cost[28]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_img_cost[29]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_img_cost[2]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_img_cost[30]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_img_cost[31]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_img_cost[3]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_img_cost[4]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_img_cost[5]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_img_cost[6]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_img_cost[7]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_img_cost[8]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_img_cost[9]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_img_left[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_img_left[10]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_img_left[11]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_img_left[12]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_img_left[13]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_img_left[14]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_img_left[15]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_img_left[16]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_img_left[17]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_img_left[18]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_img_left[19]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_img_left[1]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_img_left[20]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_img_left[21]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_img_left[22]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_img_left[23]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_img_left[24]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_img_left[25]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_img_left[26]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_img_left[27]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_img_left[28]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_img_left[29]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_img_left[2]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_img_left[30]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_img_left[31]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_img_left[3]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_img_left[4]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_img_left[5]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_img_left[6]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_img_left[7]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_img_left[8]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_img_left[9]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_img_right[0]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_img_right[10]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_img_right[11]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_img_right[12]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_img_right[13]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_img_right[14]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_img_right[15]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_img_right[16]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_img_right[17]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_img_right[18]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_img_right[19]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_img_right[1]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_img_right[20]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_img_right[21]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_img_right[22]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_img_right[23]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_img_right[24]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_img_right[25]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_img_right[26]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_img_right[27]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_img_right[28]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_img_right[29]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_img_right[2]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_img_right[30]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_img_right[31]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_img_right[31]_i_3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_img_right[3]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_img_right[4]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_img_right[5]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_img_right[6]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_img_right[7]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_img_right[8]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_img_right[9]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ni_reg_220[7]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \rdata_data[2]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \rdata_data[3]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \rdata_data[7]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tmp_1_cast_reg_783[31]_i_1\ : label is "soft_lutpair347";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  disp_out(31 downto 0) <= \^disp_out\(31 downto 0);
  \i_assign_reg_314_reg[5]\ <= \^i_assign_reg_314_reg[5]\;
  img_left(31 downto 0) <= \^img_left\(31 downto 0);
  img_right(31 downto 0) <= \^img_right\(31 downto 0);
  s_axi_IMG_BUS_BVALID <= \^s_axi_img_bus_bvalid\;
  s_axi_IMG_BUS_RVALID <= \^s_axi_img_bus_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_IMG_BUS_ARVALID,
      I2 => \^s_axi_img_bus_rvalid\,
      I3 => s_axi_IMG_BUS_RREADY,
      O => rnext(1)
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^s_axi_img_bus_rvalid\,
      I1 => s_axi_IMG_BUS_RREADY,
      I2 => s_axi_IMG_BUS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => rnext(2)
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ARESET
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \^s_axi_img_bus_rvalid\,
      R => ARESET
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_IMG_BUS_AWVALID,
      I3 => s_axi_IMG_BUS_BREADY,
      I4 => \^s_axi_img_bus_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_IMG_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_IMG_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_IMG_BUS_BREADY,
      I1 => \^s_axi_img_bus_bvalid\,
      I2 => s_axi_IMG_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ARESET
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ARESET
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^s_axi_img_bus_bvalid\,
      R => ARESET
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => int_ap_ready_i_1_n_2,
      I1 => ap_start,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => E(0),
      O => D(1)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => int_ap_done_i_2_n_2,
      I1 => s_axi_IMG_BUS_ARADDR(4),
      I2 => s_axi_IMG_BUS_ARADDR(3),
      I3 => ar_hs,
      I4 => int_ap_ready_i_1_n_2,
      I5 => data0(1),
      O => int_ap_done_i_1_n_2
    );
int_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(5),
      I1 => s_axi_IMG_BUS_ARADDR(2),
      I2 => s_axi_IMG_BUS_ARADDR(0),
      I3 => s_axi_IMG_BUS_ARADDR(1),
      O => int_ap_done_i_2_n_2
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_2,
      Q => data0(1),
      R => ARESET
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => ARESET
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^i_assign_reg_314_reg[5]\,
      I2 => int_ap_ready_reg_0(3),
      I3 => int_ap_ready_reg_0(6),
      I4 => int_ap_ready_reg_0(7),
      I5 => int_ap_ready_reg_0(4),
      O => int_ap_ready_i_1_n_2
    );
int_ap_ready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => int_ap_ready_reg_0(5),
      I1 => int_ap_ready_reg_0(2),
      I2 => int_ap_ready_reg_0(1),
      I3 => int_ap_ready_reg_0(0),
      O => \^i_assign_reg_314_reg[5]\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_2,
      Q => data0(3),
      R => ARESET
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => data0(7),
      I1 => int_ap_ready_i_1_n_2,
      I2 => int_ap_start1,
      I3 => s_axi_IMG_BUS_WDATA(0),
      I4 => ap_start,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_IMG_BUS_WSTRB(0),
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[4]\,
      I5 => \int_img_left[31]_i_3_n_2\,
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => ap_start,
      R => ARESET
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_IMG_BUS_WDATA(7),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => int_auto_restart_i_2_n_2,
      I4 => \int_img_left[31]_i_3_n_2\,
      I5 => data0(7),
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_IMG_BUS_WSTRB(0),
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[4]\,
      O => int_auto_restart_i_2_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => data0(7),
      R => ARESET
    );
\int_disp_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(0),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(0),
      O => or0_out(0)
    );
\int_disp_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(10),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(10),
      O => or0_out(10)
    );
\int_disp_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(11),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(11),
      O => or0_out(11)
    );
\int_disp_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(12),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(12),
      O => or0_out(12)
    );
\int_disp_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(13),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(13),
      O => or0_out(13)
    );
\int_disp_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(14),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(14),
      O => or0_out(14)
    );
\int_disp_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(15),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(15),
      O => or0_out(15)
    );
\int_disp_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(16),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(16),
      O => or0_out(16)
    );
\int_disp_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(17),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(17),
      O => or0_out(17)
    );
\int_disp_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(18),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(18),
      O => or0_out(18)
    );
\int_disp_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(19),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(19),
      O => or0_out(19)
    );
\int_disp_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(1),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(1),
      O => or0_out(1)
    );
\int_disp_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(20),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(20),
      O => or0_out(20)
    );
\int_disp_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(21),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(21),
      O => or0_out(21)
    );
\int_disp_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(22),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(22),
      O => or0_out(22)
    );
\int_disp_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(23),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(23),
      O => or0_out(23)
    );
\int_disp_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(24),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(24),
      O => or0_out(24)
    );
\int_disp_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(25),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(25),
      O => or0_out(25)
    );
\int_disp_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(26),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(26),
      O => or0_out(26)
    );
\int_disp_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(27),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(27),
      O => or0_out(27)
    );
\int_disp_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(28),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(28),
      O => or0_out(28)
    );
\int_disp_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(29),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(29),
      O => or0_out(29)
    );
\int_disp_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(2),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(2),
      O => or0_out(2)
    );
\int_disp_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(30),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(30),
      O => or0_out(30)
    );
\int_disp_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \int_img_left[31]_i_3_n_2\,
      O => p_0_in13_out
    );
\int_disp_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(31),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(31),
      O => or0_out(31)
    );
\int_disp_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(3),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(3),
      O => or0_out(3)
    );
\int_disp_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(4),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(4),
      O => or0_out(4)
    );
\int_disp_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(5),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(5),
      O => or0_out(5)
    );
\int_disp_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(6),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(6),
      O => or0_out(6)
    );
\int_disp_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(7),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(7),
      O => or0_out(7)
    );
\int_disp_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(8),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(8),
      O => or0_out(8)
    );
\int_disp_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^disp_out\(9),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(9),
      O => or0_out(9)
    );
\int_disp_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(0),
      Q => \^disp_out\(0),
      R => '0'
    );
\int_disp_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(10),
      Q => \^disp_out\(10),
      R => '0'
    );
\int_disp_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(11),
      Q => \^disp_out\(11),
      R => '0'
    );
\int_disp_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(12),
      Q => \^disp_out\(12),
      R => '0'
    );
\int_disp_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(13),
      Q => \^disp_out\(13),
      R => '0'
    );
\int_disp_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(14),
      Q => \^disp_out\(14),
      R => '0'
    );
\int_disp_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(15),
      Q => \^disp_out\(15),
      R => '0'
    );
\int_disp_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(16),
      Q => \^disp_out\(16),
      R => '0'
    );
\int_disp_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(17),
      Q => \^disp_out\(17),
      R => '0'
    );
\int_disp_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(18),
      Q => \^disp_out\(18),
      R => '0'
    );
\int_disp_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(19),
      Q => \^disp_out\(19),
      R => '0'
    );
\int_disp_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(1),
      Q => \^disp_out\(1),
      R => '0'
    );
\int_disp_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(20),
      Q => \^disp_out\(20),
      R => '0'
    );
\int_disp_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(21),
      Q => \^disp_out\(21),
      R => '0'
    );
\int_disp_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(22),
      Q => \^disp_out\(22),
      R => '0'
    );
\int_disp_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(23),
      Q => \^disp_out\(23),
      R => '0'
    );
\int_disp_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(24),
      Q => \^disp_out\(24),
      R => '0'
    );
\int_disp_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(25),
      Q => \^disp_out\(25),
      R => '0'
    );
\int_disp_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(26),
      Q => \^disp_out\(26),
      R => '0'
    );
\int_disp_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(27),
      Q => \^disp_out\(27),
      R => '0'
    );
\int_disp_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(28),
      Q => \^disp_out\(28),
      R => '0'
    );
\int_disp_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(29),
      Q => \^disp_out\(29),
      R => '0'
    );
\int_disp_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(2),
      Q => \^disp_out\(2),
      R => '0'
    );
\int_disp_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(30),
      Q => \^disp_out\(30),
      R => '0'
    );
\int_disp_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(31),
      Q => \^disp_out\(31),
      R => '0'
    );
\int_disp_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(3),
      Q => \^disp_out\(3),
      R => '0'
    );
\int_disp_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(4),
      Q => \^disp_out\(4),
      R => '0'
    );
\int_disp_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(5),
      Q => \^disp_out\(5),
      R => '0'
    );
\int_disp_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(6),
      Q => \^disp_out\(6),
      R => '0'
    );
\int_disp_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(7),
      Q => \^disp_out\(7),
      R => '0'
    );
\int_disp_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(8),
      Q => \^disp_out\(8),
      R => '0'
    );
\int_disp_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(9),
      Q => \^disp_out\(9),
      R => '0'
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_IMG_BUS_WDATA(0),
      I1 => int_auto_restart_i_2_n_2,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[3]\,
      I4 => \int_img_left[31]_i_3_n_2\,
      I5 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => ARESET
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_IMG_BUS_WDATA(0),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_IMG_BUS_WDATA(1),
      I1 => int_ier9_out,
      I2 => p_0_in,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \int_img_right[31]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[0]\,
      I4 => int_auto_restart_i_2_n_2,
      O => int_ier9_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => ARESET
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => p_0_in,
      R => ARESET
    );
\int_img_cost[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[0]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(0),
      O => \or\(0)
    );
\int_img_cost[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[10]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(10),
      O => \or\(10)
    );
\int_img_cost[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[11]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(11),
      O => \or\(11)
    );
\int_img_cost[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[12]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(12),
      O => \or\(12)
    );
\int_img_cost[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[13]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(13),
      O => \or\(13)
    );
\int_img_cost[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[14]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(14),
      O => \or\(14)
    );
\int_img_cost[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[15]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(15),
      O => \or\(15)
    );
\int_img_cost[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[16]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(16),
      O => \or\(16)
    );
\int_img_cost[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[17]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(17),
      O => \or\(17)
    );
\int_img_cost[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[18]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(18),
      O => \or\(18)
    );
\int_img_cost[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[19]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(19),
      O => \or\(19)
    );
\int_img_cost[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[1]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(1),
      O => \or\(1)
    );
\int_img_cost[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[20]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(20),
      O => \or\(20)
    );
\int_img_cost[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[21]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(21),
      O => \or\(21)
    );
\int_img_cost[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[22]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(22),
      O => \or\(22)
    );
\int_img_cost[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[23]\,
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(23),
      O => \or\(23)
    );
\int_img_cost[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[24]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(24),
      O => \or\(24)
    );
\int_img_cost[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[25]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(25),
      O => \or\(25)
    );
\int_img_cost[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[26]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(26),
      O => \or\(26)
    );
\int_img_cost[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[27]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(27),
      O => \or\(27)
    );
\int_img_cost[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[28]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(28),
      O => \or\(28)
    );
\int_img_cost[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[29]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(29),
      O => \or\(29)
    );
\int_img_cost[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[2]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(2),
      O => \or\(2)
    );
\int_img_cost[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[30]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(30),
      O => \or\(30)
    );
\int_img_cost[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \waddr_reg_n_2_[0]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \int_img_right[31]_i_3_n_2\,
      O => p_0_in11_out
    );
\int_img_cost[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[31]\,
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(31),
      O => \or\(31)
    );
\int_img_cost[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[3]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(3),
      O => \or\(3)
    );
\int_img_cost[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[4]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(4),
      O => \or\(4)
    );
\int_img_cost[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[5]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(5),
      O => \or\(5)
    );
\int_img_cost[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[6]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(6),
      O => \or\(6)
    );
\int_img_cost[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[7]\,
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(7),
      O => \or\(7)
    );
\int_img_cost[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[8]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(8),
      O => \or\(8)
    );
\int_img_cost[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_img_cost_reg_n_2_[9]\,
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(9),
      O => \or\(9)
    );
\int_img_cost_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(0),
      Q => \int_img_cost_reg_n_2_[0]\,
      R => '0'
    );
\int_img_cost_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(10),
      Q => \int_img_cost_reg_n_2_[10]\,
      R => '0'
    );
\int_img_cost_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(11),
      Q => \int_img_cost_reg_n_2_[11]\,
      R => '0'
    );
\int_img_cost_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(12),
      Q => \int_img_cost_reg_n_2_[12]\,
      R => '0'
    );
\int_img_cost_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(13),
      Q => \int_img_cost_reg_n_2_[13]\,
      R => '0'
    );
\int_img_cost_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(14),
      Q => \int_img_cost_reg_n_2_[14]\,
      R => '0'
    );
\int_img_cost_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(15),
      Q => \int_img_cost_reg_n_2_[15]\,
      R => '0'
    );
\int_img_cost_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(16),
      Q => \int_img_cost_reg_n_2_[16]\,
      R => '0'
    );
\int_img_cost_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(17),
      Q => \int_img_cost_reg_n_2_[17]\,
      R => '0'
    );
\int_img_cost_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(18),
      Q => \int_img_cost_reg_n_2_[18]\,
      R => '0'
    );
\int_img_cost_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(19),
      Q => \int_img_cost_reg_n_2_[19]\,
      R => '0'
    );
\int_img_cost_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(1),
      Q => \int_img_cost_reg_n_2_[1]\,
      R => '0'
    );
\int_img_cost_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(20),
      Q => \int_img_cost_reg_n_2_[20]\,
      R => '0'
    );
\int_img_cost_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(21),
      Q => \int_img_cost_reg_n_2_[21]\,
      R => '0'
    );
\int_img_cost_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(22),
      Q => \int_img_cost_reg_n_2_[22]\,
      R => '0'
    );
\int_img_cost_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(23),
      Q => \int_img_cost_reg_n_2_[23]\,
      R => '0'
    );
\int_img_cost_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(24),
      Q => \int_img_cost_reg_n_2_[24]\,
      R => '0'
    );
\int_img_cost_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(25),
      Q => \int_img_cost_reg_n_2_[25]\,
      R => '0'
    );
\int_img_cost_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(26),
      Q => \int_img_cost_reg_n_2_[26]\,
      R => '0'
    );
\int_img_cost_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(27),
      Q => \int_img_cost_reg_n_2_[27]\,
      R => '0'
    );
\int_img_cost_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(28),
      Q => \int_img_cost_reg_n_2_[28]\,
      R => '0'
    );
\int_img_cost_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(29),
      Q => \int_img_cost_reg_n_2_[29]\,
      R => '0'
    );
\int_img_cost_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(2),
      Q => \int_img_cost_reg_n_2_[2]\,
      R => '0'
    );
\int_img_cost_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(30),
      Q => \int_img_cost_reg_n_2_[30]\,
      R => '0'
    );
\int_img_cost_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(31),
      Q => \int_img_cost_reg_n_2_[31]\,
      R => '0'
    );
\int_img_cost_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(3),
      Q => \int_img_cost_reg_n_2_[3]\,
      R => '0'
    );
\int_img_cost_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(4),
      Q => \int_img_cost_reg_n_2_[4]\,
      R => '0'
    );
\int_img_cost_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(5),
      Q => \int_img_cost_reg_n_2_[5]\,
      R => '0'
    );
\int_img_cost_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(6),
      Q => \int_img_cost_reg_n_2_[6]\,
      R => '0'
    );
\int_img_cost_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(7),
      Q => \int_img_cost_reg_n_2_[7]\,
      R => '0'
    );
\int_img_cost_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(8),
      Q => \int_img_cost_reg_n_2_[8]\,
      R => '0'
    );
\int_img_cost_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(9),
      Q => \int_img_cost_reg_n_2_[9]\,
      R => '0'
    );
\int_img_left[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(0),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(0),
      O => or2_out(0)
    );
\int_img_left[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(10),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(10),
      O => or2_out(10)
    );
\int_img_left[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(11),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(11),
      O => or2_out(11)
    );
\int_img_left[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(12),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(12),
      O => or2_out(12)
    );
\int_img_left[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(13),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(13),
      O => or2_out(13)
    );
\int_img_left[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(14),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(14),
      O => or2_out(14)
    );
\int_img_left[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(15),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(15),
      O => or2_out(15)
    );
\int_img_left[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(16),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(16),
      O => or2_out(16)
    );
\int_img_left[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(17),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(17),
      O => or2_out(17)
    );
\int_img_left[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(18),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(18),
      O => or2_out(18)
    );
\int_img_left[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(19),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(19),
      O => or2_out(19)
    );
\int_img_left[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(1),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(1),
      O => or2_out(1)
    );
\int_img_left[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(20),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(20),
      O => or2_out(20)
    );
\int_img_left[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(21),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(21),
      O => or2_out(21)
    );
\int_img_left[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(22),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(22),
      O => or2_out(22)
    );
\int_img_left[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(23),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(23),
      O => or2_out(23)
    );
\int_img_left[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(24),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(24),
      O => or2_out(24)
    );
\int_img_left[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(25),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(25),
      O => or2_out(25)
    );
\int_img_left[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(26),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(26),
      O => or2_out(26)
    );
\int_img_left[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(27),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(27),
      O => or2_out(27)
    );
\int_img_left[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(28),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(28),
      O => or2_out(28)
    );
\int_img_left[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(29),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(29),
      O => or2_out(29)
    );
\int_img_left[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(2),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(2),
      O => or2_out(2)
    );
\int_img_left[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(30),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(30),
      O => or2_out(30)
    );
\int_img_left[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \int_img_left[31]_i_3_n_2\,
      O => p_0_in17_out
    );
\int_img_left[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(31),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(31),
      O => or2_out(31)
    );
\int_img_left[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_2_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_IMG_BUS_WVALID,
      I3 => \waddr_reg_n_2_[0]\,
      O => \int_img_left[31]_i_3_n_2\
    );
\int_img_left[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(3),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(3),
      O => or2_out(3)
    );
\int_img_left[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(4),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(4),
      O => or2_out(4)
    );
\int_img_left[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(5),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(5),
      O => or2_out(5)
    );
\int_img_left[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(6),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(6),
      O => or2_out(6)
    );
\int_img_left[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(7),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(7),
      O => or2_out(7)
    );
\int_img_left[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(8),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(8),
      O => or2_out(8)
    );
\int_img_left[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_left\(9),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(9),
      O => or2_out(9)
    );
\int_img_left_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(0),
      Q => \^img_left\(0),
      R => '0'
    );
\int_img_left_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(10),
      Q => \^img_left\(10),
      R => '0'
    );
\int_img_left_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(11),
      Q => \^img_left\(11),
      R => '0'
    );
\int_img_left_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(12),
      Q => \^img_left\(12),
      R => '0'
    );
\int_img_left_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(13),
      Q => \^img_left\(13),
      R => '0'
    );
\int_img_left_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(14),
      Q => \^img_left\(14),
      R => '0'
    );
\int_img_left_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(15),
      Q => \^img_left\(15),
      R => '0'
    );
\int_img_left_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(16),
      Q => \^img_left\(16),
      R => '0'
    );
\int_img_left_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(17),
      Q => \^img_left\(17),
      R => '0'
    );
\int_img_left_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(18),
      Q => \^img_left\(18),
      R => '0'
    );
\int_img_left_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(19),
      Q => \^img_left\(19),
      R => '0'
    );
\int_img_left_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(1),
      Q => \^img_left\(1),
      R => '0'
    );
\int_img_left_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(20),
      Q => \^img_left\(20),
      R => '0'
    );
\int_img_left_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(21),
      Q => \^img_left\(21),
      R => '0'
    );
\int_img_left_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(22),
      Q => \^img_left\(22),
      R => '0'
    );
\int_img_left_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(23),
      Q => \^img_left\(23),
      R => '0'
    );
\int_img_left_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(24),
      Q => \^img_left\(24),
      R => '0'
    );
\int_img_left_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(25),
      Q => \^img_left\(25),
      R => '0'
    );
\int_img_left_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(26),
      Q => \^img_left\(26),
      R => '0'
    );
\int_img_left_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(27),
      Q => \^img_left\(27),
      R => '0'
    );
\int_img_left_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(28),
      Q => \^img_left\(28),
      R => '0'
    );
\int_img_left_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(29),
      Q => \^img_left\(29),
      R => '0'
    );
\int_img_left_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(2),
      Q => \^img_left\(2),
      R => '0'
    );
\int_img_left_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(30),
      Q => \^img_left\(30),
      R => '0'
    );
\int_img_left_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(31),
      Q => \^img_left\(31),
      R => '0'
    );
\int_img_left_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(3),
      Q => \^img_left\(3),
      R => '0'
    );
\int_img_left_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(4),
      Q => \^img_left\(4),
      R => '0'
    );
\int_img_left_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(5),
      Q => \^img_left\(5),
      R => '0'
    );
\int_img_left_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(6),
      Q => \^img_left\(6),
      R => '0'
    );
\int_img_left_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(7),
      Q => \^img_left\(7),
      R => '0'
    );
\int_img_left_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(8),
      Q => \^img_left\(8),
      R => '0'
    );
\int_img_left_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(9),
      Q => \^img_left\(9),
      R => '0'
    );
\int_img_right[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(0),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(0),
      O => or1_out(0)
    );
\int_img_right[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(10),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(10),
      O => or1_out(10)
    );
\int_img_right[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(11),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(11),
      O => or1_out(11)
    );
\int_img_right[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(12),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(12),
      O => or1_out(12)
    );
\int_img_right[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(13),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(13),
      O => or1_out(13)
    );
\int_img_right[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(14),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(14),
      O => or1_out(14)
    );
\int_img_right[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(15),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(15),
      O => or1_out(15)
    );
\int_img_right[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(16),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(16),
      O => or1_out(16)
    );
\int_img_right[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(17),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(17),
      O => or1_out(17)
    );
\int_img_right[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(18),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(18),
      O => or1_out(18)
    );
\int_img_right[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(19),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(19),
      O => or1_out(19)
    );
\int_img_right[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(1),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(1),
      O => or1_out(1)
    );
\int_img_right[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(20),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(20),
      O => or1_out(20)
    );
\int_img_right[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(21),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(21),
      O => or1_out(21)
    );
\int_img_right[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(22),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(22),
      O => or1_out(22)
    );
\int_img_right[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(23),
      I1 => s_axi_IMG_BUS_WSTRB(2),
      I2 => s_axi_IMG_BUS_WDATA(23),
      O => or1_out(23)
    );
\int_img_right[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(24),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(24),
      O => or1_out(24)
    );
\int_img_right[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(25),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(25),
      O => or1_out(25)
    );
\int_img_right[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(26),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(26),
      O => or1_out(26)
    );
\int_img_right[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(27),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(27),
      O => or1_out(27)
    );
\int_img_right[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(28),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(28),
      O => or1_out(28)
    );
\int_img_right[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(29),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(29),
      O => or1_out(29)
    );
\int_img_right[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(2),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(2),
      O => or1_out(2)
    );
\int_img_right[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(30),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(30),
      O => or1_out(30)
    );
\int_img_right[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \waddr_reg_n_2_[0]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \int_img_right[31]_i_3_n_2\,
      O => p_0_in15_out
    );
\int_img_right[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(31),
      I1 => s_axi_IMG_BUS_WSTRB(3),
      I2 => s_axi_IMG_BUS_WDATA(31),
      O => or1_out(31)
    );
\int_img_right[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_IMG_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \waddr_reg_n_2_[1]\,
      O => \int_img_right[31]_i_3_n_2\
    );
\int_img_right[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(3),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(3),
      O => or1_out(3)
    );
\int_img_right[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(4),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(4),
      O => or1_out(4)
    );
\int_img_right[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(5),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(5),
      O => or1_out(5)
    );
\int_img_right[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(6),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(6),
      O => or1_out(6)
    );
\int_img_right[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(7),
      I1 => s_axi_IMG_BUS_WSTRB(0),
      I2 => s_axi_IMG_BUS_WDATA(7),
      O => or1_out(7)
    );
\int_img_right[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(8),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(8),
      O => or1_out(8)
    );
\int_img_right[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^img_right\(9),
      I1 => s_axi_IMG_BUS_WSTRB(1),
      I2 => s_axi_IMG_BUS_WDATA(9),
      O => or1_out(9)
    );
\int_img_right_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(0),
      Q => \^img_right\(0),
      R => '0'
    );
\int_img_right_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(10),
      Q => \^img_right\(10),
      R => '0'
    );
\int_img_right_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(11),
      Q => \^img_right\(11),
      R => '0'
    );
\int_img_right_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(12),
      Q => \^img_right\(12),
      R => '0'
    );
\int_img_right_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(13),
      Q => \^img_right\(13),
      R => '0'
    );
\int_img_right_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(14),
      Q => \^img_right\(14),
      R => '0'
    );
\int_img_right_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(15),
      Q => \^img_right\(15),
      R => '0'
    );
\int_img_right_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(16),
      Q => \^img_right\(16),
      R => '0'
    );
\int_img_right_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(17),
      Q => \^img_right\(17),
      R => '0'
    );
\int_img_right_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(18),
      Q => \^img_right\(18),
      R => '0'
    );
\int_img_right_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(19),
      Q => \^img_right\(19),
      R => '0'
    );
\int_img_right_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(1),
      Q => \^img_right\(1),
      R => '0'
    );
\int_img_right_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(20),
      Q => \^img_right\(20),
      R => '0'
    );
\int_img_right_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(21),
      Q => \^img_right\(21),
      R => '0'
    );
\int_img_right_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(22),
      Q => \^img_right\(22),
      R => '0'
    );
\int_img_right_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(23),
      Q => \^img_right\(23),
      R => '0'
    );
\int_img_right_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(24),
      Q => \^img_right\(24),
      R => '0'
    );
\int_img_right_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(25),
      Q => \^img_right\(25),
      R => '0'
    );
\int_img_right_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(26),
      Q => \^img_right\(26),
      R => '0'
    );
\int_img_right_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(27),
      Q => \^img_right\(27),
      R => '0'
    );
\int_img_right_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(28),
      Q => \^img_right\(28),
      R => '0'
    );
\int_img_right_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(29),
      Q => \^img_right\(29),
      R => '0'
    );
\int_img_right_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(2),
      Q => \^img_right\(2),
      R => '0'
    );
\int_img_right_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(30),
      Q => \^img_right\(30),
      R => '0'
    );
\int_img_right_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(31),
      Q => \^img_right\(31),
      R => '0'
    );
\int_img_right_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(3),
      Q => \^img_right\(3),
      R => '0'
    );
\int_img_right_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(4),
      Q => \^img_right\(4),
      R => '0'
    );
\int_img_right_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(5),
      Q => \^img_right\(5),
      R => '0'
    );
\int_img_right_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(6),
      Q => \^img_right\(6),
      R => '0'
    );
\int_img_right_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(7),
      Q => \^img_right\(7),
      R => '0'
    );
\int_img_right_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(8),
      Q => \^img_right\(8),
      R => '0'
    );
\int_img_right_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(9),
      Q => \^img_right\(9),
      R => '0'
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_IMG_BUS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_2_[0]\,
      I3 => int_ap_ready_i_1_n_2,
      I4 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => s_axi_IMG_BUS_WSTRB(0),
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[2]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \int_img_left[31]_i_3_n_2\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_IMG_BUS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => int_ap_ready_i_1_n_2,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => ARESET
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => p_1_in,
      R => ARESET
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_2_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_2,
      O => interrupt
    );
\ni_reg_220[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => E(0),
      O => SR(0)
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEEAAFA"
    )
        port map (
      I0 => \rdata_data[0]_i_2_n_2\,
      I1 => \rdata_data[0]_i_3_n_2\,
      I2 => \rdata_data[0]_i_4_n_2\,
      I3 => s_axi_IMG_BUS_ARADDR(2),
      I4 => s_axi_IMG_BUS_ARADDR(3),
      I5 => \rdata_data[1]_i_5_n_2\,
      O => rdata_data(0)
    );
\rdata_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(2),
      I1 => s_axi_IMG_BUS_ARADDR(4),
      I2 => s_axi_IMG_BUS_ARADDR(5),
      I3 => int_gie_reg_n_2,
      I4 => s_axi_IMG_BUS_ARADDR(3),
      I5 => \int_isr_reg_n_2_[0]\,
      O => \rdata_data[0]_i_2_n_2\
    );
\rdata_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \int_ier_reg_n_2_[0]\,
      I1 => \^img_right\(0),
      I2 => \int_img_cost_reg_n_2_[0]\,
      I3 => s_axi_IMG_BUS_ARADDR(5),
      I4 => s_axi_IMG_BUS_ARADDR(4),
      O => \rdata_data[0]_i_3_n_2\
    );
\rdata_data[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => ap_start,
      I1 => \^img_left\(0),
      I2 => \^disp_out\(0),
      I3 => s_axi_IMG_BUS_ARADDR(5),
      I4 => s_axi_IMG_BUS_ARADDR(4),
      O => \rdata_data[0]_i_4_n_2\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(10),
      I1 => \^img_right\(10),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(10),
      I5 => \int_img_cost_reg_n_2_[10]\,
      O => \rdata_data[10]_i_1_n_2\
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(11),
      I1 => \^img_right\(11),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(11),
      I5 => \int_img_cost_reg_n_2_[11]\,
      O => \rdata_data[11]_i_1_n_2\
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(12),
      I1 => \^img_right\(12),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(12),
      I5 => \int_img_cost_reg_n_2_[12]\,
      O => \rdata_data[12]_i_1_n_2\
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(13),
      I1 => \^img_right\(13),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(13),
      I5 => \int_img_cost_reg_n_2_[13]\,
      O => \rdata_data[13]_i_1_n_2\
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(14),
      I1 => \^img_right\(14),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(14),
      I5 => \int_img_cost_reg_n_2_[14]\,
      O => \rdata_data[14]_i_1_n_2\
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(15),
      I1 => \^img_right\(15),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(15),
      I5 => \int_img_cost_reg_n_2_[15]\,
      O => \rdata_data[15]_i_1_n_2\
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(16),
      I1 => \^img_right\(16),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(16),
      I5 => \int_img_cost_reg_n_2_[16]\,
      O => \rdata_data[16]_i_1_n_2\
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(17),
      I1 => \^img_right\(17),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(17),
      I5 => \int_img_cost_reg_n_2_[17]\,
      O => \rdata_data[17]_i_1_n_2\
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(18),
      I1 => \^img_right\(18),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(18),
      I5 => \int_img_cost_reg_n_2_[18]\,
      O => \rdata_data[18]_i_1_n_2\
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(19),
      I1 => \^img_right\(19),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(19),
      I5 => \int_img_cost_reg_n_2_[19]\,
      O => \rdata_data[19]_i_1_n_2\
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEEAAFA"
    )
        port map (
      I0 => \rdata_data[1]_i_2_n_2\,
      I1 => \rdata_data[1]_i_3_n_2\,
      I2 => \rdata_data[1]_i_4_n_2\,
      I3 => s_axi_IMG_BUS_ARADDR(2),
      I4 => s_axi_IMG_BUS_ARADDR(3),
      I5 => \rdata_data[1]_i_5_n_2\,
      O => rdata_data(1)
    );
\rdata_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(2),
      I1 => p_1_in,
      I2 => s_axi_IMG_BUS_ARADDR(5),
      I3 => s_axi_IMG_BUS_ARADDR(4),
      I4 => s_axi_IMG_BUS_ARADDR(3),
      O => \rdata_data[1]_i_2_n_2\
    );
\rdata_data[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_0_in,
      I1 => \^img_right\(1),
      I2 => \int_img_cost_reg_n_2_[1]\,
      I3 => s_axi_IMG_BUS_ARADDR(5),
      I4 => s_axi_IMG_BUS_ARADDR(4),
      O => \rdata_data[1]_i_3_n_2\
    );
\rdata_data[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => data0(1),
      I1 => \^img_left\(1),
      I2 => \^disp_out\(1),
      I3 => s_axi_IMG_BUS_ARADDR(5),
      I4 => s_axi_IMG_BUS_ARADDR(4),
      O => \rdata_data[1]_i_4_n_2\
    );
\rdata_data[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(1),
      I1 => s_axi_IMG_BUS_ARADDR(0),
      O => \rdata_data[1]_i_5_n_2\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(20),
      I1 => \^img_right\(20),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(20),
      I5 => \int_img_cost_reg_n_2_[20]\,
      O => \rdata_data[20]_i_1_n_2\
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(21),
      I1 => \^img_right\(21),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(21),
      I5 => \int_img_cost_reg_n_2_[21]\,
      O => \rdata_data[21]_i_1_n_2\
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(22),
      I1 => \^img_right\(22),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(22),
      I5 => \int_img_cost_reg_n_2_[22]\,
      O => \rdata_data[22]_i_1_n_2\
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(23),
      I1 => \^img_right\(23),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(23),
      I5 => \int_img_cost_reg_n_2_[23]\,
      O => \rdata_data[23]_i_1_n_2\
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(24),
      I1 => \^img_right\(24),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(24),
      I5 => \int_img_cost_reg_n_2_[24]\,
      O => \rdata_data[24]_i_1_n_2\
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(25),
      I1 => \^img_right\(25),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(25),
      I5 => \int_img_cost_reg_n_2_[25]\,
      O => \rdata_data[25]_i_1_n_2\
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(26),
      I1 => \^img_right\(26),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(26),
      I5 => \int_img_cost_reg_n_2_[26]\,
      O => \rdata_data[26]_i_1_n_2\
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(27),
      I1 => \^img_right\(27),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(27),
      I5 => \int_img_cost_reg_n_2_[27]\,
      O => \rdata_data[27]_i_1_n_2\
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(28),
      I1 => \^img_right\(28),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(28),
      I5 => \int_img_cost_reg_n_2_[28]\,
      O => \rdata_data[28]_i_1_n_2\
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(29),
      I1 => \^img_right\(29),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(29),
      I5 => \int_img_cost_reg_n_2_[29]\,
      O => \rdata_data[29]_i_1_n_2\
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(1),
      I1 => s_axi_IMG_BUS_ARADDR(0),
      I2 => s_axi_IMG_BUS_ARADDR(2),
      I3 => \rdata_data[2]_i_2_n_2\,
      O => rdata_data(2)
    );
\rdata_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata_data[2]_i_3_n_2\,
      I1 => \^img_right\(2),
      I2 => s_axi_IMG_BUS_ARADDR(3),
      I3 => s_axi_IMG_BUS_ARADDR(4),
      I4 => s_axi_IMG_BUS_ARADDR(5),
      I5 => \int_img_cost_reg_n_2_[2]\,
      O => \rdata_data[2]_i_2_n_2\
    );
\rdata_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(4),
      I1 => s_axi_IMG_BUS_ARADDR(5),
      I2 => \^disp_out\(2),
      I3 => \^img_left\(2),
      I4 => data0(2),
      I5 => s_axi_IMG_BUS_ARADDR(3),
      O => \rdata_data[2]_i_3_n_2\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(30),
      I1 => \^img_right\(30),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(30),
      I5 => \int_img_cost_reg_n_2_[30]\,
      O => \rdata_data[30]_i_1_n_2\
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA88A"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_IMG_BUS_ARADDR(1),
      I2 => s_axi_IMG_BUS_ARADDR(5),
      I3 => s_axi_IMG_BUS_ARADDR(4),
      I4 => s_axi_IMG_BUS_ARADDR(0),
      I5 => s_axi_IMG_BUS_ARADDR(2),
      O => \rdata_data[31]_i_1_n_2\
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_IMG_BUS_ARVALID,
      O => ar_hs
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(31),
      I1 => \^img_right\(31),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(31),
      I5 => \int_img_cost_reg_n_2_[31]\,
      O => \rdata_data[31]_i_3_n_2\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(1),
      I1 => s_axi_IMG_BUS_ARADDR(0),
      I2 => s_axi_IMG_BUS_ARADDR(2),
      I3 => \rdata_data[3]_i_2_n_2\,
      O => rdata_data(3)
    );
\rdata_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata_data[3]_i_3_n_2\,
      I1 => \^img_right\(3),
      I2 => s_axi_IMG_BUS_ARADDR(3),
      I3 => s_axi_IMG_BUS_ARADDR(4),
      I4 => s_axi_IMG_BUS_ARADDR(5),
      I5 => \int_img_cost_reg_n_2_[3]\,
      O => \rdata_data[3]_i_2_n_2\
    );
\rdata_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(4),
      I1 => s_axi_IMG_BUS_ARADDR(5),
      I2 => \^disp_out\(3),
      I3 => \^img_left\(3),
      I4 => data0(3),
      I5 => s_axi_IMG_BUS_ARADDR(3),
      O => \rdata_data[3]_i_3_n_2\
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(4),
      I1 => \^img_right\(4),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(4),
      I5 => \int_img_cost_reg_n_2_[4]\,
      O => \rdata_data[4]_i_1_n_2\
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(5),
      I1 => \^img_right\(5),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(5),
      I5 => \int_img_cost_reg_n_2_[5]\,
      O => \rdata_data[5]_i_1_n_2\
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(6),
      I1 => \^img_right\(6),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(6),
      I5 => \int_img_cost_reg_n_2_[6]\,
      O => \rdata_data[6]_i_1_n_2\
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(1),
      I1 => s_axi_IMG_BUS_ARADDR(0),
      I2 => s_axi_IMG_BUS_ARADDR(2),
      I3 => \rdata_data[7]_i_2_n_2\,
      O => rdata_data(7)
    );
\rdata_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata_data[7]_i_3_n_2\,
      I1 => \^img_right\(7),
      I2 => s_axi_IMG_BUS_ARADDR(3),
      I3 => s_axi_IMG_BUS_ARADDR(4),
      I4 => s_axi_IMG_BUS_ARADDR(5),
      I5 => \int_img_cost_reg_n_2_[7]\,
      O => \rdata_data[7]_i_2_n_2\
    );
\rdata_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_IMG_BUS_ARADDR(4),
      I1 => s_axi_IMG_BUS_ARADDR(5),
      I2 => \^disp_out\(7),
      I3 => \^img_left\(7),
      I4 => data0(7),
      I5 => s_axi_IMG_BUS_ARADDR(3),
      O => \rdata_data[7]_i_3_n_2\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(8),
      I1 => \^img_right\(8),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(8),
      I5 => \int_img_cost_reg_n_2_[8]\,
      O => \rdata_data[8]_i_1_n_2\
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^img_left\(9),
      I1 => \^img_right\(9),
      I2 => s_axi_IMG_BUS_ARADDR(4),
      I3 => s_axi_IMG_BUS_ARADDR(3),
      I4 => \^disp_out\(9),
      I5 => \int_img_cost_reg_n_2_[9]\,
      O => \rdata_data[9]_i_1_n_2\
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(0),
      Q => s_axi_IMG_BUS_RDATA(0),
      R => '0'
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[10]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(10),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[11]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(11),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[12]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(12),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[13]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(13),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[14]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(14),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[15]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(15),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[16]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(16),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[17]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(17),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[18]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(18),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[19]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(19),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(1),
      Q => s_axi_IMG_BUS_RDATA(1),
      R => '0'
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[20]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(20),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[21]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(21),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[22]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(22),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[23]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(23),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[24]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(24),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[25]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(25),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[26]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(26),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[27]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(27),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[28]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(28),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[29]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(29),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(2),
      Q => s_axi_IMG_BUS_RDATA(2),
      R => '0'
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[30]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(30),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[31]_i_3_n_2\,
      Q => s_axi_IMG_BUS_RDATA(31),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(3),
      Q => s_axi_IMG_BUS_RDATA(3),
      R => '0'
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[4]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(4),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[5]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(5),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[6]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(6),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(7),
      Q => s_axi_IMG_BUS_RDATA(7),
      R => '0'
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[8]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(8),
      R => \rdata_data[31]_i_1_n_2\
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[9]_i_1_n_2\,
      Q => s_axi_IMG_BUS_RDATA(9),
      R => \rdata_data[31]_i_1_n_2\
    );
\tmp_1_cast_reg_783[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => int_ap_start_reg_0(0)
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_IMG_BUS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_IMG_BUS_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_IMG_BUS_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_IMG_BUS_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_IMG_BUS_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_IMG_BUS_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_IMG_BUS_AWADDR(5),
      Q => \waddr_reg_n_2_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_disps is
  port (
    load_p2 : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \IMG_BUS_addr_reg_939_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_disp_out_m_img_AWADDR : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IMG_BUS_addr_read_reg_954_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_comp_disps_fu_347_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    COST_BUS_RREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_cost_in_m_img_ARADDR : out STD_LOGIC_VECTOR ( 20 downto 0 );
    IMG_BUS_AWREADY : in STD_LOGIC;
    IMG_BUS_WREADY : in STD_LOGIC;
    \waddr_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IMG_BUS_BVALID : in STD_LOGIC;
    \phi_mul_reg_115_reg[0]_0\ : in STD_LOGIC;
    IMG_BUS_AWID2 : in STD_LOGIC;
    \data_p2_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_tmp_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I_RVALID : in STD_LOGIC;
    COST_BUS_ARREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    m_axi_cost_in_m_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_disps : entity is "comp_disps";
end bd_0_hls_inst_0_comp_disps;

architecture STRUCTURE of bd_0_hls_inst_0_comp_disps is
  signal \ap_CS_fsm[0]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_2_n_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[15]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm116_out : STD_LOGIC;
  signal ap_block_state2_io19_out : STD_LOGIC;
  signal ap_ready : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2 : STD_LOGIC;
  signal d_fu_278_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal d_reg_354 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal exitcond3_fu_179_p2 : STD_LOGIC;
  signal exitcond_fu_272_p2 : STD_LOGIC;
  signal i_assign_1_reg_104 : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_assign_1_reg_104_reg_n_2_[7]\ : STD_LOGIC;
  signal i_fu_185_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_reg_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_reg_316[7]_i_4_n_2\ : STD_LOGIC;
  signal \i_reg_316[7]_i_5_n_2\ : STD_LOGIC;
  signal j_assign_2_reg_127 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal j_fu_212_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal j_reg_330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_reg_330[7]_i_2_n_2\ : STD_LOGIC;
  signal m_axi_cost_in_m_img_RREADY : STD_LOGIC;
  signal \^m_axi_disp_out_m_img_awaddr\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_axi_disp_out_m_img_BREADY : STD_LOGIC;
  signal m_axi_disp_out_m_img_WDATA : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal min_c_1_reg_359 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal min_c_reg_150 : STD_LOGIC;
  signal \min_c_reg_150[31]_i_10_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_11_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_13_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_14_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_15_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_16_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_17_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_18_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_19_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_20_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_22_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_23_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_24_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_25_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_26_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_27_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_28_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_29_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_30_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_31_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_32_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_33_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_34_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_35_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_36_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_37_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_4_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_5_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_6_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_7_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_8_n_2\ : STD_LOGIC;
  signal \min_c_reg_150[31]_i_9_n_2\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_12_n_4\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_12_n_5\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_21_n_4\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_21_n_5\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \min_c_reg_150_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[0]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[10]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[11]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[12]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[13]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[14]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[15]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[16]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[17]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[18]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[19]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[1]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[20]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[21]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[22]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[23]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[24]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[25]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[26]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[27]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[28]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[29]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[2]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[30]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[31]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[3]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[4]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[5]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[6]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[7]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[8]\ : STD_LOGIC;
  signal \min_c_reg_150_reg_n_2_[9]\ : STD_LOGIC;
  signal \min_d1_reg_138[4]_i_1_n_2\ : STD_LOGIC;
  signal \min_d1_reg_138[4]_i_2_n_2\ : STD_LOGIC;
  signal min_d_cast1_reg_346 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \min_d_reg_162[4]_i_1_n_2\ : STD_LOGIC;
  signal \min_d_reg_162_reg_n_2_[0]\ : STD_LOGIC;
  signal \min_d_reg_162_reg_n_2_[1]\ : STD_LOGIC;
  signal \min_d_reg_162_reg_n_2_[2]\ : STD_LOGIC;
  signal \min_d_reg_162_reg_n_2_[3]\ : STD_LOGIC;
  signal \min_d_reg_162_reg_n_2_[4]\ : STD_LOGIC;
  signal next_mul_fu_173_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal next_mul_reg_308 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \next_mul_reg_308[8]_i_2_n_2\ : STD_LOGIC;
  signal \next_mul_reg_308[8]_i_3_n_2\ : STD_LOGIC;
  signal \next_mul_reg_308[8]_i_4_n_2\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_308_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_fu_218_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_9_reg_335 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_9_reg_3351 : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[11]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[15]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[19]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[19]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[19]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[19]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[21]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[21]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[21]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[21]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[21]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[21]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_335_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[7]_i_3__2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__2_n_2\ : STD_LOGIC;
  signal \NLW_min_c_reg_150_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_min_c_reg_150_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_min_c_reg_150_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_min_c_reg_150_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_mul_reg_308_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_next_mul_reg_308_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_9_reg_335_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_9_reg_335_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_9_reg_335_reg[21]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_9_reg_335_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_6\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair419";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY_i_1 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \d_reg_354[0]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \d_reg_354[1]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \d_reg_354[2]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \d_reg_354[3]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \d_reg_354[4]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \data_p2[15]_i_2\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \data_p2[29]_i_1__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of grp_comp_disps_fu_347_ap_start_reg_i_1 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \i_reg_316[0]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \i_reg_316[1]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \i_reg_316[2]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \i_reg_316[3]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \i_reg_316[4]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \i_reg_316[6]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \i_reg_316[7]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \i_reg_316[7]_i_5\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \j_reg_330[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \j_reg_330[1]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \j_reg_330[2]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \j_reg_330[3]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \j_reg_330[4]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \j_reg_330[6]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \j_reg_330[7]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of mem_reg_i_23 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \tmp_9_reg_335[21]_i_3\ : label is "soft_lutpair414";
begin
  \ap_CS_fsm_reg[15]_0\(1 downto 0) <= \^ap_cs_fsm_reg[15]_0\(1 downto 0);
  \ap_CS_fsm_reg[29]\ <= \^ap_cs_fsm_reg[29]\;
  m_axi_disp_out_m_img_AWADDR(15 downto 0) <= \^m_axi_disp_out_m_img_awaddr\(15 downto 0);
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => Q(1),
      I1 => \waddr_reg[7]\,
      I2 => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY,
      I3 => ap_CS_fsm_state2,
      I4 => exitcond3_fu_179_p2,
      O => \^ap_cs_fsm_reg[29]\
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => exitcond_fu_272_p2,
      I2 => I_RVALID,
      I3 => \waddr_reg[7]\,
      O => COST_BUS_RREADY
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \phi_mul_reg_115_reg[0]_0\,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_ready,
      I3 => \ap_CS_fsm[0]_i_3_n_2\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond3_fu_179_p2,
      O => ap_ready
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_4_n_2\,
      I1 => \^ap_cs_fsm_reg[15]_0\(0),
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => \ap_CS_fsm[0]_i_5_n_2\,
      I5 => \ap_CS_fsm[0]_i_6_n_2\,
      O => \ap_CS_fsm[0]_i_3_n_2\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[7]\,
      I1 => \ap_CS_fsm_reg_n_2_[6]\,
      I2 => \ap_CS_fsm_reg_n_2_[5]\,
      I3 => \ap_CS_fsm_reg_n_2_[4]\,
      O => \ap_CS_fsm[0]_i_4_n_2\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state10,
      I3 => \ap_CS_fsm_reg_n_2_[8]\,
      O => \ap_CS_fsm[0]_i_5_n_2\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[15]_0\(1),
      I1 => \ap_CS_fsm_reg_n_2_[14]\,
      I2 => \ap_CS_fsm_reg_n_2_[13]\,
      I3 => \ap_CS_fsm_reg_n_2_[12]\,
      O => \ap_CS_fsm[0]_i_6_n_2\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFFF2"
    )
        port map (
      I0 => \ap_CS_fsm[10]_i_2_n_2\,
      I1 => \waddr[7]_i_3__2_n_2\,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state11,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"110F"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2,
      I1 => IMG_BUS_WREADY,
      I2 => I_RVALID,
      I3 => exitcond_fu_272_p2,
      O => \ap_CS_fsm[10]_i_2_n_2\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => exitcond_fu_272_p2,
      I2 => I_RVALID,
      I3 => \ap_CS_fsm[11]_i_2_n_2\,
      O => \ap_CS_fsm[11]_i_1_n_2\
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => exitcond_fu_272_p2,
      I2 => IMG_BUS_WREADY,
      I3 => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2,
      O => \ap_CS_fsm[11]_i_2_n_2\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \tmp_9_reg_335[21]_i_3_n_2\,
      I2 => j_assign_2_reg_127(7),
      I3 => j_assign_2_reg_127(6),
      I4 => j_assign_2_reg_127(4),
      I5 => j_assign_2_reg_127(5),
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => IMG_BUS_BVALID,
      I1 => \^ap_cs_fsm_reg[15]_0\(1),
      I2 => \ap_CS_fsm_reg_n_2_[14]\,
      O => ap_NS_fsm(15)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => IMG_BUS_BVALID,
      I1 => \^ap_cs_fsm_reg[15]_0\(1),
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => \phi_mul_reg_115_reg[0]_0\,
      I4 => ap_CS_fsm_state2,
      I5 => ap_block_state2_io19_out,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => IMG_BUS_AWREADY,
      I1 => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY,
      I2 => exitcond3_fu_179_p2,
      O => ap_block_state2_io19_out
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => IMG_BUS_AWID2,
      I1 => \phi_mul_reg_115_reg[0]_0\,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => ap_ready,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F888F88888"
    )
        port map (
      I0 => Q(3),
      I1 => IMG_BUS_BVALID,
      I2 => Q(0),
      I3 => \phi_mul_reg_115_reg[0]_0\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => ap_ready,
      O => D(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545400FF0000"
    )
        port map (
      I0 => exitcond3_fu_179_p2,
      I1 => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY,
      I2 => IMG_BUS_AWREADY,
      I3 => \ap_CS_fsm[11]_i_2_n_2\,
      I4 => ap_CS_fsm_state11,
      I5 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => tmp_9_reg_3351,
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[15]_0\(0),
      I3 => COST_BUS_ARREADY,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[15]_0\(0),
      I1 => COST_BUS_ARREADY,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ARESET
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ARESET
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[11]_i_1_n_2\,
      Q => ap_CS_fsm_state12,
      R => ARESET
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => \ap_CS_fsm_reg_n_2_[12]\,
      R => ARESET
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[12]\,
      Q => \ap_CS_fsm_reg_n_2_[13]\,
      R => ARESET
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[13]\,
      Q => \ap_CS_fsm_reg_n_2_[14]\,
      R => ARESET
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => \^ap_cs_fsm_reg[15]_0\(1),
      R => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[15]_0\(0),
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \ap_CS_fsm_reg_n_2_[4]\,
      R => ARESET
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[4]\,
      Q => \ap_CS_fsm_reg_n_2_[5]\,
      R => ARESET
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[5]\,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ARESET
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[6]\,
      Q => \ap_CS_fsm_reg_n_2_[7]\,
      R => ARESET
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[7]\,
      Q => \ap_CS_fsm_reg_n_2_[8]\,
      R => ARESET
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[8]\,
      Q => ap_CS_fsm_state10,
      R => ARESET
    );
ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY,
      I3 => exitcond3_fu_179_p2,
      O => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY_i_1_n_2
    );
ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY_i_1_n_2,
      Q => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY,
      R => '0'
    );
ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2,
      I2 => exitcond_fu_272_p2,
      I3 => ap_CS_fsm_state11,
      O => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_i_1_n_2
    );
ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_i_1_n_2,
      Q => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2,
      R => '0'
    );
\d_reg_354[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \min_d_reg_162_reg_n_2_[0]\,
      O => d_fu_278_p2(0)
    );
\d_reg_354[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \min_d_reg_162_reg_n_2_[0]\,
      I1 => \min_d_reg_162_reg_n_2_[1]\,
      O => d_fu_278_p2(1)
    );
\d_reg_354[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \min_d_reg_162_reg_n_2_[0]\,
      I1 => \min_d_reg_162_reg_n_2_[1]\,
      I2 => \min_d_reg_162_reg_n_2_[2]\,
      O => d_fu_278_p2(2)
    );
\d_reg_354[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \min_d_reg_162_reg_n_2_[2]\,
      I1 => \min_d_reg_162_reg_n_2_[1]\,
      I2 => \min_d_reg_162_reg_n_2_[0]\,
      I3 => \min_d_reg_162_reg_n_2_[3]\,
      O => d_fu_278_p2(3)
    );
\d_reg_354[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \min_d_reg_162_reg_n_2_[3]\,
      I1 => \min_d_reg_162_reg_n_2_[0]\,
      I2 => \min_d_reg_162_reg_n_2_[1]\,
      I3 => \min_d_reg_162_reg_n_2_[2]\,
      I4 => \min_d_reg_162_reg_n_2_[4]\,
      O => d_fu_278_p2(4)
    );
\d_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => d_fu_278_p2(0),
      Q => d_reg_354(0),
      R => '0'
    );
\d_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => d_fu_278_p2(1),
      Q => d_reg_354(1),
      R => '0'
    );
\d_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => d_fu_278_p2(2),
      Q => d_reg_354(2),
      R => '0'
    );
\d_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => d_fu_278_p2(3),
      Q => d_reg_354(3),
      R => '0'
    );
\d_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => d_fu_278_p2(4),
      Q => d_reg_354(4),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(0),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(0),
      O => \IMG_BUS_addr_reg_939_reg[15]\(0)
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(10),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(10),
      O => \IMG_BUS_addr_reg_939_reg[15]\(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(11),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(11),
      O => \IMG_BUS_addr_reg_939_reg[15]\(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(12),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(12),
      O => \IMG_BUS_addr_reg_939_reg[15]\(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(13),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(13),
      O => \IMG_BUS_addr_reg_939_reg[15]\(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(14),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(14),
      O => \IMG_BUS_addr_reg_939_reg[15]\(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[29]\,
      I1 => IMG_BUS_AWREADY,
      O => load_p2
    );
\data_p2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(15),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(15),
      O => \IMG_BUS_addr_reg_939_reg[15]\(15)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(1),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(1),
      O => \IMG_BUS_addr_reg_939_reg[15]\(1)
    );
\data_p2[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[15]_0\(0),
      I1 => \waddr_reg[7]\,
      I2 => COST_BUS_ARREADY,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(2),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(2),
      O => \IMG_BUS_addr_reg_939_reg[15]\(2)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(3),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(3),
      O => \IMG_BUS_addr_reg_939_reg[15]\(3)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(4),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(4),
      O => \IMG_BUS_addr_reg_939_reg[15]\(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(5),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(5),
      O => \IMG_BUS_addr_reg_939_reg[15]\(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(6),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(6),
      O => \IMG_BUS_addr_reg_939_reg[15]\(6)
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(7),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(7),
      O => \IMG_BUS_addr_reg_939_reg[15]\(7)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(8),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(8),
      O => \IMG_BUS_addr_reg_939_reg[15]\(8)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p2_reg[15]\(9),
      I1 => Q(1),
      I2 => \^m_axi_disp_out_m_img_awaddr\(9),
      O => \IMG_BUS_addr_reg_939_reg[15]\(9)
    );
grp_comp_disps_fu_347_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ap_ready,
      I1 => IMG_BUS_AWID2,
      I2 => \phi_mul_reg_115_reg[0]_0\,
      O => grp_comp_disps_fu_347_ap_start_reg_reg
    );
\i_assign_1_reg_104[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \phi_mul_reg_115_reg[0]_0\,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => \^ap_cs_fsm_reg[15]_0\(1),
      I3 => IMG_BUS_BVALID,
      O => i_assign_1_reg_104
    );
\i_assign_1_reg_104[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[15]_0\(1),
      I1 => IMG_BUS_BVALID,
      O => m_axi_disp_out_m_img_BREADY
    );
\i_assign_1_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(0),
      Q => \i_assign_1_reg_104_reg_n_2_[0]\,
      R => i_assign_1_reg_104
    );
\i_assign_1_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(1),
      Q => \i_assign_1_reg_104_reg_n_2_[1]\,
      R => i_assign_1_reg_104
    );
\i_assign_1_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(2),
      Q => \i_assign_1_reg_104_reg_n_2_[2]\,
      R => i_assign_1_reg_104
    );
\i_assign_1_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(3),
      Q => \i_assign_1_reg_104_reg_n_2_[3]\,
      R => i_assign_1_reg_104
    );
\i_assign_1_reg_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(4),
      Q => \i_assign_1_reg_104_reg_n_2_[4]\,
      R => i_assign_1_reg_104
    );
\i_assign_1_reg_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(5),
      Q => \i_assign_1_reg_104_reg_n_2_[5]\,
      R => i_assign_1_reg_104
    );
\i_assign_1_reg_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(6),
      Q => \i_assign_1_reg_104_reg_n_2_[6]\,
      R => i_assign_1_reg_104
    );
\i_assign_1_reg_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => i_reg_316(7),
      Q => \i_assign_1_reg_104_reg_n_2_[7]\,
      R => i_assign_1_reg_104
    );
\i_assign_reg_314[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA20AA20AA20"
    )
        port map (
      I0 => Q(0),
      I1 => \phi_mul_reg_115_reg[0]_0\,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => ap_ready,
      I4 => Q(3),
      I5 => IMG_BUS_BVALID,
      O => SR(0)
    );
\i_reg_316[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[0]\,
      O => i_fu_185_p2(0)
    );
\i_reg_316[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[0]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[1]\,
      O => i_fu_185_p2(1)
    );
\i_reg_316[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[1]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[0]\,
      I2 => \i_assign_1_reg_104_reg_n_2_[2]\,
      O => i_fu_185_p2(2)
    );
\i_reg_316[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[2]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[0]\,
      I2 => \i_assign_1_reg_104_reg_n_2_[1]\,
      I3 => \i_assign_1_reg_104_reg_n_2_[3]\,
      O => i_fu_185_p2(3)
    );
\i_reg_316[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[3]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[1]\,
      I2 => \i_assign_1_reg_104_reg_n_2_[0]\,
      I3 => \i_assign_1_reg_104_reg_n_2_[2]\,
      I4 => \i_assign_1_reg_104_reg_n_2_[4]\,
      O => i_fu_185_p2(4)
    );
\i_reg_316[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[2]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[0]\,
      I2 => \i_assign_1_reg_104_reg_n_2_[1]\,
      I3 => \i_assign_1_reg_104_reg_n_2_[3]\,
      I4 => \i_assign_1_reg_104_reg_n_2_[4]\,
      I5 => \i_assign_1_reg_104_reg_n_2_[5]\,
      O => i_fu_185_p2(5)
    );
\i_reg_316[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_316[7]_i_4_n_2\,
      I1 => \i_assign_1_reg_104_reg_n_2_[6]\,
      O => i_fu_185_p2(6)
    );
\i_reg_316[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond3_fu_179_p2,
      I2 => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY,
      I3 => IMG_BUS_AWREADY,
      O => p_22_in
    );
\i_reg_316[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[6]\,
      I1 => \i_reg_316[7]_i_4_n_2\,
      I2 => \i_assign_1_reg_104_reg_n_2_[7]\,
      O => i_fu_185_p2(7)
    );
\i_reg_316[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[4]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[5]\,
      I2 => \i_assign_1_reg_104_reg_n_2_[7]\,
      I3 => \i_assign_1_reg_104_reg_n_2_[6]\,
      I4 => \i_reg_316[7]_i_5_n_2\,
      O => exitcond3_fu_179_p2
    );
\i_reg_316[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[2]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[0]\,
      I2 => \i_assign_1_reg_104_reg_n_2_[1]\,
      I3 => \i_assign_1_reg_104_reg_n_2_[3]\,
      I4 => \i_assign_1_reg_104_reg_n_2_[4]\,
      I5 => \i_assign_1_reg_104_reg_n_2_[5]\,
      O => \i_reg_316[7]_i_4_n_2\
    );
\i_reg_316[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \i_assign_1_reg_104_reg_n_2_[1]\,
      I1 => \i_assign_1_reg_104_reg_n_2_[0]\,
      I2 => \i_assign_1_reg_104_reg_n_2_[3]\,
      I3 => \i_assign_1_reg_104_reg_n_2_[2]\,
      O => \i_reg_316[7]_i_5_n_2\
    );
\i_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(0),
      Q => i_reg_316(0),
      R => '0'
    );
\i_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(1),
      Q => i_reg_316(1),
      R => '0'
    );
\i_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(2),
      Q => i_reg_316(2),
      R => '0'
    );
\i_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(3),
      Q => i_reg_316(3),
      R => '0'
    );
\i_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(4),
      Q => i_reg_316(4),
      R => '0'
    );
\i_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(5),
      Q => i_reg_316(5),
      R => '0'
    );
\i_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(6),
      Q => i_reg_316(6),
      R => '0'
    );
\i_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => i_fu_185_p2(7),
      Q => i_reg_316(7),
      R => '0'
    );
\j_assign_2_reg_127[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_reg_ioackin_m_axi_disp_out_m_img_AWREADY,
      I2 => IMG_BUS_AWREADY,
      I3 => exitcond3_fu_179_p2,
      O => ap_NS_fsm116_out
    );
\j_assign_2_reg_127[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2_n_2\,
      O => ap_NS_fsm1
    );
\j_assign_2_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(0),
      Q => j_assign_2_reg_127(0),
      R => ap_NS_fsm116_out
    );
\j_assign_2_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(1),
      Q => j_assign_2_reg_127(1),
      R => ap_NS_fsm116_out
    );
\j_assign_2_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(2),
      Q => j_assign_2_reg_127(2),
      R => ap_NS_fsm116_out
    );
\j_assign_2_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(3),
      Q => j_assign_2_reg_127(3),
      R => ap_NS_fsm116_out
    );
\j_assign_2_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(4),
      Q => j_assign_2_reg_127(4),
      R => ap_NS_fsm116_out
    );
\j_assign_2_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(5),
      Q => j_assign_2_reg_127(5),
      R => ap_NS_fsm116_out
    );
\j_assign_2_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(6),
      Q => j_assign_2_reg_127(6),
      R => ap_NS_fsm116_out
    );
\j_assign_2_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_330(7),
      Q => j_assign_2_reg_127(7),
      R => ap_NS_fsm116_out
    );
\j_reg_330[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_assign_2_reg_127(0),
      O => j_fu_212_p2(0)
    );
\j_reg_330[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_assign_2_reg_127(0),
      I1 => j_assign_2_reg_127(1),
      O => j_fu_212_p2(1)
    );
\j_reg_330[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_assign_2_reg_127(1),
      I1 => j_assign_2_reg_127(0),
      I2 => j_assign_2_reg_127(2),
      O => j_fu_212_p2(2)
    );
\j_reg_330[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_assign_2_reg_127(2),
      I1 => j_assign_2_reg_127(0),
      I2 => j_assign_2_reg_127(1),
      I3 => j_assign_2_reg_127(3),
      O => j_fu_212_p2(3)
    );
\j_reg_330[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_assign_2_reg_127(3),
      I1 => j_assign_2_reg_127(1),
      I2 => j_assign_2_reg_127(0),
      I3 => j_assign_2_reg_127(2),
      I4 => j_assign_2_reg_127(4),
      O => j_fu_212_p2(4)
    );
\j_reg_330[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_assign_2_reg_127(2),
      I1 => j_assign_2_reg_127(0),
      I2 => j_assign_2_reg_127(1),
      I3 => j_assign_2_reg_127(3),
      I4 => j_assign_2_reg_127(4),
      I5 => j_assign_2_reg_127(5),
      O => j_fu_212_p2(5)
    );
\j_reg_330[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_reg_330[7]_i_2_n_2\,
      I1 => j_assign_2_reg_127(6),
      O => j_fu_212_p2(6)
    );
\j_reg_330[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => j_assign_2_reg_127(6),
      I1 => \j_reg_330[7]_i_2_n_2\,
      I2 => j_assign_2_reg_127(7),
      O => j_fu_212_p2(7)
    );
\j_reg_330[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_assign_2_reg_127(2),
      I1 => j_assign_2_reg_127(0),
      I2 => j_assign_2_reg_127(1),
      I3 => j_assign_2_reg_127(3),
      I4 => j_assign_2_reg_127(4),
      I5 => j_assign_2_reg_127(5),
      O => \j_reg_330[7]_i_2_n_2\
    );
\j_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(0),
      Q => j_reg_330(0),
      R => '0'
    );
\j_reg_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(1),
      Q => j_reg_330(1),
      R => '0'
    );
\j_reg_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(2),
      Q => j_reg_330(2),
      R => '0'
    );
\j_reg_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(3),
      Q => j_reg_330(3),
      R => '0'
    );
\j_reg_330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(4),
      Q => j_reg_330(4),
      R => '0'
    );
\j_reg_330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(5),
      Q => j_reg_330(5),
      R => '0'
    );
\j_reg_330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(6),
      Q => j_reg_330(6),
      R => '0'
    );
\j_reg_330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_fu_212_p2(7),
      Q => j_reg_330(7),
      R => '0'
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_tmp_reg[4]\(1),
      I1 => Q(2),
      I2 => m_axi_disp_out_m_img_WDATA(4),
      O => \IMG_BUS_addr_read_reg_954_reg[1]\(4)
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_tmp_reg[4]\(0),
      I1 => Q(2),
      I2 => m_axi_disp_out_m_img_WDATA(3),
      O => \IMG_BUS_addr_read_reg_954_reg[1]\(3)
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_disp_out_m_img_WDATA(2),
      I1 => Q(2),
      O => \IMG_BUS_addr_read_reg_954_reg[1]\(2)
    );
mem_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_disp_out_m_img_WDATA(1),
      I1 => Q(2),
      O => \IMG_BUS_addr_read_reg_954_reg[1]\(1)
    );
mem_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_disp_out_m_img_WDATA(0),
      I1 => Q(2),
      O => \IMG_BUS_addr_read_reg_954_reg[1]\(0)
    );
mem_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \waddr_reg[7]\,
      I2 => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2,
      I3 => exitcond_fu_272_p2,
      I4 => ap_CS_fsm_state11,
      O => WEA(0)
    );
mem_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \min_d_reg_162_reg_n_2_[0]\,
      I1 => \min_d_reg_162_reg_n_2_[1]\,
      I2 => \min_d_reg_162_reg_n_2_[2]\,
      I3 => \min_d_reg_162_reg_n_2_[4]\,
      I4 => \min_d_reg_162_reg_n_2_[3]\,
      O => exitcond_fu_272_p2
    );
\min_c_1_reg_359[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => exitcond_fu_272_p2,
      I2 => I_RVALID,
      O => m_axi_cost_in_m_img_RREADY
    );
\min_c_1_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(0),
      Q => min_c_1_reg_359(0),
      R => '0'
    );
\min_c_1_reg_359_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(10),
      Q => min_c_1_reg_359(10),
      R => '0'
    );
\min_c_1_reg_359_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(11),
      Q => min_c_1_reg_359(11),
      R => '0'
    );
\min_c_1_reg_359_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(12),
      Q => min_c_1_reg_359(12),
      R => '0'
    );
\min_c_1_reg_359_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(13),
      Q => min_c_1_reg_359(13),
      R => '0'
    );
\min_c_1_reg_359_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(14),
      Q => min_c_1_reg_359(14),
      R => '0'
    );
\min_c_1_reg_359_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(15),
      Q => min_c_1_reg_359(15),
      R => '0'
    );
\min_c_1_reg_359_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(16),
      Q => min_c_1_reg_359(16),
      R => '0'
    );
\min_c_1_reg_359_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(17),
      Q => min_c_1_reg_359(17),
      R => '0'
    );
\min_c_1_reg_359_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(18),
      Q => min_c_1_reg_359(18),
      R => '0'
    );
\min_c_1_reg_359_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(19),
      Q => min_c_1_reg_359(19),
      R => '0'
    );
\min_c_1_reg_359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(1),
      Q => min_c_1_reg_359(1),
      R => '0'
    );
\min_c_1_reg_359_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(20),
      Q => min_c_1_reg_359(20),
      R => '0'
    );
\min_c_1_reg_359_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(21),
      Q => min_c_1_reg_359(21),
      R => '0'
    );
\min_c_1_reg_359_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(22),
      Q => min_c_1_reg_359(22),
      R => '0'
    );
\min_c_1_reg_359_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(23),
      Q => min_c_1_reg_359(23),
      R => '0'
    );
\min_c_1_reg_359_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(24),
      Q => min_c_1_reg_359(24),
      R => '0'
    );
\min_c_1_reg_359_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(25),
      Q => min_c_1_reg_359(25),
      R => '0'
    );
\min_c_1_reg_359_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(26),
      Q => min_c_1_reg_359(26),
      R => '0'
    );
\min_c_1_reg_359_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(27),
      Q => min_c_1_reg_359(27),
      R => '0'
    );
\min_c_1_reg_359_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(28),
      Q => min_c_1_reg_359(28),
      R => '0'
    );
\min_c_1_reg_359_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(29),
      Q => min_c_1_reg_359(29),
      R => '0'
    );
\min_c_1_reg_359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(2),
      Q => min_c_1_reg_359(2),
      R => '0'
    );
\min_c_1_reg_359_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(30),
      Q => min_c_1_reg_359(30),
      R => '0'
    );
\min_c_1_reg_359_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(31),
      Q => min_c_1_reg_359(31),
      R => '0'
    );
\min_c_1_reg_359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(3),
      Q => min_c_1_reg_359(3),
      R => '0'
    );
\min_c_1_reg_359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(4),
      Q => min_c_1_reg_359(4),
      R => '0'
    );
\min_c_1_reg_359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(5),
      Q => min_c_1_reg_359(5),
      R => '0'
    );
\min_c_1_reg_359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(6),
      Q => min_c_1_reg_359(6),
      R => '0'
    );
\min_c_1_reg_359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(7),
      Q => min_c_1_reg_359(7),
      R => '0'
    );
\min_c_1_reg_359_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(8),
      Q => min_c_1_reg_359(8),
      R => '0'
    );
\min_c_1_reg_359_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_cost_in_m_img_RREADY,
      D => m_axi_cost_in_m_img_RDATA(9),
      Q => min_c_1_reg_359(9),
      R => '0'
    );
\min_c_reg_150[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \min_c_reg_150_reg[31]_i_2_n_2\,
      O => min_c_reg_150
    );
\min_c_reg_150[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(27),
      I1 => \min_c_reg_150_reg_n_2_[27]\,
      I2 => min_c_1_reg_359(26),
      I3 => \min_c_reg_150_reg_n_2_[26]\,
      O => \min_c_reg_150[31]_i_10_n_2\
    );
\min_c_reg_150[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(25),
      I1 => \min_c_reg_150_reg_n_2_[25]\,
      I2 => min_c_1_reg_359(24),
      I3 => \min_c_reg_150_reg_n_2_[24]\,
      O => \min_c_reg_150[31]_i_11_n_2\
    );
\min_c_reg_150[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[23]\,
      I1 => min_c_1_reg_359(23),
      I2 => \min_c_reg_150_reg_n_2_[22]\,
      I3 => min_c_1_reg_359(22),
      O => \min_c_reg_150[31]_i_13_n_2\
    );
\min_c_reg_150[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[21]\,
      I1 => min_c_1_reg_359(21),
      I2 => \min_c_reg_150_reg_n_2_[20]\,
      I3 => min_c_1_reg_359(20),
      O => \min_c_reg_150[31]_i_14_n_2\
    );
\min_c_reg_150[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[19]\,
      I1 => min_c_1_reg_359(19),
      I2 => \min_c_reg_150_reg_n_2_[18]\,
      I3 => min_c_1_reg_359(18),
      O => \min_c_reg_150[31]_i_15_n_2\
    );
\min_c_reg_150[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[17]\,
      I1 => min_c_1_reg_359(17),
      I2 => \min_c_reg_150_reg_n_2_[16]\,
      I3 => min_c_1_reg_359(16),
      O => \min_c_reg_150[31]_i_16_n_2\
    );
\min_c_reg_150[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(23),
      I1 => \min_c_reg_150_reg_n_2_[23]\,
      I2 => min_c_1_reg_359(22),
      I3 => \min_c_reg_150_reg_n_2_[22]\,
      O => \min_c_reg_150[31]_i_17_n_2\
    );
\min_c_reg_150[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(21),
      I1 => \min_c_reg_150_reg_n_2_[21]\,
      I2 => min_c_1_reg_359(20),
      I3 => \min_c_reg_150_reg_n_2_[20]\,
      O => \min_c_reg_150[31]_i_18_n_2\
    );
\min_c_reg_150[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(19),
      I1 => \min_c_reg_150_reg_n_2_[19]\,
      I2 => min_c_1_reg_359(18),
      I3 => \min_c_reg_150_reg_n_2_[18]\,
      O => \min_c_reg_150[31]_i_19_n_2\
    );
\min_c_reg_150[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(17),
      I1 => \min_c_reg_150_reg_n_2_[17]\,
      I2 => min_c_1_reg_359(16),
      I3 => \min_c_reg_150_reg_n_2_[16]\,
      O => \min_c_reg_150[31]_i_20_n_2\
    );
\min_c_reg_150[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[15]\,
      I1 => min_c_1_reg_359(15),
      I2 => \min_c_reg_150_reg_n_2_[14]\,
      I3 => min_c_1_reg_359(14),
      O => \min_c_reg_150[31]_i_22_n_2\
    );
\min_c_reg_150[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[13]\,
      I1 => min_c_1_reg_359(13),
      I2 => \min_c_reg_150_reg_n_2_[12]\,
      I3 => min_c_1_reg_359(12),
      O => \min_c_reg_150[31]_i_23_n_2\
    );
\min_c_reg_150[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[11]\,
      I1 => min_c_1_reg_359(11),
      I2 => \min_c_reg_150_reg_n_2_[10]\,
      I3 => min_c_1_reg_359(10),
      O => \min_c_reg_150[31]_i_24_n_2\
    );
\min_c_reg_150[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[9]\,
      I1 => min_c_1_reg_359(9),
      I2 => \min_c_reg_150_reg_n_2_[8]\,
      I3 => min_c_1_reg_359(8),
      O => \min_c_reg_150[31]_i_25_n_2\
    );
\min_c_reg_150[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(15),
      I1 => \min_c_reg_150_reg_n_2_[15]\,
      I2 => min_c_1_reg_359(14),
      I3 => \min_c_reg_150_reg_n_2_[14]\,
      O => \min_c_reg_150[31]_i_26_n_2\
    );
\min_c_reg_150[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(13),
      I1 => \min_c_reg_150_reg_n_2_[13]\,
      I2 => min_c_1_reg_359(12),
      I3 => \min_c_reg_150_reg_n_2_[12]\,
      O => \min_c_reg_150[31]_i_27_n_2\
    );
\min_c_reg_150[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(11),
      I1 => \min_c_reg_150_reg_n_2_[11]\,
      I2 => min_c_1_reg_359(10),
      I3 => \min_c_reg_150_reg_n_2_[10]\,
      O => \min_c_reg_150[31]_i_28_n_2\
    );
\min_c_reg_150[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(9),
      I1 => \min_c_reg_150_reg_n_2_[9]\,
      I2 => min_c_1_reg_359(8),
      I3 => \min_c_reg_150_reg_n_2_[8]\,
      O => \min_c_reg_150[31]_i_29_n_2\
    );
\min_c_reg_150[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[7]\,
      I1 => min_c_1_reg_359(7),
      I2 => \min_c_reg_150_reg_n_2_[6]\,
      I3 => min_c_1_reg_359(6),
      O => \min_c_reg_150[31]_i_30_n_2\
    );
\min_c_reg_150[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[5]\,
      I1 => min_c_1_reg_359(5),
      I2 => \min_c_reg_150_reg_n_2_[4]\,
      I3 => min_c_1_reg_359(4),
      O => \min_c_reg_150[31]_i_31_n_2\
    );
\min_c_reg_150[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[3]\,
      I1 => min_c_1_reg_359(3),
      I2 => \min_c_reg_150_reg_n_2_[2]\,
      I3 => min_c_1_reg_359(2),
      O => \min_c_reg_150[31]_i_32_n_2\
    );
\min_c_reg_150[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[1]\,
      I1 => min_c_1_reg_359(1),
      I2 => \min_c_reg_150_reg_n_2_[0]\,
      I3 => min_c_1_reg_359(0),
      O => \min_c_reg_150[31]_i_33_n_2\
    );
\min_c_reg_150[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(7),
      I1 => \min_c_reg_150_reg_n_2_[7]\,
      I2 => min_c_1_reg_359(6),
      I3 => \min_c_reg_150_reg_n_2_[6]\,
      O => \min_c_reg_150[31]_i_34_n_2\
    );
\min_c_reg_150[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(5),
      I1 => \min_c_reg_150_reg_n_2_[5]\,
      I2 => min_c_1_reg_359(4),
      I3 => \min_c_reg_150_reg_n_2_[4]\,
      O => \min_c_reg_150[31]_i_35_n_2\
    );
\min_c_reg_150[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(3),
      I1 => \min_c_reg_150_reg_n_2_[3]\,
      I2 => min_c_1_reg_359(2),
      I3 => \min_c_reg_150_reg_n_2_[2]\,
      O => \min_c_reg_150[31]_i_36_n_2\
    );
\min_c_reg_150[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(1),
      I1 => \min_c_reg_150_reg_n_2_[1]\,
      I2 => min_c_1_reg_359(0),
      I3 => \min_c_reg_150_reg_n_2_[0]\,
      O => \min_c_reg_150[31]_i_37_n_2\
    );
\min_c_reg_150[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => min_c_1_reg_359(31),
      I1 => \min_c_reg_150_reg_n_2_[31]\,
      I2 => \min_c_reg_150_reg_n_2_[30]\,
      I3 => min_c_1_reg_359(30),
      O => \min_c_reg_150[31]_i_4_n_2\
    );
\min_c_reg_150[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[29]\,
      I1 => min_c_1_reg_359(29),
      I2 => \min_c_reg_150_reg_n_2_[28]\,
      I3 => min_c_1_reg_359(28),
      O => \min_c_reg_150[31]_i_5_n_2\
    );
\min_c_reg_150[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[27]\,
      I1 => min_c_1_reg_359(27),
      I2 => \min_c_reg_150_reg_n_2_[26]\,
      I3 => min_c_1_reg_359(26),
      O => \min_c_reg_150[31]_i_6_n_2\
    );
\min_c_reg_150[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[25]\,
      I1 => min_c_1_reg_359(25),
      I2 => \min_c_reg_150_reg_n_2_[24]\,
      I3 => min_c_1_reg_359(24),
      O => \min_c_reg_150[31]_i_7_n_2\
    );
\min_c_reg_150[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \min_c_reg_150_reg_n_2_[31]\,
      I1 => min_c_1_reg_359(31),
      I2 => min_c_1_reg_359(30),
      I3 => \min_c_reg_150_reg_n_2_[30]\,
      O => \min_c_reg_150[31]_i_8_n_2\
    );
\min_c_reg_150[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_c_1_reg_359(29),
      I1 => \min_c_reg_150_reg_n_2_[29]\,
      I2 => min_c_1_reg_359(28),
      I3 => \min_c_reg_150_reg_n_2_[28]\,
      O => \min_c_reg_150[31]_i_9_n_2\
    );
\min_c_reg_150_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(0),
      Q => \min_c_reg_150_reg_n_2_[0]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(10),
      Q => \min_c_reg_150_reg_n_2_[10]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(11),
      Q => \min_c_reg_150_reg_n_2_[11]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(12),
      Q => \min_c_reg_150_reg_n_2_[12]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(13),
      Q => \min_c_reg_150_reg_n_2_[13]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(14),
      Q => \min_c_reg_150_reg_n_2_[14]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(15),
      Q => \min_c_reg_150_reg_n_2_[15]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(16),
      Q => \min_c_reg_150_reg_n_2_[16]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(17),
      Q => \min_c_reg_150_reg_n_2_[17]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(18),
      Q => \min_c_reg_150_reg_n_2_[18]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(19),
      Q => \min_c_reg_150_reg_n_2_[19]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(1),
      Q => \min_c_reg_150_reg_n_2_[1]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(20),
      Q => \min_c_reg_150_reg_n_2_[20]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(21),
      Q => \min_c_reg_150_reg_n_2_[21]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(22),
      Q => \min_c_reg_150_reg_n_2_[22]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(23),
      Q => \min_c_reg_150_reg_n_2_[23]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(24),
      Q => \min_c_reg_150_reg_n_2_[24]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(25),
      Q => \min_c_reg_150_reg_n_2_[25]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(26),
      Q => \min_c_reg_150_reg_n_2_[26]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(27),
      Q => \min_c_reg_150_reg_n_2_[27]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(28),
      Q => \min_c_reg_150_reg_n_2_[28]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(29),
      Q => \min_c_reg_150_reg_n_2_[29]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(2),
      Q => \min_c_reg_150_reg_n_2_[2]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(30),
      Q => \min_c_reg_150_reg_n_2_[30]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(31),
      Q => \min_c_reg_150_reg_n_2_[31]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \min_c_reg_150_reg[31]_i_21_n_2\,
      CO(3) => \min_c_reg_150_reg[31]_i_12_n_2\,
      CO(2) => \min_c_reg_150_reg[31]_i_12_n_3\,
      CO(1) => \min_c_reg_150_reg[31]_i_12_n_4\,
      CO(0) => \min_c_reg_150_reg[31]_i_12_n_5\,
      CYINIT => '0',
      DI(3) => \min_c_reg_150[31]_i_22_n_2\,
      DI(2) => \min_c_reg_150[31]_i_23_n_2\,
      DI(1) => \min_c_reg_150[31]_i_24_n_2\,
      DI(0) => \min_c_reg_150[31]_i_25_n_2\,
      O(3 downto 0) => \NLW_min_c_reg_150_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \min_c_reg_150[31]_i_26_n_2\,
      S(2) => \min_c_reg_150[31]_i_27_n_2\,
      S(1) => \min_c_reg_150[31]_i_28_n_2\,
      S(0) => \min_c_reg_150[31]_i_29_n_2\
    );
\min_c_reg_150_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \min_c_reg_150_reg[31]_i_3_n_2\,
      CO(3) => \min_c_reg_150_reg[31]_i_2_n_2\,
      CO(2) => \min_c_reg_150_reg[31]_i_2_n_3\,
      CO(1) => \min_c_reg_150_reg[31]_i_2_n_4\,
      CO(0) => \min_c_reg_150_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \min_c_reg_150[31]_i_4_n_2\,
      DI(2) => \min_c_reg_150[31]_i_5_n_2\,
      DI(1) => \min_c_reg_150[31]_i_6_n_2\,
      DI(0) => \min_c_reg_150[31]_i_7_n_2\,
      O(3 downto 0) => \NLW_min_c_reg_150_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \min_c_reg_150[31]_i_8_n_2\,
      S(2) => \min_c_reg_150[31]_i_9_n_2\,
      S(1) => \min_c_reg_150[31]_i_10_n_2\,
      S(0) => \min_c_reg_150[31]_i_11_n_2\
    );
\min_c_reg_150_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \min_c_reg_150_reg[31]_i_21_n_2\,
      CO(2) => \min_c_reg_150_reg[31]_i_21_n_3\,
      CO(1) => \min_c_reg_150_reg[31]_i_21_n_4\,
      CO(0) => \min_c_reg_150_reg[31]_i_21_n_5\,
      CYINIT => '0',
      DI(3) => \min_c_reg_150[31]_i_30_n_2\,
      DI(2) => \min_c_reg_150[31]_i_31_n_2\,
      DI(1) => \min_c_reg_150[31]_i_32_n_2\,
      DI(0) => \min_c_reg_150[31]_i_33_n_2\,
      O(3 downto 0) => \NLW_min_c_reg_150_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \min_c_reg_150[31]_i_34_n_2\,
      S(2) => \min_c_reg_150[31]_i_35_n_2\,
      S(1) => \min_c_reg_150[31]_i_36_n_2\,
      S(0) => \min_c_reg_150[31]_i_37_n_2\
    );
\min_c_reg_150_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \min_c_reg_150_reg[31]_i_12_n_2\,
      CO(3) => \min_c_reg_150_reg[31]_i_3_n_2\,
      CO(2) => \min_c_reg_150_reg[31]_i_3_n_3\,
      CO(1) => \min_c_reg_150_reg[31]_i_3_n_4\,
      CO(0) => \min_c_reg_150_reg[31]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \min_c_reg_150[31]_i_13_n_2\,
      DI(2) => \min_c_reg_150[31]_i_14_n_2\,
      DI(1) => \min_c_reg_150[31]_i_15_n_2\,
      DI(0) => \min_c_reg_150[31]_i_16_n_2\,
      O(3 downto 0) => \NLW_min_c_reg_150_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \min_c_reg_150[31]_i_17_n_2\,
      S(2) => \min_c_reg_150[31]_i_18_n_2\,
      S(1) => \min_c_reg_150[31]_i_19_n_2\,
      S(0) => \min_c_reg_150[31]_i_20_n_2\
    );
\min_c_reg_150_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(3),
      Q => \min_c_reg_150_reg_n_2_[3]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(4),
      Q => \min_c_reg_150_reg_n_2_[4]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(5),
      Q => \min_c_reg_150_reg_n_2_[5]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(6),
      Q => \min_c_reg_150_reg_n_2_[6]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(7),
      Q => \min_c_reg_150_reg_n_2_[7]\,
      S => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(8),
      Q => \min_c_reg_150_reg_n_2_[8]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_c_reg_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => min_c_reg_150,
      D => min_c_1_reg_359(9),
      Q => \min_c_reg_150_reg_n_2_[9]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_d1_reg_138[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => \min_d1_reg_138[4]_i_1_n_2\
    );
\min_d1_reg_138[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_c_reg_150_reg[31]_i_2_n_2\,
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state10,
      O => \min_d1_reg_138[4]_i_2_n_2\
    );
\min_d1_reg_138_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \min_d1_reg_138[4]_i_2_n_2\,
      D => min_d_cast1_reg_346(0),
      Q => m_axi_disp_out_m_img_WDATA(0),
      S => \min_d1_reg_138[4]_i_1_n_2\
    );
\min_d1_reg_138_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \min_d1_reg_138[4]_i_2_n_2\,
      D => min_d_cast1_reg_346(1),
      Q => m_axi_disp_out_m_img_WDATA(1),
      S => \min_d1_reg_138[4]_i_1_n_2\
    );
\min_d1_reg_138_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \min_d1_reg_138[4]_i_2_n_2\,
      D => min_d_cast1_reg_346(2),
      Q => m_axi_disp_out_m_img_WDATA(2),
      S => \min_d1_reg_138[4]_i_1_n_2\
    );
\min_d1_reg_138_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \min_d1_reg_138[4]_i_2_n_2\,
      D => min_d_cast1_reg_346(3),
      Q => m_axi_disp_out_m_img_WDATA(3),
      S => \min_d1_reg_138[4]_i_1_n_2\
    );
\min_d1_reg_138_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \min_d1_reg_138[4]_i_2_n_2\,
      D => min_d_cast1_reg_346(4),
      Q => m_axi_disp_out_m_img_WDATA(4),
      S => \min_d1_reg_138[4]_i_1_n_2\
    );
\min_d_cast1_reg_346[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A820"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => exitcond_fu_272_p2,
      I2 => I_RVALID,
      I3 => IMG_BUS_WREADY,
      I4 => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2,
      O => p_11_in
    );
\min_d_cast1_reg_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => \min_d_reg_162_reg_n_2_[0]\,
      Q => min_d_cast1_reg_346(0),
      R => '0'
    );
\min_d_cast1_reg_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => \min_d_reg_162_reg_n_2_[1]\,
      Q => min_d_cast1_reg_346(1),
      R => '0'
    );
\min_d_cast1_reg_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => \min_d_reg_162_reg_n_2_[2]\,
      Q => min_d_cast1_reg_346(2),
      R => '0'
    );
\min_d_cast1_reg_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => \min_d_reg_162_reg_n_2_[3]\,
      Q => min_d_cast1_reg_346(3),
      R => '0'
    );
\min_d_cast1_reg_346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => \min_d_reg_162_reg_n_2_[4]\,
      Q => min_d_cast1_reg_346(4),
      R => '0'
    );
\min_d_reg_162[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => \min_d_reg_162[4]_i_1_n_2\
    );
\min_d_reg_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => d_reg_354(0),
      Q => \min_d_reg_162_reg_n_2_[0]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_d_reg_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => d_reg_354(1),
      Q => \min_d_reg_162_reg_n_2_[1]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_d_reg_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => d_reg_354(2),
      Q => \min_d_reg_162_reg_n_2_[2]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_d_reg_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => d_reg_354(3),
      Q => \min_d_reg_162_reg_n_2_[3]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\min_d_reg_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => d_reg_354(4),
      Q => \min_d_reg_162_reg_n_2_[4]\,
      R => \min_d_reg_162[4]_i_1_n_2\
    );
\next_mul_reg_308[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(0),
      O => next_mul_fu_173_p2(0)
    );
\next_mul_reg_308[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(7),
      O => \next_mul_reg_308[8]_i_2_n_2\
    );
\next_mul_reg_308[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(6),
      O => \next_mul_reg_308[8]_i_3_n_2\
    );
\next_mul_reg_308[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(5),
      O => \next_mul_reg_308[8]_i_4_n_2\
    );
\next_mul_reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(0),
      Q => next_mul_reg_308(0),
      R => '0'
    );
\next_mul_reg_308_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(10),
      Q => next_mul_reg_308(10),
      R => '0'
    );
\next_mul_reg_308_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(11),
      Q => next_mul_reg_308(11),
      R => '0'
    );
\next_mul_reg_308_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(12),
      Q => next_mul_reg_308(12),
      R => '0'
    );
\next_mul_reg_308_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_308_reg[8]_i_1_n_2\,
      CO(3) => \next_mul_reg_308_reg[12]_i_1_n_2\,
      CO(2) => \next_mul_reg_308_reg[12]_i_1_n_3\,
      CO(1) => \next_mul_reg_308_reg[12]_i_1_n_4\,
      CO(0) => \next_mul_reg_308_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_mul_fu_173_p2(12 downto 9),
      S(3 downto 0) => \^m_axi_disp_out_m_img_awaddr\(12 downto 9)
    );
\next_mul_reg_308_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(13),
      Q => next_mul_reg_308(13),
      R => '0'
    );
\next_mul_reg_308_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(14),
      Q => next_mul_reg_308(14),
      R => '0'
    );
\next_mul_reg_308_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(15),
      Q => next_mul_reg_308(15),
      R => '0'
    );
\next_mul_reg_308_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_308_reg[12]_i_1_n_2\,
      CO(3 downto 2) => \NLW_next_mul_reg_308_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \next_mul_reg_308_reg[15]_i_1_n_4\,
      CO(0) => \next_mul_reg_308_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_next_mul_reg_308_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => next_mul_fu_173_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_disp_out_m_img_awaddr\(15 downto 13)
    );
\next_mul_reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(1),
      Q => next_mul_reg_308(1),
      R => '0'
    );
\next_mul_reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(2),
      Q => next_mul_reg_308(2),
      R => '0'
    );
\next_mul_reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(3),
      Q => next_mul_reg_308(3),
      R => '0'
    );
\next_mul_reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(4),
      Q => next_mul_reg_308(4),
      R => '0'
    );
\next_mul_reg_308_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul_reg_308_reg[4]_i_1_n_2\,
      CO(2) => \next_mul_reg_308_reg[4]_i_1_n_3\,
      CO(1) => \next_mul_reg_308_reg[4]_i_1_n_4\,
      CO(0) => \next_mul_reg_308_reg[4]_i_1_n_5\,
      CYINIT => \^m_axi_disp_out_m_img_awaddr\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_mul_fu_173_p2(4 downto 1),
      S(3 downto 0) => \^m_axi_disp_out_m_img_awaddr\(4 downto 1)
    );
\next_mul_reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(5),
      Q => next_mul_reg_308(5),
      R => '0'
    );
\next_mul_reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(6),
      Q => next_mul_reg_308(6),
      R => '0'
    );
\next_mul_reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(7),
      Q => next_mul_reg_308(7),
      R => '0'
    );
\next_mul_reg_308_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(8),
      Q => next_mul_reg_308(8),
      R => '0'
    );
\next_mul_reg_308_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_308_reg[4]_i_1_n_2\,
      CO(3) => \next_mul_reg_308_reg[8]_i_1_n_2\,
      CO(2) => \next_mul_reg_308_reg[8]_i_1_n_3\,
      CO(1) => \next_mul_reg_308_reg[8]_i_1_n_4\,
      CO(0) => \next_mul_reg_308_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^m_axi_disp_out_m_img_awaddr\(7 downto 5),
      O(3 downto 0) => next_mul_fu_173_p2(8 downto 5),
      S(3) => \^m_axi_disp_out_m_img_awaddr\(8),
      S(2) => \next_mul_reg_308[8]_i_2_n_2\,
      S(1) => \next_mul_reg_308[8]_i_3_n_2\,
      S(0) => \next_mul_reg_308[8]_i_4_n_2\
    );
\next_mul_reg_308_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => next_mul_fu_173_p2(9),
      Q => next_mul_reg_308(9),
      R => '0'
    );
\phi_mul_reg_115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(0),
      Q => \^m_axi_disp_out_m_img_awaddr\(0),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(10),
      Q => \^m_axi_disp_out_m_img_awaddr\(10),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(11),
      Q => \^m_axi_disp_out_m_img_awaddr\(11),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(12),
      Q => \^m_axi_disp_out_m_img_awaddr\(12),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(13),
      Q => \^m_axi_disp_out_m_img_awaddr\(13),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(14),
      Q => \^m_axi_disp_out_m_img_awaddr\(14),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(15),
      Q => \^m_axi_disp_out_m_img_awaddr\(15),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(1),
      Q => \^m_axi_disp_out_m_img_awaddr\(1),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(2),
      Q => \^m_axi_disp_out_m_img_awaddr\(2),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(3),
      Q => \^m_axi_disp_out_m_img_awaddr\(3),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(4),
      Q => \^m_axi_disp_out_m_img_awaddr\(4),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(5),
      Q => \^m_axi_disp_out_m_img_awaddr\(5),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(6),
      Q => \^m_axi_disp_out_m_img_awaddr\(6),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(7),
      Q => \^m_axi_disp_out_m_img_awaddr\(7),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(8),
      Q => \^m_axi_disp_out_m_img_awaddr\(8),
      R => i_assign_1_reg_104
    );
\phi_mul_reg_115_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_disp_out_m_img_BREADY,
      D => next_mul_reg_308(9),
      Q => \^m_axi_disp_out_m_img_awaddr\(9),
      R => i_assign_1_reg_104
    );
\tmp_9_reg_335[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(0),
      I1 => j_assign_2_reg_127(0),
      O => \tmp_9_reg_335[11]_i_10_n_2\
    );
\tmp_9_reg_335[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(6),
      I1 => p_fu_218_p2(10),
      O => \tmp_9_reg_335[11]_i_3_n_2\
    );
\tmp_9_reg_335[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(5),
      I1 => p_fu_218_p2(9),
      O => \tmp_9_reg_335[11]_i_4_n_2\
    );
\tmp_9_reg_335[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(4),
      I1 => p_fu_218_p2(8),
      O => \tmp_9_reg_335[11]_i_5_n_2\
    );
\tmp_9_reg_335[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(3),
      I1 => p_fu_218_p2(7),
      O => \tmp_9_reg_335[11]_i_6_n_2\
    );
\tmp_9_reg_335[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(3),
      I1 => j_assign_2_reg_127(3),
      O => \tmp_9_reg_335[11]_i_7_n_2\
    );
\tmp_9_reg_335[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(2),
      I1 => j_assign_2_reg_127(2),
      O => \tmp_9_reg_335[11]_i_8_n_2\
    );
\tmp_9_reg_335[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(1),
      I1 => j_assign_2_reg_127(1),
      O => \tmp_9_reg_335[11]_i_9_n_2\
    );
\tmp_9_reg_335[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(4),
      I1 => j_assign_2_reg_127(4),
      O => \tmp_9_reg_335[15]_i_10_n_2\
    );
\tmp_9_reg_335[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(10),
      I1 => p_fu_218_p2(14),
      O => \tmp_9_reg_335[15]_i_3_n_2\
    );
\tmp_9_reg_335[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(9),
      I1 => p_fu_218_p2(13),
      O => \tmp_9_reg_335[15]_i_4_n_2\
    );
\tmp_9_reg_335[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(8),
      I1 => p_fu_218_p2(12),
      O => \tmp_9_reg_335[15]_i_5_n_2\
    );
\tmp_9_reg_335[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(7),
      I1 => p_fu_218_p2(11),
      O => \tmp_9_reg_335[15]_i_6_n_2\
    );
\tmp_9_reg_335[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(7),
      I1 => j_assign_2_reg_127(7),
      O => \tmp_9_reg_335[15]_i_7_n_2\
    );
\tmp_9_reg_335[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(6),
      I1 => j_assign_2_reg_127(6),
      O => \tmp_9_reg_335[15]_i_8_n_2\
    );
\tmp_9_reg_335[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axi_disp_out_m_img_awaddr\(5),
      I1 => j_assign_2_reg_127(5),
      O => \tmp_9_reg_335[15]_i_9_n_2\
    );
\tmp_9_reg_335[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(14),
      O => \tmp_9_reg_335[19]_i_3_n_2\
    );
\tmp_9_reg_335[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(13),
      O => \tmp_9_reg_335[19]_i_4_n_2\
    );
\tmp_9_reg_335[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(12),
      O => \tmp_9_reg_335[19]_i_5_n_2\
    );
\tmp_9_reg_335[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(11),
      I1 => p_fu_218_p2(15),
      O => \tmp_9_reg_335[19]_i_6_n_2\
    );
\tmp_9_reg_335[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \tmp_9_reg_335[21]_i_3_n_2\,
      I2 => j_assign_2_reg_127(7),
      I3 => j_assign_2_reg_127(6),
      I4 => j_assign_2_reg_127(4),
      I5 => j_assign_2_reg_127(5),
      O => tmp_9_reg_3351
    );
\tmp_9_reg_335[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => j_assign_2_reg_127(1),
      I1 => j_assign_2_reg_127(0),
      I2 => j_assign_2_reg_127(3),
      I3 => j_assign_2_reg_127(2),
      O => \tmp_9_reg_335[21]_i_3_n_2\
    );
\tmp_9_reg_335[21]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(15),
      O => \tmp_9_reg_335[21]_i_5_n_2\
    );
\tmp_9_reg_335[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(0),
      O => \tmp_9_reg_335[3]_i_2_n_2\
    );
\tmp_9_reg_335[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(2),
      O => \tmp_9_reg_335[3]_i_3_n_2\
    );
\tmp_9_reg_335[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(1),
      O => \tmp_9_reg_335[3]_i_4_n_2\
    );
\tmp_9_reg_335[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(2),
      I1 => p_fu_218_p2(6),
      O => \tmp_9_reg_335[7]_i_2_n_2\
    );
\tmp_9_reg_335[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(1),
      I1 => p_fu_218_p2(5),
      O => \tmp_9_reg_335[7]_i_3_n_2\
    );
\tmp_9_reg_335[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_fu_218_p2(0),
      I1 => p_fu_218_p2(4),
      O => \tmp_9_reg_335[7]_i_4_n_2\
    );
\tmp_9_reg_335[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_fu_218_p2(3),
      O => \tmp_9_reg_335[7]_i_5_n_2\
    );
\tmp_9_reg_335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(10),
      Q => m_axi_cost_in_m_img_ARADDR(9),
      R => '0'
    );
\tmp_9_reg_335_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(11),
      Q => m_axi_cost_in_m_img_ARADDR(10),
      R => '0'
    );
\tmp_9_reg_335_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[7]_i_1_n_2\,
      CO(3) => \tmp_9_reg_335_reg[11]_i_1_n_2\,
      CO(2) => \tmp_9_reg_335_reg[11]_i_1_n_3\,
      CO(1) => \tmp_9_reg_335_reg[11]_i_1_n_4\,
      CO(0) => \tmp_9_reg_335_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_fu_218_p2(6 downto 3),
      O(3 downto 0) => tmp_9_reg_335(11 downto 8),
      S(3) => \tmp_9_reg_335[11]_i_3_n_2\,
      S(2) => \tmp_9_reg_335[11]_i_4_n_2\,
      S(1) => \tmp_9_reg_335[11]_i_5_n_2\,
      S(0) => \tmp_9_reg_335[11]_i_6_n_2\
    );
\tmp_9_reg_335_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_9_reg_335_reg[11]_i_2_n_2\,
      CO(2) => \tmp_9_reg_335_reg[11]_i_2_n_3\,
      CO(1) => \tmp_9_reg_335_reg[11]_i_2_n_4\,
      CO(0) => \tmp_9_reg_335_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_disp_out_m_img_awaddr\(3 downto 0),
      O(3 downto 0) => p_fu_218_p2(3 downto 0),
      S(3) => \tmp_9_reg_335[11]_i_7_n_2\,
      S(2) => \tmp_9_reg_335[11]_i_8_n_2\,
      S(1) => \tmp_9_reg_335[11]_i_9_n_2\,
      S(0) => \tmp_9_reg_335[11]_i_10_n_2\
    );
\tmp_9_reg_335_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(12),
      Q => m_axi_cost_in_m_img_ARADDR(11),
      R => '0'
    );
\tmp_9_reg_335_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(13),
      Q => m_axi_cost_in_m_img_ARADDR(12),
      R => '0'
    );
\tmp_9_reg_335_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(14),
      Q => m_axi_cost_in_m_img_ARADDR(13),
      R => '0'
    );
\tmp_9_reg_335_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(15),
      Q => m_axi_cost_in_m_img_ARADDR(14),
      R => '0'
    );
\tmp_9_reg_335_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[11]_i_1_n_2\,
      CO(3) => \tmp_9_reg_335_reg[15]_i_1_n_2\,
      CO(2) => \tmp_9_reg_335_reg[15]_i_1_n_3\,
      CO(1) => \tmp_9_reg_335_reg[15]_i_1_n_4\,
      CO(0) => \tmp_9_reg_335_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_fu_218_p2(10 downto 7),
      O(3 downto 0) => tmp_9_reg_335(15 downto 12),
      S(3) => \tmp_9_reg_335[15]_i_3_n_2\,
      S(2) => \tmp_9_reg_335[15]_i_4_n_2\,
      S(1) => \tmp_9_reg_335[15]_i_5_n_2\,
      S(0) => \tmp_9_reg_335[15]_i_6_n_2\
    );
\tmp_9_reg_335_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[11]_i_2_n_2\,
      CO(3) => \tmp_9_reg_335_reg[15]_i_2_n_2\,
      CO(2) => \tmp_9_reg_335_reg[15]_i_2_n_3\,
      CO(1) => \tmp_9_reg_335_reg[15]_i_2_n_4\,
      CO(0) => \tmp_9_reg_335_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_disp_out_m_img_awaddr\(7 downto 4),
      O(3 downto 0) => p_fu_218_p2(7 downto 4),
      S(3) => \tmp_9_reg_335[15]_i_7_n_2\,
      S(2) => \tmp_9_reg_335[15]_i_8_n_2\,
      S(1) => \tmp_9_reg_335[15]_i_9_n_2\,
      S(0) => \tmp_9_reg_335[15]_i_10_n_2\
    );
\tmp_9_reg_335_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(16),
      Q => m_axi_cost_in_m_img_ARADDR(15),
      R => '0'
    );
\tmp_9_reg_335_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(17),
      Q => m_axi_cost_in_m_img_ARADDR(16),
      R => '0'
    );
\tmp_9_reg_335_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(18),
      Q => m_axi_cost_in_m_img_ARADDR(17),
      R => '0'
    );
\tmp_9_reg_335_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(19),
      Q => m_axi_cost_in_m_img_ARADDR(18),
      R => '0'
    );
\tmp_9_reg_335_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[15]_i_1_n_2\,
      CO(3) => \tmp_9_reg_335_reg[19]_i_1_n_2\,
      CO(2) => \tmp_9_reg_335_reg[19]_i_1_n_3\,
      CO(1) => \tmp_9_reg_335_reg[19]_i_1_n_4\,
      CO(0) => \tmp_9_reg_335_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_fu_218_p2(14 downto 11),
      O(3 downto 0) => tmp_9_reg_335(19 downto 16),
      S(3) => \tmp_9_reg_335[19]_i_3_n_2\,
      S(2) => \tmp_9_reg_335[19]_i_4_n_2\,
      S(1) => \tmp_9_reg_335[19]_i_5_n_2\,
      S(0) => \tmp_9_reg_335[19]_i_6_n_2\
    );
\tmp_9_reg_335_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[15]_i_2_n_2\,
      CO(3) => \tmp_9_reg_335_reg[19]_i_2_n_2\,
      CO(2) => \tmp_9_reg_335_reg[19]_i_2_n_3\,
      CO(1) => \tmp_9_reg_335_reg[19]_i_2_n_4\,
      CO(0) => \tmp_9_reg_335_reg[19]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_fu_218_p2(11 downto 8),
      S(3 downto 0) => \^m_axi_disp_out_m_img_awaddr\(11 downto 8)
    );
\tmp_9_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(1),
      Q => m_axi_cost_in_m_img_ARADDR(0),
      R => '0'
    );
\tmp_9_reg_335_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(20),
      Q => m_axi_cost_in_m_img_ARADDR(19),
      R => '0'
    );
\tmp_9_reg_335_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(21),
      Q => m_axi_cost_in_m_img_ARADDR(20),
      R => '0'
    );
\tmp_9_reg_335_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[19]_i_1_n_2\,
      CO(3 downto 1) => \NLW_tmp_9_reg_335_reg[21]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_9_reg_335_reg[21]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_fu_218_p2(15),
      O(3 downto 2) => \NLW_tmp_9_reg_335_reg[21]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_9_reg_335(21 downto 20),
      S(3 downto 1) => B"001",
      S(0) => \tmp_9_reg_335[21]_i_5_n_2\
    );
\tmp_9_reg_335_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[19]_i_2_n_2\,
      CO(3) => \NLW_tmp_9_reg_335_reg[21]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \tmp_9_reg_335_reg[21]_i_4_n_3\,
      CO(1) => \tmp_9_reg_335_reg[21]_i_4_n_4\,
      CO(0) => \tmp_9_reg_335_reg[21]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_fu_218_p2(15 downto 12),
      S(3 downto 0) => \^m_axi_disp_out_m_img_awaddr\(15 downto 12)
    );
\tmp_9_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(2),
      Q => m_axi_cost_in_m_img_ARADDR(1),
      R => '0'
    );
\tmp_9_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(3),
      Q => m_axi_cost_in_m_img_ARADDR(2),
      R => '0'
    );
\tmp_9_reg_335_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_9_reg_335_reg[3]_i_1_n_2\,
      CO(2) => \tmp_9_reg_335_reg[3]_i_1_n_3\,
      CO(1) => \tmp_9_reg_335_reg[3]_i_1_n_4\,
      CO(0) => \tmp_9_reg_335_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_9_reg_335[3]_i_2_n_2\,
      DI(0) => '0',
      O(3 downto 1) => tmp_9_reg_335(3 downto 1),
      O(0) => \NLW_tmp_9_reg_335_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_9_reg_335[3]_i_3_n_2\,
      S(2) => \tmp_9_reg_335[3]_i_4_n_2\,
      S(1) => p_fu_218_p2(0),
      S(0) => '0'
    );
\tmp_9_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(4),
      Q => m_axi_cost_in_m_img_ARADDR(3),
      R => '0'
    );
\tmp_9_reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(5),
      Q => m_axi_cost_in_m_img_ARADDR(4),
      R => '0'
    );
\tmp_9_reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(6),
      Q => m_axi_cost_in_m_img_ARADDR(5),
      R => '0'
    );
\tmp_9_reg_335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(7),
      Q => m_axi_cost_in_m_img_ARADDR(6),
      R => '0'
    );
\tmp_9_reg_335_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_335_reg[3]_i_1_n_2\,
      CO(3) => \tmp_9_reg_335_reg[7]_i_1_n_2\,
      CO(2) => \tmp_9_reg_335_reg[7]_i_1_n_3\,
      CO(1) => \tmp_9_reg_335_reg[7]_i_1_n_4\,
      CO(0) => \tmp_9_reg_335_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => p_fu_218_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp_9_reg_335(7 downto 4),
      S(3) => \tmp_9_reg_335[7]_i_2_n_2\,
      S(2) => \tmp_9_reg_335[7]_i_3_n_2\,
      S(1) => \tmp_9_reg_335[7]_i_4_n_2\,
      S(0) => \tmp_9_reg_335[7]_i_5_n_2\
    );
\tmp_9_reg_335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(8),
      Q => m_axi_cost_in_m_img_ARADDR(7),
      R => '0'
    );
\tmp_9_reg_335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_3351,
      D => tmp_9_reg_335(9),
      Q => m_axi_cost_in_m_img_ARADDR(8),
      R => '0'
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000002"
    )
        port map (
      I0 => IMG_BUS_WREADY,
      I1 => \waddr[7]_i_3__2_n_2\,
      I2 => \waddr[7]_i_4__2_n_2\,
      I3 => ap_reg_ioackin_m_axi_disp_out_m_img_WREADY_reg_n_2,
      I4 => \waddr_reg[7]\,
      I5 => Q(2),
      O => push
    );
\waddr[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \min_d_reg_162_reg_n_2_[3]\,
      I2 => \min_d_reg_162_reg_n_2_[4]\,
      I3 => \min_d_reg_162_reg_n_2_[2]\,
      I4 => \min_d_reg_162_reg_n_2_[1]\,
      I5 => \min_d_reg_162_reg_n_2_[0]\,
      O => \waddr[7]_i_3__2_n_2\
    );
\waddr[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF7FFF"
    )
        port map (
      I0 => \min_d_reg_162_reg_n_2_[3]\,
      I1 => \min_d_reg_162_reg_n_2_[4]\,
      I2 => \min_d_reg_162_reg_n_2_[2]\,
      I3 => \min_d_reg_162_reg_n_2_[1]\,
      I4 => \min_d_reg_162_reg_n_2_[0]\,
      I5 => I_RVALID,
      O => \waddr[7]_i_4__2_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    IMG_BUS_AWID2 : out STD_LOGIC;
    \ni_reg_220_reg[5]\ : out STD_LOGIC;
    m_axi_COST_BUS_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_COST_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[21]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_COST_BUS_ARREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    COST_BUS_RREADY : in STD_LOGIC;
    \data_p2_reg[29]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \data_p2_reg[29]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_read : entity is "comp_d_map_COST_BUS_m_axi_read";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_read;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_read is
  signal align_len : STD_LOGIC;
  signal \align_len_reg_n_2_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data_buf : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal \end_addr_carry_i_1__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__2_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rdata_n_10 : STD_LOGIC;
  signal fifo_rdata_n_11 : STD_LOGIC;
  signal fifo_rdata_n_12 : STD_LOGIC;
  signal fifo_rdata_n_13 : STD_LOGIC;
  signal fifo_rdata_n_14 : STD_LOGIC;
  signal fifo_rdata_n_15 : STD_LOGIC;
  signal fifo_rdata_n_16 : STD_LOGIC;
  signal fifo_rdata_n_17 : STD_LOGIC;
  signal fifo_rdata_n_18 : STD_LOGIC;
  signal fifo_rdata_n_19 : STD_LOGIC;
  signal fifo_rdata_n_20 : STD_LOGIC;
  signal fifo_rdata_n_21 : STD_LOGIC;
  signal fifo_rdata_n_22 : STD_LOGIC;
  signal fifo_rdata_n_23 : STD_LOGIC;
  signal fifo_rdata_n_24 : STD_LOGIC;
  signal fifo_rdata_n_25 : STD_LOGIC;
  signal fifo_rdata_n_26 : STD_LOGIC;
  signal fifo_rdata_n_27 : STD_LOGIC;
  signal fifo_rdata_n_28 : STD_LOGIC;
  signal fifo_rdata_n_29 : STD_LOGIC;
  signal fifo_rdata_n_30 : STD_LOGIC;
  signal fifo_rdata_n_31 : STD_LOGIC;
  signal fifo_rdata_n_32 : STD_LOGIC;
  signal fifo_rdata_n_33 : STD_LOGIC;
  signal fifo_rdata_n_34 : STD_LOGIC;
  signal fifo_rdata_n_35 : STD_LOGIC;
  signal fifo_rdata_n_36 : STD_LOGIC;
  signal fifo_rdata_n_37 : STD_LOGIC;
  signal fifo_rdata_n_38 : STD_LOGIC;
  signal fifo_rdata_n_5 : STD_LOGIC;
  signal fifo_rdata_n_7 : STD_LOGIC;
  signal fifo_rdata_n_8 : STD_LOGIC;
  signal fifo_rdata_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 36 downto 33 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry_i_1__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__2_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_cost_bus_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__0_n_8\ : STD_LOGIC;
  signal \minusOp_carry__0_n_9\ : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal minusOp_carry_n_8 : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__0_n_8\ : STD_LOGIC;
  signal \plusOp_carry__0_n_9\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_8\ : STD_LOGIC;
  signal \plusOp_carry__1_n_9\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_8\ : STD_LOGIC;
  signal \plusOp_carry__2_n_9\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_8\ : STD_LOGIC;
  signal \plusOp_carry__3_n_9\ : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal plusOp_carry_n_8 : STD_LOGIC;
  signal plusOp_carry_n_9 : STD_LOGIC;
  signal rreq_handling_reg_n_2 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_minusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair51";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__2\ : label is "soft_lutpair40";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of minusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \minusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__2\ : label is "soft_lutpair69";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_COST_BUS_ARADDR(29 downto 0) <= \^m_axi_cost_bus_araddr\(29 downto 0);
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_8,
      Q => \align_len_reg_n_2_[2]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_7\,
      Q => \align_len_reg_n_2_[31]\,
      R => SR(0)
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_7,
      Q => \align_len_reg_n_2_[3]\,
      R => SR(0)
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_6,
      Q => \align_len_reg_n_2_[4]\,
      R => SR(0)
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_9\,
      Q => \align_len_reg_n_2_[5]\,
      R => SR(0)
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_8\,
      Q => \align_len_reg_n_2_[6]\,
      R => SR(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[3]\,
      Q => \beat_len_buf_reg_n_2_[1]\,
      R => SR(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[4]\,
      Q => \beat_len_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[5]\,
      Q => \beat_len_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[6]\,
      Q => \beat_len_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[31]\,
      Q => \beat_len_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_38,
      Q => data_buf(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_28,
      Q => data_buf(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_27,
      Q => data_buf(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_26,
      Q => data_buf(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_25,
      Q => data_buf(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_24,
      Q => data_buf(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_23,
      Q => data_buf(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_22,
      Q => data_buf(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_21,
      Q => data_buf(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_20,
      Q => data_buf(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_19,
      Q => data_buf(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_37,
      Q => data_buf(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_18,
      Q => data_buf(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_17,
      Q => data_buf(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_16,
      Q => data_buf(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_15,
      Q => data_buf(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_14,
      Q => data_buf(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_13,
      Q => data_buf(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_12,
      Q => data_buf(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_11,
      Q => data_buf(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_10,
      Q => data_buf(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_9,
      Q => data_buf(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_36,
      Q => data_buf(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_8,
      Q => data_buf(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_7,
      Q => data_buf(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_35,
      Q => data_buf(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_34,
      Q => data_buf(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_33,
      Q => data_buf(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_32,
      Q => data_buf(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_31,
      Q => data_buf(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_30,
      Q => data_buf(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => fifo_rdata_n_29,
      Q => data_buf(9),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rdata_n_5,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_14,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => SR(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_8\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_cost_bus_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_cost_bus_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_cost_bus_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_cost_bus_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_cost_bus_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(10),
      Q => \^m_axi_cost_bus_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(11),
      Q => \^m_axi_cost_bus_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(12),
      Q => \^m_axi_cost_bus_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_cost_bus_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      S(3 downto 0) => \^m_axi_cost_bus_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(13),
      Q => \^m_axi_cost_bus_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(14),
      Q => \^m_axi_cost_bus_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(15),
      Q => \^m_axi_cost_bus_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(16),
      Q => \^m_axi_cost_bus_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      S(3 downto 0) => \^m_axi_cost_bus_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(17),
      Q => \^m_axi_cost_bus_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(18),
      Q => \^m_axi_cost_bus_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(19),
      Q => \^m_axi_cost_bus_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(20),
      Q => \^m_axi_cost_bus_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      S(3 downto 0) => \^m_axi_cost_bus_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(21),
      Q => \^m_axi_cost_bus_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(22),
      Q => \^m_axi_cost_bus_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(23),
      Q => \^m_axi_cost_bus_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(24),
      Q => \^m_axi_cost_bus_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      S(3 downto 0) => \^m_axi_cost_bus_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(25),
      Q => \^m_axi_cost_bus_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(26),
      Q => \^m_axi_cost_bus_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(27),
      Q => \^m_axi_cost_bus_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(28),
      Q => \^m_axi_cost_bus_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      S(3 downto 0) => \^m_axi_cost_bus_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(29),
      Q => \^m_axi_cost_bus_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(2),
      Q => \^m_axi_cost_bus_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(30),
      Q => \^m_axi_cost_bus_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(31),
      Q => \^m_axi_cost_bus_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9\,
      S(3) => '0',
      S(2 downto 0) => \^m_axi_cost_bus_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(3),
      Q => \^m_axi_cost_bus_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(4),
      Q => \^m_axi_cost_bus_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_cost_bus_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(5),
      Q => \^m_axi_cost_bus_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(6),
      Q => \^m_axi_cost_bus_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(7),
      Q => \^m_axi_cost_bus_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(8),
      Q => \^m_axi_cost_bus_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_cost_bus_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      S(3 downto 2) => \^m_axi_cost_bus_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(9),
      Q => \^m_axi_cost_bus_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rctl_n_7,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rctl_n_8,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rctl_n_9,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rctl_n_10,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \plusOp__1\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \plusOp__1\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \plusOp__1\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \plusOp__1\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \plusOp__1\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \plusOp__1\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_2
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_2
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_2
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_2
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_2
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_2
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_5,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => SR(0)
    );
\end_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => \end_addr_buf[3]_i_1__0_n_2\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_6\,
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_7\,
      Q => \end_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_6\,
      Q => \end_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_9\,
      Q => \end_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_8\,
      Q => \end_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_7\,
      Q => \end_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_6\,
      Q => \end_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_9\,
      Q => \end_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_8\,
      Q => \end_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_7\,
      Q => \end_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_6\,
      Q => \end_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_9\,
      Q => \end_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_8\,
      Q => \end_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_7\,
      Q => \end_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_6\,
      Q => \end_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_9\,
      Q => \end_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_8\,
      Q => \end_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_7\,
      Q => \end_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[2]\,
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_6\,
      Q => \end_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_9\,
      Q => \end_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[3]_i_1__0_n_2\,
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_7,
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_6,
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_7\,
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[6]\,
      DI(2) => \start_addr_reg_n_2_[5]\,
      DI(1) => \start_addr_reg_n_2_[4]\,
      DI(0) => \start_addr_reg_n_2_[3]\,
      O(3) => end_addr_carry_n_6,
      O(2) => end_addr_carry_n_7,
      O(1) => end_addr_carry_n_8,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__2_n_2\,
      S(2) => \end_addr_carry_i_2__2_n_2\,
      S(1) => \end_addr_carry_i_3__2_n_2\,
      S(0) => \end_addr_carry_i_4__2_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[10]\,
      DI(2) => \start_addr_reg_n_2_[9]\,
      DI(1) => \start_addr_reg_n_2_[8]\,
      DI(0) => \start_addr_reg_n_2_[7]\,
      O(3) => \end_addr_carry__0_n_6\,
      O(2) => \end_addr_carry__0_n_7\,
      O(1) => \end_addr_carry__0_n_8\,
      O(0) => \end_addr_carry__0_n_9\,
      S(3) => \end_addr_carry__0_i_1__2_n_2\,
      S(2) => \end_addr_carry__0_i_2__2_n_2\,
      S(1) => \end_addr_carry__0_i_3__2_n_2\,
      S(0) => \end_addr_carry__0_i_4__2_n_2\
    );
\end_addr_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_1__2_n_2\
    );
\end_addr_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_2__2_n_2\
    );
\end_addr_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_3__2_n_2\
    );
\end_addr_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_4__2_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[14]\,
      DI(2) => \start_addr_reg_n_2_[13]\,
      DI(1) => \start_addr_reg_n_2_[12]\,
      DI(0) => \start_addr_reg_n_2_[11]\,
      O(3) => \end_addr_carry__1_n_6\,
      O(2) => \end_addr_carry__1_n_7\,
      O(1) => \end_addr_carry__1_n_8\,
      O(0) => \end_addr_carry__1_n_9\,
      S(3) => \end_addr_carry__1_i_1__2_n_2\,
      S(2) => \end_addr_carry__1_i_2__2_n_2\,
      S(1) => \end_addr_carry__1_i_3__2_n_2\,
      S(0) => \end_addr_carry__1_i_4__2_n_2\
    );
\end_addr_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_1__2_n_2\
    );
\end_addr_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_2__2_n_2\
    );
\end_addr_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_3__2_n_2\
    );
\end_addr_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_4__2_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[18]\,
      DI(2) => \start_addr_reg_n_2_[17]\,
      DI(1) => \start_addr_reg_n_2_[16]\,
      DI(0) => \start_addr_reg_n_2_[15]\,
      O(3) => \end_addr_carry__2_n_6\,
      O(2) => \end_addr_carry__2_n_7\,
      O(1) => \end_addr_carry__2_n_8\,
      O(0) => \end_addr_carry__2_n_9\,
      S(3) => \end_addr_carry__2_i_1__2_n_2\,
      S(2) => \end_addr_carry__2_i_2__2_n_2\,
      S(1) => \end_addr_carry__2_i_3__2_n_2\,
      S(0) => \end_addr_carry__2_i_4__2_n_2\
    );
\end_addr_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1__2_n_2\
    );
\end_addr_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2__2_n_2\
    );
\end_addr_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3__2_n_2\
    );
\end_addr_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4__2_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[22]\,
      DI(2) => \start_addr_reg_n_2_[21]\,
      DI(1) => \start_addr_reg_n_2_[20]\,
      DI(0) => \start_addr_reg_n_2_[19]\,
      O(3) => \end_addr_carry__3_n_6\,
      O(2) => \end_addr_carry__3_n_7\,
      O(1) => \end_addr_carry__3_n_8\,
      O(0) => \end_addr_carry__3_n_9\,
      S(3) => \end_addr_carry__3_i_1__2_n_2\,
      S(2) => \end_addr_carry__3_i_2__2_n_2\,
      S(1) => \end_addr_carry__3_i_3__2_n_2\,
      S(0) => \end_addr_carry__3_i_4__2_n_2\
    );
\end_addr_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1__2_n_2\
    );
\end_addr_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2__2_n_2\
    );
\end_addr_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3__2_n_2\
    );
\end_addr_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4__2_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[26]\,
      DI(2) => \start_addr_reg_n_2_[25]\,
      DI(1) => \start_addr_reg_n_2_[24]\,
      DI(0) => \start_addr_reg_n_2_[23]\,
      O(3) => \end_addr_carry__4_n_6\,
      O(2) => \end_addr_carry__4_n_7\,
      O(1) => \end_addr_carry__4_n_8\,
      O(0) => \end_addr_carry__4_n_9\,
      S(3) => \end_addr_carry__4_i_1__2_n_2\,
      S(2) => \end_addr_carry__4_i_2__2_n_2\,
      S(1) => \end_addr_carry__4_i_3__2_n_2\,
      S(0) => \end_addr_carry__4_i_4__2_n_2\
    );
\end_addr_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1__2_n_2\
    );
\end_addr_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2__2_n_2\
    );
\end_addr_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3__2_n_2\
    );
\end_addr_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4__2_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[30]\,
      DI(2) => \start_addr_reg_n_2_[29]\,
      DI(1) => \start_addr_reg_n_2_[28]\,
      DI(0) => \start_addr_reg_n_2_[27]\,
      O(3) => \end_addr_carry__5_n_6\,
      O(2) => \end_addr_carry__5_n_7\,
      O(1) => \end_addr_carry__5_n_8\,
      O(0) => \end_addr_carry__5_n_9\,
      S(3) => \end_addr_carry__5_i_1__2_n_2\,
      S(2) => \end_addr_carry__5_i_2__2_n_2\,
      S(1) => \end_addr_carry__5_i_3__2_n_2\,
      S(0) => \end_addr_carry__5_i_4__2_n_2\
    );
\end_addr_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1__2_n_2\
    );
\end_addr_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2__2_n_2\
    );
\end_addr_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3__2_n_2\
    );
\end_addr_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4__2_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3 downto 0) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \end_addr_carry__6_n_9\,
      S(3 downto 1) => B"000",
      S(0) => \end_addr_carry__6_i_1__2_n_2\
    );
\end_addr_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1__2_n_2\
    );
\end_addr_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => \end_addr_carry_i_1__2_n_2\
    );
\end_addr_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => \end_addr_carry_i_2__2_n_2\
    );
\end_addr_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry_i_3__2_n_2\
    );
\end_addr_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => \end_addr_carry_i_4__2_n_2\
    );
fifo_rctl: entity work.\bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3_4\
     port map (
      CO(0) => first_sect,
      E(0) => p_13_in,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_2,
      ap_rst_n_1(0) => fifo_rctl_n_4,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      data_vld_reg_0(0) => data_pack(34),
      empty_n_tmp_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_tmp_reg_0 => fifo_rctl_n_5,
      full_n_tmp_reg_1 => fifo_rctl_n_6,
      full_n_tmp_reg_2 => fifo_rctl_n_7,
      full_n_tmp_reg_3 => fifo_rctl_n_8,
      full_n_tmp_reg_4 => fifo_rctl_n_9,
      full_n_tmp_reg_5 => fifo_rctl_n_10,
      full_n_tmp_reg_6 => fifo_rctl_n_14,
      invalid_len_event => invalid_len_event,
      m_axi_COST_BUS_ARREADY => m_axi_COST_BUS_ARREADY,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rreq_handling_reg => fifo_rctl_n_12,
      rreq_handling_reg_0(0) => fifo_rctl_n_13,
      rreq_handling_reg_1 => fifo_rctl_n_15,
      rreq_handling_reg_2 => rreq_handling_reg_n_2,
      rreq_handling_reg_3(0) => last_sect,
      rreq_handling_reg_4 => fifo_rreq_valid_buf_reg_n_2,
      s_ready => s_ready,
      \sect_len_buf_reg[9]\ => fifo_rreq_n_26
    );
fifo_rdata: entity work.\bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer__parameterized1\
     port map (
      E(0) => p_22_in,
      Q(32) => data_pack(34),
      Q(31) => fifo_rdata_n_7,
      Q(30) => fifo_rdata_n_8,
      Q(29) => fifo_rdata_n_9,
      Q(28) => fifo_rdata_n_10,
      Q(27) => fifo_rdata_n_11,
      Q(26) => fifo_rdata_n_12,
      Q(25) => fifo_rdata_n_13,
      Q(24) => fifo_rdata_n_14,
      Q(23) => fifo_rdata_n_15,
      Q(22) => fifo_rdata_n_16,
      Q(21) => fifo_rdata_n_17,
      Q(20) => fifo_rdata_n_18,
      Q(19) => fifo_rdata_n_19,
      Q(18) => fifo_rdata_n_20,
      Q(17) => fifo_rdata_n_21,
      Q(16) => fifo_rdata_n_22,
      Q(15) => fifo_rdata_n_23,
      Q(14) => fifo_rdata_n_24,
      Q(13) => fifo_rdata_n_25,
      Q(12) => fifo_rdata_n_26,
      Q(11) => fifo_rdata_n_27,
      Q(10) => fifo_rdata_n_28,
      Q(9) => fifo_rdata_n_29,
      Q(8) => fifo_rdata_n_30,
      Q(7) => fifo_rdata_n_31,
      Q(6) => fifo_rdata_n_32,
      Q(5) => fifo_rdata_n_33,
      Q(4) => fifo_rdata_n_34,
      Q(3) => fifo_rdata_n_35,
      Q(2) => fifo_rdata_n_36,
      Q(1) => fifo_rdata_n_37,
      Q(0) => fifo_rdata_n_38,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      beat_valid => beat_valid,
      dout_valid_reg_0 => fifo_rdata_n_5,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      full_n_reg_0 => full_n_reg,
      m_axi_COST_BUS_RRESP(1 downto 0) => m_axi_COST_BUS_RRESP(1 downto 0),
      m_axi_COST_BUS_RVALID => m_axi_COST_BUS_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      s_ready => s_ready
    );
fifo_rreq: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo_5
     port map (
      D(19) => fifo_rreq_n_5,
      D(18) => fifo_rreq_n_6,
      D(17) => fifo_rreq_n_7,
      D(16) => fifo_rreq_n_8,
      D(15) => fifo_rreq_n_9,
      D(14) => fifo_rreq_n_10,
      D(13) => fifo_rreq_n_11,
      D(12) => fifo_rreq_n_12,
      D(11) => fifo_rreq_n_13,
      D(10) => fifo_rreq_n_14,
      D(9) => fifo_rreq_n_15,
      D(8) => fifo_rreq_n_16,
      D(7) => fifo_rreq_n_17,
      D(6) => fifo_rreq_n_18,
      D(5) => fifo_rreq_n_19,
      D(4) => fifo_rreq_n_20,
      D(3) => fifo_rreq_n_21,
      D(2) => fifo_rreq_n_22,
      D(1) => fifo_rreq_n_23,
      D(0) => fifo_rreq_n_24,
      E(0) => align_len,
      O(2) => \plusOp_carry__3_n_7\,
      O(1) => \plusOp_carry__3_n_8\,
      O(0) => \plusOp_carry__3_n_9\,
      Q(0) => rs2f_rreq_valid,
      S(1) => fifo_rreq_n_27,
      S(0) => fifo_rreq_n_28,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.arlen_buf[3]_i_3__0_0\(5) => \sect_len_buf_reg_n_2_[9]\,
      \could_multi_bursts.arlen_buf[3]_i_3__0_0\(4) => \sect_len_buf_reg_n_2_[8]\,
      \could_multi_bursts.arlen_buf[3]_i_3__0_0\(3) => \sect_len_buf_reg_n_2_[7]\,
      \could_multi_bursts.arlen_buf[3]_i_3__0_0\(2) => \sect_len_buf_reg_n_2_[6]\,
      \could_multi_bursts.arlen_buf[3]_i_3__0_0\(1) => \sect_len_buf_reg_n_2_[5]\,
      \could_multi_bursts.arlen_buf[3]_i_3__0_0\(0) => \sect_len_buf_reg_n_2_[4]\,
      \could_multi_bursts.arlen_buf[3]_i_3__0_1\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      empty_n_tmp_reg_0 => fifo_rreq_n_71,
      empty_n_tmp_reg_1 => fifo_rreq_n_72,
      empty_n_tmp_reg_2 => rreq_handling_reg_n_2,
      empty_n_tmp_reg_3(0) => last_sect,
      \end_addr_buf_reg[23]\(3) => fifo_rreq_n_64,
      \end_addr_buf_reg[23]\(2) => fifo_rreq_n_65,
      \end_addr_buf_reg[23]\(1) => fifo_rreq_n_66,
      \end_addr_buf_reg[23]\(0) => fifo_rreq_n_67,
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_68,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_69,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_70,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => fifo_rreq_valid_buf_reg_n_2,
      invalid_len_event_reg_0 => fifo_rctl_n_12,
      \last_sect_carry__0\(19) => \sect_cnt_reg_n_2_[19]\,
      \last_sect_carry__0\(18) => \sect_cnt_reg_n_2_[18]\,
      \last_sect_carry__0\(17) => \sect_cnt_reg_n_2_[17]\,
      \last_sect_carry__0\(16) => \sect_cnt_reg_n_2_[16]\,
      \last_sect_carry__0\(15) => \sect_cnt_reg_n_2_[15]\,
      \last_sect_carry__0\(14) => \sect_cnt_reg_n_2_[14]\,
      \last_sect_carry__0\(13) => \sect_cnt_reg_n_2_[13]\,
      \last_sect_carry__0\(12) => \sect_cnt_reg_n_2_[12]\,
      \last_sect_carry__0\(11) => \sect_cnt_reg_n_2_[11]\,
      \last_sect_carry__0\(10) => \sect_cnt_reg_n_2_[10]\,
      \last_sect_carry__0\(9) => \sect_cnt_reg_n_2_[9]\,
      \last_sect_carry__0\(8) => \sect_cnt_reg_n_2_[8]\,
      \last_sect_carry__0\(7) => \sect_cnt_reg_n_2_[7]\,
      \last_sect_carry__0\(6) => \sect_cnt_reg_n_2_[6]\,
      \last_sect_carry__0\(5) => \sect_cnt_reg_n_2_[5]\,
      \last_sect_carry__0\(4) => \sect_cnt_reg_n_2_[4]\,
      \last_sect_carry__0\(3) => \sect_cnt_reg_n_2_[3]\,
      \last_sect_carry__0\(2) => \sect_cnt_reg_n_2_[2]\,
      \last_sect_carry__0\(1) => \sect_cnt_reg_n_2_[1]\,
      \last_sect_carry__0\(0) => \sect_cnt_reg_n_2_[0]\,
      \last_sect_carry__0_0\(19) => \end_addr_buf_reg_n_2_[31]\,
      \last_sect_carry__0_0\(18) => \end_addr_buf_reg_n_2_[30]\,
      \last_sect_carry__0_0\(17) => \end_addr_buf_reg_n_2_[29]\,
      \last_sect_carry__0_0\(16) => \end_addr_buf_reg_n_2_[28]\,
      \last_sect_carry__0_0\(15) => \end_addr_buf_reg_n_2_[27]\,
      \last_sect_carry__0_0\(14) => \end_addr_buf_reg_n_2_[26]\,
      \last_sect_carry__0_0\(13) => \end_addr_buf_reg_n_2_[25]\,
      \last_sect_carry__0_0\(12) => \end_addr_buf_reg_n_2_[24]\,
      \last_sect_carry__0_0\(11) => \end_addr_buf_reg_n_2_[23]\,
      \last_sect_carry__0_0\(10) => \end_addr_buf_reg_n_2_[22]\,
      \last_sect_carry__0_0\(9) => \end_addr_buf_reg_n_2_[21]\,
      \last_sect_carry__0_0\(8) => \end_addr_buf_reg_n_2_[20]\,
      \last_sect_carry__0_0\(7) => \end_addr_buf_reg_n_2_[19]\,
      \last_sect_carry__0_0\(6) => \end_addr_buf_reg_n_2_[18]\,
      \last_sect_carry__0_0\(5) => \end_addr_buf_reg_n_2_[17]\,
      \last_sect_carry__0_0\(4) => \end_addr_buf_reg_n_2_[16]\,
      \last_sect_carry__0_0\(3) => \end_addr_buf_reg_n_2_[15]\,
      \last_sect_carry__0_0\(2) => \end_addr_buf_reg_n_2_[14]\,
      \last_sect_carry__0_0\(1) => \end_addr_buf_reg_n_2_[13]\,
      \last_sect_carry__0_0\(0) => \end_addr_buf_reg_n_2_[12]\,
      next_rreq => next_rreq,
      p_23_in => p_23_in,
      \q_reg[21]_0\(20) => rs2f_rreq_data(29),
      \q_reg[21]_0\(19 downto 0) => rs2f_rreq_data(20 downto 1),
      \q_reg[34]_0\(1) => fifo_rreq_n_62,
      \q_reg[34]_0\(0) => fifo_rreq_n_63,
      \q_reg[36]_0\(32 downto 29) => fifo_rreq_data(36 downto 33),
      \q_reg[36]_0\(28) => fifo_rreq_n_33,
      \q_reg[36]_0\(27) => fifo_rreq_n_34,
      \q_reg[36]_0\(26) => fifo_rreq_n_35,
      \q_reg[36]_0\(25) => fifo_rreq_n_36,
      \q_reg[36]_0\(24) => fifo_rreq_n_37,
      \q_reg[36]_0\(23) => fifo_rreq_n_38,
      \q_reg[36]_0\(22) => fifo_rreq_n_39,
      \q_reg[36]_0\(21) => fifo_rreq_n_40,
      \q_reg[36]_0\(20) => fifo_rreq_n_41,
      \q_reg[36]_0\(19) => fifo_rreq_n_42,
      \q_reg[36]_0\(18) => fifo_rreq_n_43,
      \q_reg[36]_0\(17) => fifo_rreq_n_44,
      \q_reg[36]_0\(16) => fifo_rreq_n_45,
      \q_reg[36]_0\(15) => fifo_rreq_n_46,
      \q_reg[36]_0\(14) => fifo_rreq_n_47,
      \q_reg[36]_0\(13) => fifo_rreq_n_48,
      \q_reg[36]_0\(12) => fifo_rreq_n_49,
      \q_reg[36]_0\(11) => fifo_rreq_n_50,
      \q_reg[36]_0\(10) => fifo_rreq_n_51,
      \q_reg[36]_0\(9) => fifo_rreq_n_52,
      \q_reg[36]_0\(8) => fifo_rreq_n_53,
      \q_reg[36]_0\(7) => fifo_rreq_n_54,
      \q_reg[36]_0\(6) => fifo_rreq_n_55,
      \q_reg[36]_0\(5) => fifo_rreq_n_56,
      \q_reg[36]_0\(4) => fifo_rreq_n_57,
      \q_reg[36]_0\(3) => fifo_rreq_n_58,
      \q_reg[36]_0\(2) => fifo_rreq_n_59,
      \q_reg[36]_0\(1) => fifo_rreq_n_60,
      \q_reg[36]_0\(0) => fifo_rreq_n_61,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[12]\(3) => \plusOp_carry__1_n_6\,
      \sect_cnt_reg[12]\(2) => \plusOp_carry__1_n_7\,
      \sect_cnt_reg[12]\(1) => \plusOp_carry__1_n_8\,
      \sect_cnt_reg[12]\(0) => \plusOp_carry__1_n_9\,
      \sect_cnt_reg[16]\(3) => \plusOp_carry__2_n_6\,
      \sect_cnt_reg[16]\(2) => \plusOp_carry__2_n_7\,
      \sect_cnt_reg[16]\(1) => \plusOp_carry__2_n_8\,
      \sect_cnt_reg[16]\(0) => \plusOp_carry__2_n_9\,
      \sect_cnt_reg[19]\(19) => \start_addr_reg_n_2_[31]\,
      \sect_cnt_reg[19]\(18) => \start_addr_reg_n_2_[30]\,
      \sect_cnt_reg[19]\(17) => \start_addr_reg_n_2_[29]\,
      \sect_cnt_reg[19]\(16) => \start_addr_reg_n_2_[28]\,
      \sect_cnt_reg[19]\(15) => \start_addr_reg_n_2_[27]\,
      \sect_cnt_reg[19]\(14) => \start_addr_reg_n_2_[26]\,
      \sect_cnt_reg[19]\(13) => \start_addr_reg_n_2_[25]\,
      \sect_cnt_reg[19]\(12) => \start_addr_reg_n_2_[24]\,
      \sect_cnt_reg[19]\(11) => \start_addr_reg_n_2_[23]\,
      \sect_cnt_reg[19]\(10) => \start_addr_reg_n_2_[22]\,
      \sect_cnt_reg[19]\(9) => \start_addr_reg_n_2_[21]\,
      \sect_cnt_reg[19]\(8) => \start_addr_reg_n_2_[20]\,
      \sect_cnt_reg[19]\(7) => \start_addr_reg_n_2_[19]\,
      \sect_cnt_reg[19]\(6) => \start_addr_reg_n_2_[18]\,
      \sect_cnt_reg[19]\(5) => \start_addr_reg_n_2_[17]\,
      \sect_cnt_reg[19]\(4) => \start_addr_reg_n_2_[16]\,
      \sect_cnt_reg[19]\(3) => \start_addr_reg_n_2_[15]\,
      \sect_cnt_reg[19]\(2) => \start_addr_reg_n_2_[14]\,
      \sect_cnt_reg[19]\(1) => \start_addr_reg_n_2_[13]\,
      \sect_cnt_reg[19]\(0) => \start_addr_reg_n_2_[12]\,
      \sect_cnt_reg[4]\(3) => plusOp_carry_n_6,
      \sect_cnt_reg[4]\(2) => plusOp_carry_n_7,
      \sect_cnt_reg[4]\(1) => plusOp_carry_n_8,
      \sect_cnt_reg[4]\(0) => plusOp_carry_n_9,
      \sect_cnt_reg[8]\(3) => \plusOp_carry__0_n_6\,
      \sect_cnt_reg[8]\(2) => \plusOp_carry__0_n_7\,
      \sect_cnt_reg[8]\(1) => \plusOp_carry__0_n_8\,
      \sect_cnt_reg[8]\(0) => \plusOp_carry__0_n_9\,
      \sect_len_buf_reg[7]\ => fifo_rreq_n_26
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_72,
      Q => fifo_rreq_valid_buf_reg_n_2,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__2_n_2\,
      S(2) => \first_sect_carry_i_2__2_n_2\,
      S(1) => \first_sect_carry_i_3__2_n_2\,
      S(0) => \first_sect_carry_i_4__2_n_2\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__2_n_2\,
      S(1) => \first_sect_carry__0_i_2__2_n_2\,
      S(0) => \first_sect_carry__0_i_3__2_n_2\
    );
\first_sect_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => \sect_cnt_reg_n_2_[19]\,
      I2 => \start_addr_buf_reg_n_2_[30]\,
      I3 => \sect_cnt_reg_n_2_[18]\,
      O => \first_sect_carry__0_i_1__2_n_2\
    );
\first_sect_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[15]\,
      I1 => \start_addr_buf_reg_n_2_[27]\,
      I2 => \sect_cnt_reg_n_2_[16]\,
      I3 => \start_addr_buf_reg_n_2_[28]\,
      I4 => \start_addr_buf_reg_n_2_[29]\,
      I5 => \sect_cnt_reg_n_2_[17]\,
      O => \first_sect_carry__0_i_2__2_n_2\
    );
\first_sect_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => \sect_cnt_reg_n_2_[14]\,
      I2 => \sect_cnt_reg_n_2_[12]\,
      I3 => \start_addr_buf_reg_n_2_[24]\,
      I4 => \sect_cnt_reg_n_2_[13]\,
      I5 => \start_addr_buf_reg_n_2_[25]\,
      O => \first_sect_carry__0_i_3__2_n_2\
    );
\first_sect_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => \sect_cnt_reg_n_2_[11]\,
      I2 => \sect_cnt_reg_n_2_[9]\,
      I3 => \start_addr_buf_reg_n_2_[21]\,
      I4 => \sect_cnt_reg_n_2_[10]\,
      I5 => \start_addr_buf_reg_n_2_[22]\,
      O => \first_sect_carry_i_1__2_n_2\
    );
\first_sect_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[20]\,
      I1 => \sect_cnt_reg_n_2_[8]\,
      I2 => \sect_cnt_reg_n_2_[6]\,
      I3 => \start_addr_buf_reg_n_2_[18]\,
      I4 => \sect_cnt_reg_n_2_[7]\,
      I5 => \start_addr_buf_reg_n_2_[19]\,
      O => \first_sect_carry_i_2__2_n_2\
    );
\first_sect_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => \sect_cnt_reg_n_2_[5]\,
      I2 => \sect_cnt_reg_n_2_[3]\,
      I3 => \start_addr_buf_reg_n_2_[15]\,
      I4 => \sect_cnt_reg_n_2_[4]\,
      I5 => \start_addr_buf_reg_n_2_[16]\,
      O => \first_sect_carry_i_3__2_n_2\
    );
\first_sect_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => \sect_cnt_reg_n_2_[2]\,
      I2 => \sect_cnt_reg_n_2_[1]\,
      I3 => \start_addr_buf_reg_n_2_[13]\,
      I4 => \sect_cnt_reg_n_2_[0]\,
      I5 => \start_addr_buf_reg_n_2_[12]\,
      O => \first_sect_carry_i_4__2_n_2\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_71,
      Q => invalid_len_event,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_64,
      S(2) => fifo_rreq_n_65,
      S(1) => fifo_rreq_n_66,
      S(0) => fifo_rreq_n_67
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_68,
      S(1) => fifo_rreq_n_69,
      S(0) => fifo_rreq_n_70
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_2,
      CO(2) => minusOp_carry_n_3,
      CO(1) => minusOp_carry_n_4,
      CO(0) => minusOp_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(34 downto 33),
      DI(1 downto 0) => B"00",
      O(3) => minusOp_carry_n_6,
      O(2) => minusOp_carry_n_7,
      O(1) => minusOp_carry_n_8,
      O(0) => NLW_minusOp_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_62,
      S(2) => fifo_rreq_n_63,
      S(1 downto 0) => B"11"
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_2,
      CO(3 downto 2) => \NLW_minusOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \minusOp_carry__0_n_4\,
      CO(0) => \minusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_rreq_data(36 downto 35),
      O(3) => \NLW_minusOp_carry__0_O_UNCONNECTED\(3),
      O(2) => \minusOp_carry__0_n_7\,
      O(1) => \minusOp_carry__0_n_8\,
      O(0) => \minusOp_carry__0_n_9\,
      S(3 downto 2) => B"01",
      S(1) => fifo_rreq_n_27,
      S(0) => fifo_rreq_n_28
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_2,
      CO(2) => plusOp_carry_n_3,
      CO(1) => plusOp_carry_n_4,
      CO(0) => plusOp_carry_n_5,
      CYINIT => \sect_cnt_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_6,
      O(2) => plusOp_carry_n_7,
      O(1) => plusOp_carry_n_8,
      O(0) => plusOp_carry_n_9,
      S(3) => \sect_cnt_reg_n_2_[4]\,
      S(2) => \sect_cnt_reg_n_2_[3]\,
      S(1) => \sect_cnt_reg_n_2_[2]\,
      S(0) => \sect_cnt_reg_n_2_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_2,
      CO(3) => \plusOp_carry__0_n_2\,
      CO(2) => \plusOp_carry__0_n_3\,
      CO(1) => \plusOp_carry__0_n_4\,
      CO(0) => \plusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_6\,
      O(2) => \plusOp_carry__0_n_7\,
      O(1) => \plusOp_carry__0_n_8\,
      O(0) => \plusOp_carry__0_n_9\,
      S(3) => \sect_cnt_reg_n_2_[8]\,
      S(2) => \sect_cnt_reg_n_2_[7]\,
      S(1) => \sect_cnt_reg_n_2_[6]\,
      S(0) => \sect_cnt_reg_n_2_[5]\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_2\,
      CO(3) => \plusOp_carry__1_n_2\,
      CO(2) => \plusOp_carry__1_n_3\,
      CO(1) => \plusOp_carry__1_n_4\,
      CO(0) => \plusOp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_6\,
      O(2) => \plusOp_carry__1_n_7\,
      O(1) => \plusOp_carry__1_n_8\,
      O(0) => \plusOp_carry__1_n_9\,
      S(3) => \sect_cnt_reg_n_2_[12]\,
      S(2) => \sect_cnt_reg_n_2_[11]\,
      S(1) => \sect_cnt_reg_n_2_[10]\,
      S(0) => \sect_cnt_reg_n_2_[9]\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_2\,
      CO(3) => \plusOp_carry__2_n_2\,
      CO(2) => \plusOp_carry__2_n_3\,
      CO(1) => \plusOp_carry__2_n_4\,
      CO(0) => \plusOp_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_6\,
      O(2) => \plusOp_carry__2_n_7\,
      O(1) => \plusOp_carry__2_n_8\,
      O(0) => \plusOp_carry__2_n_9\,
      S(3) => \sect_cnt_reg_n_2_[16]\,
      S(2) => \sect_cnt_reg_n_2_[15]\,
      S(1) => \sect_cnt_reg_n_2_[14]\,
      S(0) => \sect_cnt_reg_n_2_[13]\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_2\,
      CO(3 downto 2) => \NLW_plusOp_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__3_n_4\,
      CO(0) => \plusOp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__3_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__3_n_7\,
      O(1) => \plusOp_carry__3_n_8\,
      O(0) => \plusOp_carry__3_n_9\,
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_2_[19]\,
      S(1) => \sect_cnt_reg_n_2_[18]\,
      S(0) => \sect_cnt_reg_n_2_[17]\
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_15,
      Q => rreq_handling_reg_n_2,
      R => SR(0)
    );
rs_rdata: entity work.\bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice__parameterized2\
     port map (
      COST_BUS_RREADY => COST_BUS_RREADY,
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(31 downto 0) => data_buf(31 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      s_ready => s_ready,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_2\
    );
rs_rreq: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice_6
     port map (
      \FSM_sequential_state_reg[0]_0\(0) => \FSM_sequential_state_reg[0]\(0),
      IMG_BUS_AWID2 => IMG_BUS_AWID2,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[21]_0\(7 downto 0) => \ap_CS_fsm_reg[21]_0\(7 downto 0),
      ap_clk => ap_clk,
      \data_p1_reg[29]_0\(20) => rs2f_rreq_data(29),
      \data_p1_reg[29]_0\(19 downto 0) => rs2f_rreq_data(20 downto 1),
      \data_p2_reg[29]_0\(20 downto 0) => \data_p2_reg[29]\(20 downto 0),
      \data_p2_reg[29]_1\(0) => \data_p2_reg[29]_0\(0),
      \ni_reg_220_reg[5]\ => \ni_reg_220_reg[5]\,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => \sect_addr_buf[10]_i_1__2_n_2\
    );
\sect_addr_buf[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => \sect_addr_buf[11]_i_2__2_n_2\
    );
\sect_addr_buf[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[0]\,
      O => \sect_addr_buf[12]_i_1__2_n_2\
    );
\sect_addr_buf[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[1]\,
      O => \sect_addr_buf[13]_i_1__2_n_2\
    );
\sect_addr_buf[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[2]\,
      O => \sect_addr_buf[14]_i_1__2_n_2\
    );
\sect_addr_buf[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[3]\,
      O => \sect_addr_buf[15]_i_1__2_n_2\
    );
\sect_addr_buf[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[4]\,
      O => \sect_addr_buf[16]_i_1__2_n_2\
    );
\sect_addr_buf[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[5]\,
      O => \sect_addr_buf[17]_i_1__2_n_2\
    );
\sect_addr_buf[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[6]\,
      O => \sect_addr_buf[18]_i_1__2_n_2\
    );
\sect_addr_buf[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[7]\,
      O => \sect_addr_buf[19]_i_1__2_n_2\
    );
\sect_addr_buf[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[8]\,
      O => \sect_addr_buf[20]_i_1__2_n_2\
    );
\sect_addr_buf[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[9]\,
      O => \sect_addr_buf[21]_i_1__2_n_2\
    );
\sect_addr_buf[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[10]\,
      O => \sect_addr_buf[22]_i_1__2_n_2\
    );
\sect_addr_buf[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[11]\,
      O => \sect_addr_buf[23]_i_1__2_n_2\
    );
\sect_addr_buf[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[12]\,
      O => \sect_addr_buf[24]_i_1__2_n_2\
    );
\sect_addr_buf[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[13]\,
      O => \sect_addr_buf[25]_i_1__2_n_2\
    );
\sect_addr_buf[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[14]\,
      O => \sect_addr_buf[26]_i_1__2_n_2\
    );
\sect_addr_buf[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[15]\,
      O => \sect_addr_buf[27]_i_1__2_n_2\
    );
\sect_addr_buf[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[16]\,
      O => \sect_addr_buf[28]_i_1__2_n_2\
    );
\sect_addr_buf[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[17]\,
      O => \sect_addr_buf[29]_i_1__2_n_2\
    );
\sect_addr_buf[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[18]\,
      O => \sect_addr_buf[30]_i_1__2_n_2\
    );
\sect_addr_buf[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[19]\,
      O => \sect_addr_buf[31]_i_1__2_n_2\
    );
\sect_addr_buf[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => \sect_addr_buf[3]_i_1__2_n_2\
    );
\sect_addr_buf[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => \sect_addr_buf[4]_i_1__2_n_2\
    );
\sect_addr_buf[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => \sect_addr_buf[5]_i_1__2_n_2\
    );
\sect_addr_buf[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => \sect_addr_buf[6]_i_1__2_n_2\
    );
\sect_addr_buf[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => \sect_addr_buf[7]_i_1__2_n_2\
    );
\sect_addr_buf[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => \sect_addr_buf[8]_i_1__2_n_2\
    );
\sect_addr_buf[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => \sect_addr_buf[9]_i_1__2_n_2\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[10]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[11]_i_2__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[12]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[13]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[14]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[15]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[16]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[17]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[18]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[19]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[20]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[21]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[22]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[23]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[24]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[25]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[26]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[27]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[28]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[29]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[30]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[31]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[3]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[4]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[5]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[6]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[7]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[8]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => fifo_rctl_n_4
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[9]_i_1__2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => fifo_rctl_n_4
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_2_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_2_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_2_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_2_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_2_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_2_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_2_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_2_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_2_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_6,
      Q => \sect_cnt_reg_n_2_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_5,
      Q => \sect_cnt_reg_n_2_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_2_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_2_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_2_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_2_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_2_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_2_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_2_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_2_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_2_[9]\,
      R => SR(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[2]\,
      I1 => last_sect,
      O => \sect_len_buf[0]_i_1_n_2\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[3]\,
      I1 => \end_addr_buf_reg_n_2_[3]\,
      I2 => \beat_len_buf_reg_n_2_[1]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_2\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[4]\,
      I1 => \beat_len_buf_reg_n_2_[2]\,
      I2 => \start_addr_buf_reg_n_2_[4]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_2\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[5]\,
      I1 => \end_addr_buf_reg_n_2_[5]\,
      I2 => \beat_len_buf_reg_n_2_[3]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_2\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[6]\,
      I1 => \end_addr_buf_reg_n_2_[6]\,
      I2 => \beat_len_buf_reg_n_2_[4]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_2\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[7]\,
      I1 => \end_addr_buf_reg_n_2_[7]\,
      I2 => \beat_len_buf_reg_n_2_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_2\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F033AAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[8]\,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      I2 => \beat_len_buf_reg_n_2_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_2\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F033AAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[9]\,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      I2 => \beat_len_buf_reg_n_2_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_2\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[10]\,
      I1 => \end_addr_buf_reg_n_2_[10]\,
      I2 => \beat_len_buf_reg_n_2_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_2\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[11]\,
      I1 => \end_addr_buf_reg_n_2_[11]\,
      I2 => \beat_len_buf_reg_n_2_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[0]_i_1_n_2\,
      Q => p_1_in(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[1]_i_1_n_2\,
      Q => p_1_in(1),
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[2]_i_1_n_2\,
      Q => p_1_in(2),
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[3]_i_1_n_2\,
      Q => p_1_in(3),
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[4]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[5]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[6]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[7]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[8]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[9]_i_2_n_2\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => \start_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => \start_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => \start_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => \start_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => \start_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => \start_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => \start_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => \start_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => \start_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => \start_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => \start_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => \start_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => \start_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => \start_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => \start_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => \start_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => \start_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => \start_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => \start_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => \start_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_2_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_tmp_reg : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_COST_BUS_WLAST : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \di_i_i_reg_279_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_tmp_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q_tmp_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    ap_reg_ioackin_COST_BUS_WREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_tmp_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    \conservative_gen.throttl_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_WREADY : in STD_LOGIC;
    \conservative_gen.throttl_cnt_reg[7]\ : in STD_LOGIC;
    m_axi_COST_BUS_BVALID : in STD_LOGIC;
    \data_p2_reg[29]\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_write : entity is "comp_d_map_COST_BUS_m_axi_write";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_write;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \align_len_reg_n_2_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \^bus_equal_gen.wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^could_multi_bursts.awvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_sect_buf_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^di_i_i_reg_279_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__1_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 36 downto 33 );
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry_i_1__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__1_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal \^full_n_tmp_reg\ : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_1 : STD_LOGIC;
  signal invalid_len_event_2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_cost_bus_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_cost_bus_wlast\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal rdreq33_out : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_len_buf : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \sect_len_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_2 : STD_LOGIC;
  signal wrreq24_out : STD_LOGIC;
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_minusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[0]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[1]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1__0\ : label is "soft_lutpair132";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__1\ : label is "soft_lutpair124";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of minusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \minusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair157";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  SR(0) <= \^sr\(0);
  \bus_equal_gen.WVALID_Dummy_reg_0\ <= \^bus_equal_gen.wvalid_dummy_reg_0\;
  \could_multi_bursts.AWVALID_Dummy_reg_0\ <= \^could_multi_bursts.awvalid_dummy_reg_0\;
  \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0);
  \di_i_i_reg_279_reg[2]\(0) <= \^di_i_i_reg_279_reg[2]\(0);
  full_n_tmp_reg <= \^full_n_tmp_reg\;
  m_axi_COST_BUS_AWADDR(29 downto 0) <= \^m_axi_cost_bus_awaddr\(29 downto 0);
  m_axi_COST_BUS_WLAST <= \^m_axi_cost_bus_wlast\;
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => minusOp(2),
      Q => \align_len_reg_n_2_[2]\,
      R => fifo_wreq_n_4
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => minusOp(31),
      Q => \align_len_reg_n_2_[31]\,
      R => fifo_wreq_n_4
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => minusOp(3),
      Q => \align_len_reg_n_2_[3]\,
      R => fifo_wreq_n_4
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => minusOp(4),
      Q => \align_len_reg_n_2_[4]\,
      R => fifo_wreq_n_4
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => minusOp(5),
      Q => \align_len_reg_n_2_[5]\,
      R => fifo_wreq_n_4
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => minusOp(6),
      Q => \align_len_reg_n_2_[6]\,
      R => fifo_wreq_n_4
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \align_len_reg_n_2_[3]\,
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \align_len_reg_n_2_[4]\,
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \align_len_reg_n_2_[5]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \align_len_reg_n_2_[6]\,
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \align_len_reg_n_2_[31]\,
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
buff_wdata: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_buffer
     port map (
      D(0) => D(3),
      E(0) => p_13_in,
      Q(0) => Q(1),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]\(0),
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_1\(0) => \ap_CS_fsm_reg[5]_1\(0),
      ap_clk => ap_clk,
      ap_reg_ioackin_COST_BUS_WREADY => ap_reg_ioackin_COST_BUS_WREADY,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      burst_valid => burst_valid,
      \di_i_i_reg_279_reg[2]\(0) => \^di_i_i_reg_279_reg[2]\(0),
      \dout_buf_reg[35]_0\(35 downto 32) => tmp_strb(3 downto 0),
      \dout_buf_reg[35]_0\(31) => buff_wdata_n_12,
      \dout_buf_reg[35]_0\(30) => buff_wdata_n_13,
      \dout_buf_reg[35]_0\(29) => buff_wdata_n_14,
      \dout_buf_reg[35]_0\(28) => buff_wdata_n_15,
      \dout_buf_reg[35]_0\(27) => buff_wdata_n_16,
      \dout_buf_reg[35]_0\(26) => buff_wdata_n_17,
      \dout_buf_reg[35]_0\(25) => buff_wdata_n_18,
      \dout_buf_reg[35]_0\(24) => buff_wdata_n_19,
      \dout_buf_reg[35]_0\(23) => buff_wdata_n_20,
      \dout_buf_reg[35]_0\(22) => buff_wdata_n_21,
      \dout_buf_reg[35]_0\(21) => buff_wdata_n_22,
      \dout_buf_reg[35]_0\(20) => buff_wdata_n_23,
      \dout_buf_reg[35]_0\(19) => buff_wdata_n_24,
      \dout_buf_reg[35]_0\(18) => buff_wdata_n_25,
      \dout_buf_reg[35]_0\(17) => buff_wdata_n_26,
      \dout_buf_reg[35]_0\(16) => buff_wdata_n_27,
      \dout_buf_reg[35]_0\(15) => buff_wdata_n_28,
      \dout_buf_reg[35]_0\(14) => buff_wdata_n_29,
      \dout_buf_reg[35]_0\(13) => buff_wdata_n_30,
      \dout_buf_reg[35]_0\(12) => buff_wdata_n_31,
      \dout_buf_reg[35]_0\(11) => buff_wdata_n_32,
      \dout_buf_reg[35]_0\(10) => buff_wdata_n_33,
      \dout_buf_reg[35]_0\(9) => buff_wdata_n_34,
      \dout_buf_reg[35]_0\(8) => buff_wdata_n_35,
      \dout_buf_reg[35]_0\(7) => buff_wdata_n_36,
      \dout_buf_reg[35]_0\(6) => buff_wdata_n_37,
      \dout_buf_reg[35]_0\(5) => buff_wdata_n_38,
      \dout_buf_reg[35]_0\(4) => buff_wdata_n_39,
      \dout_buf_reg[35]_0\(3) => buff_wdata_n_40,
      \dout_buf_reg[35]_0\(2) => buff_wdata_n_41,
      \dout_buf_reg[35]_0\(1) => buff_wdata_n_42,
      \dout_buf_reg[35]_0\(0) => buff_wdata_n_43,
      dout_valid_reg_0 => buff_wdata_n_7,
      dout_valid_reg_1 => \^bus_equal_gen.wvalid_dummy_reg_0\,
      if_empty_n => if_empty_n,
      m_axi_COST_BUS_WREADY => m_axi_COST_BUS_WREADY,
      \q_tmp_reg[0]_0\(2 downto 0) => \q_tmp_reg[0]\(2 downto 0),
      \q_tmp_reg[31]_0\(31 downto 0) => \q_tmp_reg[31]\(31 downto 0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_39\,
      Q => \^m_axi_cost_bus_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_7,
      Q => \^bus_equal_gen.wvalid_dummy_reg_0\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_43,
      Q => m_axi_COST_BUS_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_33,
      Q => m_axi_COST_BUS_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_32,
      Q => m_axi_COST_BUS_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_31,
      Q => m_axi_COST_BUS_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_30,
      Q => m_axi_COST_BUS_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_29,
      Q => m_axi_COST_BUS_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_28,
      Q => m_axi_COST_BUS_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_27,
      Q => m_axi_COST_BUS_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_26,
      Q => m_axi_COST_BUS_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_25,
      Q => m_axi_COST_BUS_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_24,
      Q => m_axi_COST_BUS_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_42,
      Q => m_axi_COST_BUS_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_23,
      Q => m_axi_COST_BUS_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_22,
      Q => m_axi_COST_BUS_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_21,
      Q => m_axi_COST_BUS_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_20,
      Q => m_axi_COST_BUS_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_19,
      Q => m_axi_COST_BUS_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_18,
      Q => m_axi_COST_BUS_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_17,
      Q => m_axi_COST_BUS_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_16,
      Q => m_axi_COST_BUS_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_15,
      Q => m_axi_COST_BUS_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_14,
      Q => m_axi_COST_BUS_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_41,
      Q => m_axi_COST_BUS_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_13,
      Q => m_axi_COST_BUS_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_12,
      Q => m_axi_COST_BUS_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_40,
      Q => m_axi_COST_BUS_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_39,
      Q => m_axi_COST_BUS_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_38,
      Q => m_axi_COST_BUS_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_37,
      Q => m_axi_COST_BUS_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_36,
      Q => m_axi_COST_BUS_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_35,
      Q => m_axi_COST_BUS_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => buff_wdata_n_34,
      Q => m_axi_COST_BUS_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.\bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => \bus_equal_gen.fifo_burst_n_12\,
      D(18) => \bus_equal_gen.fifo_burst_n_13\,
      D(17) => \bus_equal_gen.fifo_burst_n_14\,
      D(16) => \bus_equal_gen.fifo_burst_n_15\,
      D(15) => \bus_equal_gen.fifo_burst_n_16\,
      D(14) => \bus_equal_gen.fifo_burst_n_17\,
      D(13) => \bus_equal_gen.fifo_burst_n_18\,
      D(12) => \bus_equal_gen.fifo_burst_n_19\,
      D(11) => \bus_equal_gen.fifo_burst_n_20\,
      D(10) => \bus_equal_gen.fifo_burst_n_21\,
      D(9) => \bus_equal_gen.fifo_burst_n_22\,
      D(8) => \bus_equal_gen.fifo_burst_n_23\,
      D(7) => \bus_equal_gen.fifo_burst_n_24\,
      D(6) => \bus_equal_gen.fifo_burst_n_25\,
      D(5) => \bus_equal_gen.fifo_burst_n_26\,
      D(4) => \bus_equal_gen.fifo_burst_n_27\,
      D(3) => \bus_equal_gen.fifo_burst_n_28\,
      D(2) => \bus_equal_gen.fifo_burst_n_29\,
      D(1) => \bus_equal_gen.fifo_burst_n_30\,
      D(0) => \bus_equal_gen.fifo_burst_n_31\,
      E(0) => \bus_equal_gen.fifo_burst_n_8\,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_equal_gen.fifo_burst_n_3\,
      ap_rst_n_1(0) => \bus_equal_gen.fifo_burst_n_9\,
      ap_rst_n_2(0) => \bus_equal_gen.fifo_burst_n_10\,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_i_2_0\(7 downto 0) => \bus_equal_gen.len_cnt_reg__0\(7 downto 0),
      \bus_equal_gen.WLAST_Dummy_reg\ => \^bus_equal_gen.wvalid_dummy_reg_0\,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \bus_equal_gen.fifo_burst_n_11\,
      \could_multi_bursts.awlen_buf[3]_i_2__0_0\(9 downto 4) => sect_len_buf(9 downto 4),
      \could_multi_bursts.awlen_buf[3]_i_2__0_0\(3) => \sect_len_buf_reg_n_2_[3]\,
      \could_multi_bursts.awlen_buf[3]_i_2__0_0\(2) => \sect_len_buf_reg_n_2_[2]\,
      \could_multi_bursts.awlen_buf[3]_i_2__0_0\(1) => \sect_len_buf_reg_n_2_[1]\,
      \could_multi_bursts.awlen_buf[3]_i_2__0_0\(0) => \sect_len_buf_reg_n_2_[0]\,
      \could_multi_bursts.awlen_buf[3]_i_2__0_1\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.last_sect_buf_reg\ => \bus_equal_gen.fifo_burst_n_40\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      \could_multi_bursts.loop_cnt_reg[0]\ => \^awvalid_dummy\,
      \could_multi_bursts.loop_cnt_reg[0]_0\ => \could_multi_bursts.loop_cnt_reg[0]_0\,
      \could_multi_bursts.sect_handling_reg\ => \bus_equal_gen.fifo_burst_n_38\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \end_addr_buf_reg[31]\ => fifo_wreq_n_6,
      fifo_wreq_valid => fifo_wreq_valid,
      full_n0_in => full_n0_in,
      if_empty_n => if_empty_n,
      \in\(3 downto 0) => data(3 downto 0),
      invalid_len_event_2 => invalid_len_event_2,
      last_sect_buf => last_sect_buf,
      m_axi_COST_BUS_WLAST => \^m_axi_cost_bus_wlast\,
      m_axi_COST_BUS_WREADY => m_axi_COST_BUS_WREADY,
      m_axi_COST_BUS_WREADY_0 => \bus_equal_gen.fifo_burst_n_39\,
      \plusOp__2\(18 downto 0) => \plusOp__2\(19 downto 1),
      rdreq33_out => rdreq33_out,
      \sect_addr_buf_reg[3]\(0) => first_sect,
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_len_buf_reg[7]\ => \bus_equal_gen.fifo_burst_n_6\,
      wreq_handling_reg => \bus_equal_gen.fifo_burst_n_5\,
      wreq_handling_reg_0 => \bus_equal_gen.fifo_burst_n_37\,
      wreq_handling_reg_1 => wreq_handling_reg_n_2,
      wreq_handling_reg_2 => fifo_wreq_valid_buf_reg_n_2,
      wrreq24_out => wrreq24_out
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \plusOp__0\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      O => \plusOp__0\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \plusOp__0\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(3),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(2),
      O => \plusOp__0\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(4),
      I1 => \bus_equal_gen.len_cnt_reg__0\(2),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(0),
      I4 => \bus_equal_gen.len_cnt_reg__0\(3),
      O => \plusOp__0\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \plusOp__0\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_2\,
      O => \plusOp__0\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(7),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_2\,
      I2 => \bus_equal_gen.len_cnt_reg__0\(6),
      O => \plusOp__0\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_2\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(0),
      Q => \bus_equal_gen.len_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(1),
      Q => \bus_equal_gen.len_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(2),
      Q => \bus_equal_gen.len_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(3),
      Q => \bus_equal_gen.len_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(4),
      Q => \bus_equal_gen.len_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(5),
      Q => \bus_equal_gen.len_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(6),
      Q => \bus_equal_gen.len_cnt_reg__0\(6),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__0\(7),
      Q => \bus_equal_gen.len_cnt_reg__0\(7),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => tmp_strb(0),
      Q => m_axi_COST_BUS_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => tmp_strb(1),
      Q => m_axi_COST_BUS_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => tmp_strb(2),
      Q => m_axi_COST_BUS_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => tmp_strb(3),
      Q => m_axi_COST_BUS_WSTRB(3),
      R => \^sr\(0)
    );
\conservative_gen.throttl_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I1 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      I2 => \conservative_gen.throttl_cnt_reg[1]\(0),
      O => \could_multi_bursts.awlen_buf_reg[1]_0\(0)
    );
\conservative_gen.throttl_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I1 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      I2 => \conservative_gen.throttl_cnt_reg[1]\(0),
      I3 => \conservative_gen.throttl_cnt_reg[1]\(1),
      O => \could_multi_bursts.awlen_buf_reg[1]_0\(1)
    );
\conservative_gen.throttl_cnt[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^bus_equal_gen.wvalid_dummy_reg_0\,
      I1 => m_axi_COST_BUS_WREADY,
      I2 => \conservative_gen.throttl_cnt_reg[7]\,
      I3 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      O => \bus_equal_gen.WVALID_Dummy_reg_1\(0)
    );
\conservative_gen.throttl_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[0]_0\,
      I1 => \^awvalid_dummy\,
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      I5 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \^could_multi_bursts.awvalid_dummy_reg_0\
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_11\,
      Q => \^awvalid_dummy\,
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(2),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\
    );
\could_multi_bursts.awaddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_cost_bus_awaddr\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3__0_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_cost_bus_awaddr\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4__0_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_cost_bus_awaddr\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5__0_n_2\
    );
\could_multi_bursts.awaddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_cost_bus_awaddr\(4),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3__0_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_cost_bus_awaddr\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4__0_n_2\
    );
\could_multi_bursts.awaddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4__0_n_2\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(10),
      Q => \^m_axi_cost_bus_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(11),
      Q => \^m_axi_cost_bus_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(12),
      Q => \^m_axi_cost_bus_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_cost_bus_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(13),
      Q => \^m_axi_cost_bus_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(14),
      Q => \^m_axi_cost_bus_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(15),
      Q => \^m_axi_cost_bus_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(16),
      Q => \^m_axi_cost_bus_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_cost_bus_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(17),
      Q => \^m_axi_cost_bus_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(18),
      Q => \^m_axi_cost_bus_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(19),
      Q => \^m_axi_cost_bus_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(20),
      Q => \^m_axi_cost_bus_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_cost_bus_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(21),
      Q => \^m_axi_cost_bus_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(22),
      Q => \^m_axi_cost_bus_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(23),
      Q => \^m_axi_cost_bus_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(24),
      Q => \^m_axi_cost_bus_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_cost_bus_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(25),
      Q => \^m_axi_cost_bus_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(26),
      Q => \^m_axi_cost_bus_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(27),
      Q => \^m_axi_cost_bus_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(28),
      Q => \^m_axi_cost_bus_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_cost_bus_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(29),
      Q => \^m_axi_cost_bus_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(2),
      Q => \^m_axi_cost_bus_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(30),
      Q => \^m_axi_cost_bus_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(31),
      Q => \^m_axi_cost_bus_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_cost_bus_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(3),
      Q => \^m_axi_cost_bus_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(4),
      Q => \^m_axi_cost_bus_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_cost_bus_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5__0_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(5),
      Q => \^m_axi_cost_bus_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(6),
      Q => \^m_axi_cost_bus_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(7),
      Q => \^m_axi_cost_bus_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(8),
      Q => \^m_axi_cost_bus_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_cost_bus_awaddr\(4 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_cost_bus_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3__0_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4__0_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => awaddr_tmp(9),
      Q => \^m_axi_cost_bus_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => data(0),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => data(1),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => data(2),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => data(3),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_40\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_2\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => plusOp(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => plusOp(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => plusOp(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => plusOp(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => plusOp(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => plusOp(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => plusOp(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => plusOp(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => plusOp(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => plusOp(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => plusOp(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq24_out,
      D => plusOp(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_3\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_38\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => \^sr\(0)
    );
\end_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => end_addr(3)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \align_len_reg_n_2_[2]\,
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[6]\,
      DI(2) => \start_addr_reg_n_2_[5]\,
      DI(1) => \start_addr_reg_n_2_[4]\,
      DI(0) => \start_addr_reg_n_2_[3]\,
      O(3 downto 1) => end_addr(6 downto 4),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__1_n_2\,
      S(2) => \end_addr_carry_i_2__1_n_2\,
      S(1) => \end_addr_carry_i_3__1_n_2\,
      S(0) => \end_addr_carry_i_4__1_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[10]\,
      DI(2) => \start_addr_reg_n_2_[9]\,
      DI(1) => \start_addr_reg_n_2_[8]\,
      DI(0) => \start_addr_reg_n_2_[7]\,
      O(3 downto 0) => end_addr(10 downto 7),
      S(3) => \end_addr_carry__0_i_1__1_n_2\,
      S(2) => \end_addr_carry__0_i_2__1_n_2\,
      S(1) => \end_addr_carry__0_i_3__1_n_2\,
      S(0) => \end_addr_carry__0_i_4__1_n_2\
    );
\end_addr_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_1__1_n_2\
    );
\end_addr_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_2__1_n_2\
    );
\end_addr_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_3__1_n_2\
    );
\end_addr_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_4__1_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[14]\,
      DI(2) => \start_addr_reg_n_2_[13]\,
      DI(1) => \start_addr_reg_n_2_[12]\,
      DI(0) => \start_addr_reg_n_2_[11]\,
      O(3 downto 0) => end_addr(14 downto 11),
      S(3) => \end_addr_carry__1_i_1__1_n_2\,
      S(2) => \end_addr_carry__1_i_2__1_n_2\,
      S(1) => \end_addr_carry__1_i_3__1_n_2\,
      S(0) => \end_addr_carry__1_i_4__1_n_2\
    );
\end_addr_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_1__1_n_2\
    );
\end_addr_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_2__1_n_2\
    );
\end_addr_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_3__1_n_2\
    );
\end_addr_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_4__1_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[18]\,
      DI(2) => \start_addr_reg_n_2_[17]\,
      DI(1) => \start_addr_reg_n_2_[16]\,
      DI(0) => \start_addr_reg_n_2_[15]\,
      O(3 downto 0) => end_addr(18 downto 15),
      S(3) => \end_addr_carry__2_i_1__1_n_2\,
      S(2) => \end_addr_carry__2_i_2__1_n_2\,
      S(1) => \end_addr_carry__2_i_3__1_n_2\,
      S(0) => \end_addr_carry__2_i_4__1_n_2\
    );
\end_addr_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1__1_n_2\
    );
\end_addr_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2__1_n_2\
    );
\end_addr_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3__1_n_2\
    );
\end_addr_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4__1_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[22]\,
      DI(2) => \start_addr_reg_n_2_[21]\,
      DI(1) => \start_addr_reg_n_2_[20]\,
      DI(0) => \start_addr_reg_n_2_[19]\,
      O(3 downto 0) => end_addr(22 downto 19),
      S(3) => \end_addr_carry__3_i_1__1_n_2\,
      S(2) => \end_addr_carry__3_i_2__1_n_2\,
      S(1) => \end_addr_carry__3_i_3__1_n_2\,
      S(0) => \end_addr_carry__3_i_4__1_n_2\
    );
\end_addr_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1__1_n_2\
    );
\end_addr_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2__1_n_2\
    );
\end_addr_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3__1_n_2\
    );
\end_addr_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4__1_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[26]\,
      DI(2) => \start_addr_reg_n_2_[25]\,
      DI(1) => \start_addr_reg_n_2_[24]\,
      DI(0) => \start_addr_reg_n_2_[23]\,
      O(3 downto 0) => end_addr(26 downto 23),
      S(3) => \end_addr_carry__4_i_1__1_n_2\,
      S(2) => \end_addr_carry__4_i_2__1_n_2\,
      S(1) => \end_addr_carry__4_i_3__1_n_2\,
      S(0) => \end_addr_carry__4_i_4__1_n_2\
    );
\end_addr_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1__1_n_2\
    );
\end_addr_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2__1_n_2\
    );
\end_addr_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3__1_n_2\
    );
\end_addr_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4__1_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[30]\,
      DI(2) => \start_addr_reg_n_2_[29]\,
      DI(1) => \start_addr_reg_n_2_[28]\,
      DI(0) => \start_addr_reg_n_2_[27]\,
      O(3 downto 0) => end_addr(30 downto 27),
      S(3) => \end_addr_carry__5_i_1__1_n_2\,
      S(2) => \end_addr_carry__5_i_2__1_n_2\,
      S(1) => \end_addr_carry__5_i_3__1_n_2\,
      S(0) => \end_addr_carry__5_i_4__1_n_2\
    );
\end_addr_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1__1_n_2\
    );
\end_addr_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2__1_n_2\
    );
\end_addr_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3__1_n_2\
    );
\end_addr_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4__1_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3 downto 0) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => end_addr(31),
      S(3 downto 1) => B"000",
      S(0) => \end_addr_carry__6_i_1__1_n_2\
    );
\end_addr_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1__1_n_2\
    );
\end_addr_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => \end_addr_carry_i_1__1_n_2\
    );
\end_addr_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => \end_addr_carry_i_2__1_n_2\
    );
\end_addr_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry_i_3__1_n_2\
    );
\end_addr_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => \end_addr_carry_i_4__1_n_2\
    );
fifo_resp: entity work.\bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized3\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      full_n0_in => full_n0_in,
      \in\(0) => invalid_len_event_2,
      m_axi_COST_BUS_BVALID => m_axi_COST_BUS_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_tmp_reg\,
      push => push,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      \q_reg[1]_1\ => \bus_equal_gen.fifo_burst_n_6\,
      wrreq24_out => wrreq24_out
    );
fifo_resp_to_user: entity work.\bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo__parameterized5\
     port map (
      D(1) => D(4),
      D(0) => D(0),
      Q(1 downto 0) => Q(3 downto 2),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_tmp_reg_0(0) => empty_n_tmp_reg(0),
      empty_n_tmp_reg_1 => \^sr\(0),
      full_n_tmp_reg_0 => \^full_n_tmp_reg\,
      push => push
    );
fifo_wreq: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_fifo
     port map (
      CO(0) => last_sect,
      E(0) => fifo_wreq_n_51,
      Q(0) => rs2f_wreq_valid,
      S(1) => fifo_wreq_n_40,
      S(0) => fifo_wreq_n_41,
      SR(0) => fifo_wreq_n_4,
      \align_len_reg[31]\ => wreq_handling_reg_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_tmp_reg_0 => fifo_wreq_n_6,
      empty_n_tmp_reg_1 => \bus_equal_gen.fifo_burst_n_5\,
      \end_addr_buf_reg[23]\(3) => fifo_wreq_n_44,
      \end_addr_buf_reg[23]\(2) => fifo_wreq_n_45,
      \end_addr_buf_reg[23]\(1) => fifo_wreq_n_46,
      \end_addr_buf_reg[23]\(0) => fifo_wreq_n_47,
      \end_addr_buf_reg[31]\(2) => fifo_wreq_n_48,
      \end_addr_buf_reg[31]\(1) => fifo_wreq_n_49,
      \end_addr_buf_reg[31]\(0) => fifo_wreq_n_50,
      fifo_wreq_valid => fifo_wreq_valid,
      last_sect_buf => last_sect_buf,
      \last_sect_carry__0\(19 downto 0) => p_0_in0_in(19 downto 0),
      \last_sect_carry__0_0\(19 downto 0) => sect_cnt(19 downto 0),
      \q_reg[1]_0\ => \^sr\(0),
      \q_reg[21]_0\(20) => rs2f_wreq_data(29),
      \q_reg[21]_0\(19 downto 0) => rs2f_wreq_data(20 downto 1),
      \q_reg[34]_0\ => fifo_wreq_n_5,
      \q_reg[34]_1\(1) => fifo_wreq_n_42,
      \q_reg[34]_1\(0) => fifo_wreq_n_43,
      \q_reg[36]_0\(32 downto 29) => fifo_wreq_data(36 downto 33),
      \q_reg[36]_0\(28 downto 0) => \^q\(29 downto 1),
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[0]\ => fifo_wreq_valid_buf_reg_n_2
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_2,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__1_n_2\,
      S(2) => \first_sect_carry_i_2__1_n_2\,
      S(1) => \first_sect_carry_i_3__1_n_2\,
      S(0) => \first_sect_carry_i_4__1_n_2\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__1_n_2\,
      S(1) => \first_sect_carry__0_i_2__1_n_2\,
      S(0) => \first_sect_carry__0_i_3__1_n_2\
    );
\first_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => sect_cnt(19),
      I2 => start_addr_buf(30),
      I3 => sect_cnt(18),
      O => \first_sect_carry__0_i_1__1_n_2\
    );
\first_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(17),
      I1 => start_addr_buf(29),
      I2 => sect_cnt(15),
      I3 => start_addr_buf(27),
      I4 => start_addr_buf(28),
      I5 => sect_cnt(16),
      O => \first_sect_carry__0_i_2__1_n_2\
    );
\first_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(13),
      I1 => start_addr_buf(25),
      I2 => sect_cnt(12),
      I3 => start_addr_buf(24),
      I4 => start_addr_buf(26),
      I5 => sect_cnt(14),
      O => \first_sect_carry__0_i_3__1_n_2\
    );
\first_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => sect_cnt(11),
      I2 => sect_cnt(9),
      I3 => start_addr_buf(21),
      I4 => sect_cnt(10),
      I5 => start_addr_buf(22),
      O => \first_sect_carry_i_1__1_n_2\
    );
\first_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(8),
      I1 => start_addr_buf(20),
      I2 => sect_cnt(6),
      I3 => start_addr_buf(18),
      I4 => start_addr_buf(19),
      I5 => sect_cnt(7),
      O => \first_sect_carry_i_2__1_n_2\
    );
\first_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => sect_cnt(5),
      I2 => sect_cnt(3),
      I3 => start_addr_buf(15),
      I4 => sect_cnt(4),
      I5 => start_addr_buf(16),
      O => \first_sect_carry_i_3__1_n_2\
    );
\first_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => sect_cnt(2),
      I2 => sect_cnt(0),
      I3 => start_addr_buf(12),
      I4 => sect_cnt(1),
      I5 => start_addr_buf(13),
      O => \first_sect_carry_i_4__1_n_2\
    );
invalid_len_event_1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => invalid_len_event,
      Q => invalid_len_event_1,
      R => \^sr\(0)
    );
invalid_len_event_2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => invalid_len_event_1,
      Q => invalid_len_event_2,
      R => \^sr\(0)
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => fifo_wreq_n_5,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_44,
      S(2) => fifo_wreq_n_45,
      S(1) => fifo_wreq_n_46,
      S(0) => fifo_wreq_n_47
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_48,
      S(1) => fifo_wreq_n_49,
      S(0) => fifo_wreq_n_50
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_2,
      CO(2) => minusOp_carry_n_3,
      CO(1) => minusOp_carry_n_4,
      CO(0) => minusOp_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => fifo_wreq_data(34 downto 33),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => minusOp(4 downto 2),
      O(0) => NLW_minusOp_carry_O_UNCONNECTED(0),
      S(3) => fifo_wreq_n_42,
      S(2) => fifo_wreq_n_43,
      S(1 downto 0) => B"11"
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_2,
      CO(3 downto 2) => \NLW_minusOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \minusOp_carry__0_n_4\,
      CO(0) => \minusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_wreq_data(36 downto 35),
      O(3) => \NLW_minusOp_carry__0_O_UNCONNECTED\(3),
      O(2) => minusOp(31),
      O(1 downto 0) => minusOp(6 downto 5),
      S(3 downto 2) => B"01",
      S(1) => fifo_wreq_n_40,
      S(0) => fifo_wreq_n_41
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_2,
      CO(2) => plusOp_carry_n_3,
      CO(1) => plusOp_carry_n_4,
      CO(0) => plusOp_carry_n_5,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__2\(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_2,
      CO(3) => \plusOp_carry__0_n_2\,
      CO(2) => \plusOp_carry__0_n_3\,
      CO(1) => \plusOp_carry__0_n_4\,
      CO(0) => \plusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__2\(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_2\,
      CO(3) => \plusOp_carry__1_n_2\,
      CO(2) => \plusOp_carry__1_n_3\,
      CO(1) => \plusOp_carry__1_n_4\,
      CO(0) => \plusOp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__2\(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_2\,
      CO(3) => \plusOp_carry__2_n_2\,
      CO(2) => \plusOp_carry__2_n_3\,
      CO(1) => \plusOp_carry__2_n_4\,
      CO(0) => \plusOp_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__2\(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_2\,
      CO(3 downto 2) => \NLW_plusOp_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__3_n_4\,
      CO(0) => \plusOp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \plusOp__2\(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(19 downto 17)
    );
rs_wreq: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_reg_slice
     port map (
      D(1 downto 0) => D(2 downto 1),
      E(0) => E(0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      \ap_CS_fsm_reg[4]\(0) => \^di_i_i_reg_279_reg[2]\(0),
      ap_clk => ap_clk,
      \data_p1_reg[29]_0\(20) => rs2f_wreq_data(29),
      \data_p1_reg[29]_0\(19 downto 0) => rs2f_wreq_data(20 downto 1),
      \data_p2_reg[29]_0\(20 downto 0) => \data_p2_reg[29]\(20 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      \state_reg[0]_0\(0) => rs2f_wreq_valid,
      \state_reg[0]_1\ => \^sr\(0)
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \bus_equal_gen.fifo_burst_n_9\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_31\,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_21\,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_20\,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_19\,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_18\,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_17\,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_16\,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_15\,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_14\,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_13\,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_12\,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_30\,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_29\,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_28\,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_27\,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_26\,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_25\,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_24\,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_23\,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_51,
      D => \bus_equal_gen.fifo_burst_n_22\,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[2]\,
      I1 => last_sect,
      O => \sect_len_buf[0]_i_1_n_2\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[3]\,
      I1 => beat_len_buf(1),
      I2 => start_addr_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_2\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(4),
      I1 => \end_addr_buf_reg_n_2_[4]\,
      I2 => beat_len_buf(2),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_2\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[5]\,
      I1 => beat_len_buf(3),
      I2 => start_addr_buf(5),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_2\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(6),
      I1 => \end_addr_buf_reg_n_2_[6]\,
      I2 => beat_len_buf(4),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_2\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(7),
      I1 => \end_addr_buf_reg_n_2_[7]\,
      I2 => beat_len_buf(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_2\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(8),
      I1 => \end_addr_buf_reg_n_2_[8]\,
      I2 => beat_len_buf(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_2\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(9),
      I1 => \end_addr_buf_reg_n_2_[9]\,
      I2 => beat_len_buf(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_2\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(10),
      I1 => \end_addr_buf_reg_n_2_[10]\,
      I2 => beat_len_buf(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_2\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_2_[11]\,
      I1 => beat_len_buf(9),
      I2 => start_addr_buf(11),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[0]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[1]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[2]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[3]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[4]_i_1_n_2\,
      Q => sect_len_buf(4),
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[5]_i_1_n_2\,
      Q => sect_len_buf(5),
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[6]_i_1_n_2\,
      Q => sect_len_buf(6),
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[7]_i_1_n_2\,
      Q => sect_len_buf(7),
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[8]_i_1_n_2\,
      Q => sect_len_buf(8),
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[9]_i_2_n_2\,
      Q => sect_len_buf(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[10]\,
      Q => start_addr_buf(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[11]\,
      Q => start_addr_buf(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[12]\,
      Q => start_addr_buf(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[13]\,
      Q => start_addr_buf(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[14]\,
      Q => start_addr_buf(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[15]\,
      Q => start_addr_buf(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[16]\,
      Q => start_addr_buf(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[17]\,
      Q => start_addr_buf(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[18]\,
      Q => start_addr_buf(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[19]\,
      Q => start_addr_buf(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[20]\,
      Q => start_addr_buf(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[21]\,
      Q => start_addr_buf(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[22]\,
      Q => start_addr_buf(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[23]\,
      Q => start_addr_buf(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[24]\,
      Q => start_addr_buf(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[25]\,
      Q => start_addr_buf(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[26]\,
      Q => start_addr_buf(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[27]\,
      Q => start_addr_buf(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[28]\,
      Q => start_addr_buf(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[29]\,
      Q => start_addr_buf(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[30]\,
      Q => start_addr_buf(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[31]\,
      Q => start_addr_buf(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[3]\,
      Q => start_addr_buf(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[4]\,
      Q => start_addr_buf(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[5]\,
      Q => start_addr_buf(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[6]\,
      Q => start_addr_buf(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[7]\,
      Q => start_addr_buf(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[8]\,
      Q => start_addr_buf(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq33_out,
      D => \start_addr_reg_n_2_[9]\,
      Q => start_addr_buf(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(8),
      Q => \start_addr_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(9),
      Q => \start_addr_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(10),
      Q => \start_addr_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(11),
      Q => \start_addr_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(12),
      Q => \start_addr_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(13),
      Q => \start_addr_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(14),
      Q => \start_addr_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(15),
      Q => \start_addr_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(16),
      Q => \start_addr_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(17),
      Q => \start_addr_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(18),
      Q => \start_addr_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(19),
      Q => \start_addr_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(20),
      Q => \start_addr_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(21),
      Q => \start_addr_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(22),
      Q => \start_addr_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(23),
      Q => \start_addr_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(24),
      Q => \start_addr_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(25),
      Q => \start_addr_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(26),
      Q => \start_addr_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(27),
      Q => \start_addr_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(28),
      Q => \start_addr_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(29),
      Q => \start_addr_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(1),
      Q => \start_addr_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(2),
      Q => \start_addr_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(3),
      Q => \start_addr_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(4),
      Q => \start_addr_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(5),
      Q => \start_addr_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(6),
      Q => \start_addr_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_8\,
      D => \^q\(7),
      Q => \start_addr_reg_n_2_[9]\,
      R => \^sr\(0)
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_37\,
      Q => wreq_handling_reg_n_2,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_assign_reg_336_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_IMG_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_RVALID : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_IMG_BUS_ARREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IMG_BUS_addr_read_reg_954_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[14]_0\ : in STD_LOGIC;
    \data_p2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_read : entity is "comp_d_map_IMG_BUS_m_axi_read";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_read;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_read is
  signal COUNT : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal SHIFT_RIGHT0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal align_len : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \beat_len_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_55\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_56\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_57\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_58\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_59\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_60\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_61\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_66\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_67\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_68\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_69\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_70\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_71\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rdata_n_11 : STD_LOGIC;
  signal fifo_rdata_n_13 : STD_LOGIC;
  signal fifo_rdata_n_14 : STD_LOGIC;
  signal fifo_rdata_n_15 : STD_LOGIC;
  signal fifo_rdata_n_16 : STD_LOGIC;
  signal fifo_rdata_n_17 : STD_LOGIC;
  signal fifo_rdata_n_18 : STD_LOGIC;
  signal fifo_rdata_n_19 : STD_LOGIC;
  signal fifo_rdata_n_20 : STD_LOGIC;
  signal fifo_rdata_n_21 : STD_LOGIC;
  signal fifo_rdata_n_22 : STD_LOGIC;
  signal fifo_rdata_n_23 : STD_LOGIC;
  signal fifo_rdata_n_24 : STD_LOGIC;
  signal fifo_rdata_n_25 : STD_LOGIC;
  signal fifo_rdata_n_26 : STD_LOGIC;
  signal fifo_rdata_n_27 : STD_LOGIC;
  signal fifo_rdata_n_28 : STD_LOGIC;
  signal fifo_rdata_n_29 : STD_LOGIC;
  signal fifo_rdata_n_30 : STD_LOGIC;
  signal fifo_rdata_n_31 : STD_LOGIC;
  signal fifo_rdata_n_32 : STD_LOGIC;
  signal fifo_rdata_n_33 : STD_LOGIC;
  signal fifo_rdata_n_34 : STD_LOGIC;
  signal fifo_rdata_n_35 : STD_LOGIC;
  signal fifo_rdata_n_36 : STD_LOGIC;
  signal fifo_rdata_n_37 : STD_LOGIC;
  signal fifo_rdata_n_38 : STD_LOGIC;
  signal fifo_rdata_n_39 : STD_LOGIC;
  signal fifo_rdata_n_40 : STD_LOGIC;
  signal fifo_rdata_n_41 : STD_LOGIC;
  signal fifo_rdata_n_42 : STD_LOGIC;
  signal fifo_rdata_n_43 : STD_LOGIC;
  signal fifo_rdata_n_44 : STD_LOGIC;
  signal fifo_rdata_n_45 : STD_LOGIC;
  signal fifo_rdata_n_46 : STD_LOGIC;
  signal fifo_rdata_n_47 : STD_LOGIC;
  signal fifo_rdata_n_48 : STD_LOGIC;
  signal fifo_rdata_n_49 : STD_LOGIC;
  signal fifo_rdata_n_50 : STD_LOGIC;
  signal fifo_rdata_n_51 : STD_LOGIC;
  signal fifo_rdata_n_52 : STD_LOGIC;
  signal fifo_rdata_n_53 : STD_LOGIC;
  signal fifo_rdata_n_54 : STD_LOGIC;
  signal fifo_rdata_n_63 : STD_LOGIC;
  signal fifo_rdata_n_64 : STD_LOGIC;
  signal fifo_rdata_n_65 : STD_LOGIC;
  signal fifo_rdata_n_66 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_split : STD_LOGIC;
  signal \^m_axi_img_bus_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal \p_8_out__0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ready_for_data__0\ : STD_LOGIC;
  signal rreq_handling_reg_n_2 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ready : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal usedw15_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrreq : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair226";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair219";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of minusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair251";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_IMG_BUS_ARADDR(29 downto 0) <= \^m_axi_img_bus_araddr\(29 downto 0);
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp(31),
      Q => \align_len_reg_n_2_[31]\,
      R => ARESET
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp(4),
      Q => \align_len_reg_n_2_[4]\,
      R => ARESET
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp(5),
      Q => \align_len_reg_n_2_[5]\,
      R => ARESET
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp(6),
      Q => \align_len_reg_n_2_[6]\,
      R => ARESET
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp(7),
      Q => \align_len_reg_n_2_[7]\,
      R => ARESET
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[4]\,
      I1 => \start_addr_reg_n_2_[1]\,
      O => \beat_len_buf[1]_i_2_n_2\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[4]\,
      I1 => \start_addr_reg_n_2_[0]\,
      O => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(0),
      Q => beat_len_buf(0),
      R => ARESET
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(1),
      Q => beat_len_buf(1),
      R => ARESET
    );
\beat_len_buf_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(2) => \beat_len_buf_reg[1]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[1]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[1]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_2_[4]\,
      DI(0) => \align_len_reg_n_2_[4]\,
      O(3 downto 2) => SHIFT_RIGHT(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_2_[4]\,
      S(2) => \align_len_reg_n_2_[4]\,
      S(1) => \beat_len_buf[1]_i_2_n_2\,
      S(0) => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(2),
      Q => beat_len_buf(2),
      R => ARESET
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(3),
      Q => beat_len_buf(3),
      R => ARESET
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(4),
      Q => beat_len_buf(4),
      R => ARESET
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(5),
      Q => beat_len_buf(5),
      R => ARESET
    );
\beat_len_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(3) => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(2) => \beat_len_buf_reg[5]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[5]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[5]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => SHIFT_RIGHT(5 downto 2),
      S(3) => \align_len_reg_n_2_[7]\,
      S(2) => \align_len_reg_n_2_[6]\,
      S(1) => \align_len_reg_n_2_[5]\,
      S(0) => \align_len_reg_n_2_[4]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(6),
      Q => beat_len_buf(6),
      R => ARESET
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(7),
      Q => beat_len_buf(7),
      R => ARESET
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(8),
      Q => beat_len_buf(8),
      R => ARESET
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => SHIFT_RIGHT(9),
      Q => beat_len_buf(9),
      R => ARESET
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => SHIFT_RIGHT(9 downto 6),
      S(3) => \align_len_reg_n_2_[31]\,
      S(2) => \align_len_reg_n_2_[31]\,
      S(1) => \align_len_reg_n_2_[31]\,
      S(0) => \align_len_reg_n_2_[31]\
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_50\,
      Q => s_data(0),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_49\,
      Q => s_data(1),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_2_[24]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_2_[25]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_2_[26]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_2_[27]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_2_[28]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_2_[29]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => s_data(2),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_14,
      Q => \bus_wide_gen.data_buf_reg_n_2_[30]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => fifo_rdata_n_13,
      Q => \bus_wide_gen.data_buf_reg_n_2_[31]\,
      R => \bus_wide_gen.fifo_burst_n_61\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => s_data(3),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => s_data(4),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => s_data(5),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_44\,
      Q => s_data(6),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => s_data(7),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_54\,
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.\bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1_0\
     port map (
      ARESET => ARESET,
      CO(0) => last_sect,
      D(19) => \bus_wide_gen.fifo_burst_n_3\,
      D(18) => \bus_wide_gen.fifo_burst_n_4\,
      D(17) => \bus_wide_gen.fifo_burst_n_5\,
      D(16) => \bus_wide_gen.fifo_burst_n_6\,
      D(15) => \bus_wide_gen.fifo_burst_n_7\,
      D(14) => \bus_wide_gen.fifo_burst_n_8\,
      D(13) => \bus_wide_gen.fifo_burst_n_9\,
      D(12) => \bus_wide_gen.fifo_burst_n_10\,
      D(11) => \bus_wide_gen.fifo_burst_n_11\,
      D(10) => \bus_wide_gen.fifo_burst_n_12\,
      D(9) => \bus_wide_gen.fifo_burst_n_13\,
      D(8) => \bus_wide_gen.fifo_burst_n_14\,
      D(7) => \bus_wide_gen.fifo_burst_n_15\,
      D(6) => \bus_wide_gen.fifo_burst_n_16\,
      D(5) => \bus_wide_gen.fifo_burst_n_17\,
      D(4) => \bus_wide_gen.fifo_burst_n_18\,
      D(3) => \bus_wide_gen.fifo_burst_n_19\,
      D(2) => \bus_wide_gen.fifo_burst_n_20\,
      D(1) => \bus_wide_gen.fifo_burst_n_21\,
      D(0) => \bus_wide_gen.fifo_burst_n_22\,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      SHIFT_RIGHT0_in(7 downto 0) => SHIFT_RIGHT0_in(7 downto 0),
      SR(0) => \bus_wide_gen.fifo_burst_n_59\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_wide_gen.fifo_burst_n_60\,
      ap_rst_n_1(0) => \bus_wide_gen.fifo_burst_n_67\,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[10]\ => fifo_rdata_n_46,
      \bus_wide_gen.data_buf_reg[11]\ => fifo_rdata_n_47,
      \bus_wide_gen.data_buf_reg[12]\ => fifo_rdata_n_48,
      \bus_wide_gen.data_buf_reg[13]\ => fifo_rdata_n_49,
      \bus_wide_gen.data_buf_reg[14]\ => fifo_rdata_n_50,
      \bus_wide_gen.data_buf_reg[15]\ => fifo_rdata_n_51,
      \bus_wide_gen.data_buf_reg[15]_0\(15) => \bus_wide_gen.data_buf_reg_n_2_[23]\,
      \bus_wide_gen.data_buf_reg[15]_0\(14) => \bus_wide_gen.data_buf_reg_n_2_[22]\,
      \bus_wide_gen.data_buf_reg[15]_0\(13) => \bus_wide_gen.data_buf_reg_n_2_[21]\,
      \bus_wide_gen.data_buf_reg[15]_0\(12) => \bus_wide_gen.data_buf_reg_n_2_[20]\,
      \bus_wide_gen.data_buf_reg[15]_0\(11) => \bus_wide_gen.data_buf_reg_n_2_[19]\,
      \bus_wide_gen.data_buf_reg[15]_0\(10) => \bus_wide_gen.data_buf_reg_n_2_[18]\,
      \bus_wide_gen.data_buf_reg[15]_0\(9) => \bus_wide_gen.data_buf_reg_n_2_[17]\,
      \bus_wide_gen.data_buf_reg[15]_0\(8) => \bus_wide_gen.data_buf_reg_n_2_[16]\,
      \bus_wide_gen.data_buf_reg[15]_0\(7) => \bus_wide_gen.data_buf_reg_n_2_[15]\,
      \bus_wide_gen.data_buf_reg[15]_0\(6) => \bus_wide_gen.data_buf_reg_n_2_[14]\,
      \bus_wide_gen.data_buf_reg[15]_0\(5) => \bus_wide_gen.data_buf_reg_n_2_[13]\,
      \bus_wide_gen.data_buf_reg[15]_0\(4) => \bus_wide_gen.data_buf_reg_n_2_[12]\,
      \bus_wide_gen.data_buf_reg[15]_0\(3) => \bus_wide_gen.data_buf_reg_n_2_[11]\,
      \bus_wide_gen.data_buf_reg[15]_0\(2) => \bus_wide_gen.data_buf_reg_n_2_[10]\,
      \bus_wide_gen.data_buf_reg[15]_0\(1) => \bus_wide_gen.data_buf_reg_n_2_[9]\,
      \bus_wide_gen.data_buf_reg[15]_0\(0) => \bus_wide_gen.data_buf_reg_n_2_[8]\,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.data_buf_reg_n_2_[24]\,
      \bus_wide_gen.data_buf_reg[17]\ => \bus_wide_gen.data_buf_reg_n_2_[25]\,
      \bus_wide_gen.data_buf_reg[18]\ => \bus_wide_gen.data_buf_reg_n_2_[26]\,
      \bus_wide_gen.data_buf_reg[19]\ => \bus_wide_gen.data_buf_reg_n_2_[27]\,
      \bus_wide_gen.data_buf_reg[20]\ => \bus_wide_gen.data_buf_reg_n_2_[28]\,
      \bus_wide_gen.data_buf_reg[21]\ => \bus_wide_gen.data_buf_reg_n_2_[29]\,
      \bus_wide_gen.data_buf_reg[22]\ => \bus_wide_gen.data_buf_reg_n_2_[30]\,
      \bus_wide_gen.data_buf_reg[23]\(31) => fifo_rdata_n_13,
      \bus_wide_gen.data_buf_reg[23]\(30) => fifo_rdata_n_14,
      \bus_wide_gen.data_buf_reg[23]\(29) => fifo_rdata_n_15,
      \bus_wide_gen.data_buf_reg[23]\(28) => fifo_rdata_n_16,
      \bus_wide_gen.data_buf_reg[23]\(27) => fifo_rdata_n_17,
      \bus_wide_gen.data_buf_reg[23]\(26) => fifo_rdata_n_18,
      \bus_wide_gen.data_buf_reg[23]\(25) => fifo_rdata_n_19,
      \bus_wide_gen.data_buf_reg[23]\(24) => fifo_rdata_n_20,
      \bus_wide_gen.data_buf_reg[23]\(23) => fifo_rdata_n_21,
      \bus_wide_gen.data_buf_reg[23]\(22) => fifo_rdata_n_22,
      \bus_wide_gen.data_buf_reg[23]\(21) => fifo_rdata_n_23,
      \bus_wide_gen.data_buf_reg[23]\(20) => fifo_rdata_n_24,
      \bus_wide_gen.data_buf_reg[23]\(19) => fifo_rdata_n_25,
      \bus_wide_gen.data_buf_reg[23]\(18) => fifo_rdata_n_26,
      \bus_wide_gen.data_buf_reg[23]\(17) => fifo_rdata_n_27,
      \bus_wide_gen.data_buf_reg[23]\(16) => fifo_rdata_n_28,
      \bus_wide_gen.data_buf_reg[23]\(15) => fifo_rdata_n_29,
      \bus_wide_gen.data_buf_reg[23]\(14) => fifo_rdata_n_30,
      \bus_wide_gen.data_buf_reg[23]\(13) => fifo_rdata_n_31,
      \bus_wide_gen.data_buf_reg[23]\(12) => fifo_rdata_n_32,
      \bus_wide_gen.data_buf_reg[23]\(11) => fifo_rdata_n_33,
      \bus_wide_gen.data_buf_reg[23]\(10) => fifo_rdata_n_34,
      \bus_wide_gen.data_buf_reg[23]\(9) => fifo_rdata_n_35,
      \bus_wide_gen.data_buf_reg[23]\(8) => fifo_rdata_n_36,
      \bus_wide_gen.data_buf_reg[23]\(7) => fifo_rdata_n_37,
      \bus_wide_gen.data_buf_reg[23]\(6) => fifo_rdata_n_38,
      \bus_wide_gen.data_buf_reg[23]\(5) => fifo_rdata_n_39,
      \bus_wide_gen.data_buf_reg[23]\(4) => fifo_rdata_n_40,
      \bus_wide_gen.data_buf_reg[23]\(3) => fifo_rdata_n_41,
      \bus_wide_gen.data_buf_reg[23]\(2) => fifo_rdata_n_42,
      \bus_wide_gen.data_buf_reg[23]\(1) => fifo_rdata_n_43,
      \bus_wide_gen.data_buf_reg[23]\(0) => fifo_rdata_n_44,
      \bus_wide_gen.data_buf_reg[23]_0\ => \bus_wide_gen.data_buf_reg_n_2_[31]\,
      \bus_wide_gen.data_buf_reg[31]\(23) => \bus_wide_gen.fifo_burst_n_27\,
      \bus_wide_gen.data_buf_reg[31]\(22) => \bus_wide_gen.fifo_burst_n_28\,
      \bus_wide_gen.data_buf_reg[31]\(21) => \bus_wide_gen.fifo_burst_n_29\,
      \bus_wide_gen.data_buf_reg[31]\(20) => \bus_wide_gen.fifo_burst_n_30\,
      \bus_wide_gen.data_buf_reg[31]\(19) => \bus_wide_gen.fifo_burst_n_31\,
      \bus_wide_gen.data_buf_reg[31]\(18) => \bus_wide_gen.fifo_burst_n_32\,
      \bus_wide_gen.data_buf_reg[31]\(17) => \bus_wide_gen.fifo_burst_n_33\,
      \bus_wide_gen.data_buf_reg[31]\(16) => \bus_wide_gen.fifo_burst_n_34\,
      \bus_wide_gen.data_buf_reg[31]\(15) => \bus_wide_gen.fifo_burst_n_35\,
      \bus_wide_gen.data_buf_reg[31]\(14) => \bus_wide_gen.fifo_burst_n_36\,
      \bus_wide_gen.data_buf_reg[31]\(13) => \bus_wide_gen.fifo_burst_n_37\,
      \bus_wide_gen.data_buf_reg[31]\(12) => \bus_wide_gen.fifo_burst_n_38\,
      \bus_wide_gen.data_buf_reg[31]\(11) => \bus_wide_gen.fifo_burst_n_39\,
      \bus_wide_gen.data_buf_reg[31]\(10) => \bus_wide_gen.fifo_burst_n_40\,
      \bus_wide_gen.data_buf_reg[31]\(9) => \bus_wide_gen.fifo_burst_n_41\,
      \bus_wide_gen.data_buf_reg[31]\(8) => \bus_wide_gen.fifo_burst_n_42\,
      \bus_wide_gen.data_buf_reg[31]\(7) => \bus_wide_gen.fifo_burst_n_43\,
      \bus_wide_gen.data_buf_reg[31]\(6) => \bus_wide_gen.fifo_burst_n_44\,
      \bus_wide_gen.data_buf_reg[31]\(5) => \bus_wide_gen.fifo_burst_n_45\,
      \bus_wide_gen.data_buf_reg[31]\(4) => \bus_wide_gen.fifo_burst_n_46\,
      \bus_wide_gen.data_buf_reg[31]\(3) => \bus_wide_gen.fifo_burst_n_47\,
      \bus_wide_gen.data_buf_reg[31]\(2) => \bus_wide_gen.fifo_burst_n_48\,
      \bus_wide_gen.data_buf_reg[31]\(1) => \bus_wide_gen.fifo_burst_n_49\,
      \bus_wide_gen.data_buf_reg[31]\(0) => \bus_wide_gen.fifo_burst_n_50\,
      \bus_wide_gen.data_buf_reg[8]\ => fifo_rdata_n_11,
      \bus_wide_gen.data_buf_reg[9]\ => fifo_rdata_n_45,
      \bus_wide_gen.len_cnt_reg[0]\ => fifo_rctl_n_4,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_69\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_68\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      \could_multi_bursts.loop_cnt_reg[2]\ => \bus_wide_gen.fifo_burst_n_55\,
      \could_multi_bursts.loop_cnt_reg[5]\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_66\,
      \could_multi_bursts.sect_handling_reg_0\(9) => \sect_len_buf_reg_n_2_[9]\,
      \could_multi_bursts.sect_handling_reg_0\(8) => \sect_len_buf_reg_n_2_[8]\,
      \could_multi_bursts.sect_handling_reg_0\(7) => \sect_len_buf_reg_n_2_[7]\,
      \could_multi_bursts.sect_handling_reg_0\(6) => \sect_len_buf_reg_n_2_[6]\,
      \could_multi_bursts.sect_handling_reg_0\(5) => \sect_len_buf_reg_n_2_[5]\,
      \could_multi_bursts.sect_handling_reg_0\(4) => \sect_len_buf_reg_n_2_[4]\,
      \could_multi_bursts.sect_handling_reg_0\(3) => \sect_len_buf_reg_n_2_[3]\,
      \could_multi_bursts.sect_handling_reg_0\(2) => \sect_len_buf_reg_n_2_[2]\,
      \could_multi_bursts.sect_handling_reg_0\(1) => \sect_len_buf_reg_n_2_[1]\,
      \could_multi_bursts.sect_handling_reg_0\(0) => \sect_len_buf_reg_n_2_[0]\,
      \could_multi_bursts.sect_handling_reg_1\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \end_addr_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_71\,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_70\,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => \bus_wide_gen.fifo_burst_n_57\,
      full_n0_in => full_n0_in,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      last_split => last_split,
      m_axi_IMG_BUS_ARREADY => m_axi_IMG_BUS_ARREADY,
      next_rreq => next_rreq,
      p_27_in => p_27_in,
      \p_8_out__0\ => \p_8_out__0\,
      plusOp(18 downto 0) => plusOp(19 downto 1),
      push => push,
      \q_reg[11]_0\(1 downto 0) => COUNT(4 downto 3),
      \q_reg[11]_1\ => \bus_wide_gen.fifo_burst_n_54\,
      \q_reg[11]_2\ => \bus_wide_gen.fifo_burst_n_61\,
      \q_reg[11]_3\(1) => \sect_addr_buf_reg_n_2_[1]\,
      \q_reg[11]_3\(0) => \sect_addr_buf_reg_n_2_[0]\,
      \ready_for_data__0\ => \ready_for_data__0\,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_56\,
      rreq_handling_reg_0 => rreq_handling_reg_n_2,
      rreq_handling_reg_1 => fifo_rreq_valid_buf_reg_n_2,
      s_ready => s_ready,
      s_ready_t_reg => \bus_wide_gen.fifo_burst_n_58\,
      \sect_addr_buf_reg[0]\(0) => first_sect,
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_2_[0]\,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_2_[1]\,
      \sect_end_buf_reg[1]_0\(1) => \end_addr_buf_reg_n_2_[1]\,
      \sect_end_buf_reg[1]_0\(0) => \end_addr_buf_reg_n_2_[0]\,
      wrreq => wrreq
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \plusOp__2\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \plusOp__2\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      O => \plusOp__2\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(1),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      O => \plusOp__2\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      O => \plusOp__2\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      I5 => \bus_wide_gen.len_cnt_reg\(5),
      O => \plusOp__2\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      O => \plusOp__2\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      I2 => \bus_wide_gen.len_cnt_reg\(7),
      O => \plusOp__2\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5__0_n_2\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \plusOp__2\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_67\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_58\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      R => ARESET
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_69\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_68\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_5,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => ARESET
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_img_bus_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_img_bus_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_img_bus_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_img_bus_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_img_bus_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_55\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(10),
      Q => \^m_axi_img_bus_araddr\(8),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(11),
      Q => \^m_axi_img_bus_araddr\(9),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(12),
      Q => \^m_axi_img_bus_araddr\(10),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_img_bus_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(13),
      Q => \^m_axi_img_bus_araddr\(11),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(14),
      Q => \^m_axi_img_bus_araddr\(12),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(15),
      Q => \^m_axi_img_bus_araddr\(13),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(16),
      Q => \^m_axi_img_bus_araddr\(14),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_img_bus_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(17),
      Q => \^m_axi_img_bus_araddr\(15),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(18),
      Q => \^m_axi_img_bus_araddr\(16),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(19),
      Q => \^m_axi_img_bus_araddr\(17),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(20),
      Q => \^m_axi_img_bus_araddr\(18),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_img_bus_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(21),
      Q => \^m_axi_img_bus_araddr\(19),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(22),
      Q => \^m_axi_img_bus_araddr\(20),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(23),
      Q => \^m_axi_img_bus_araddr\(21),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(24),
      Q => \^m_axi_img_bus_araddr\(22),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_img_bus_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(25),
      Q => \^m_axi_img_bus_araddr\(23),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(26),
      Q => \^m_axi_img_bus_araddr\(24),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(27),
      Q => \^m_axi_img_bus_araddr\(25),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(28),
      Q => \^m_axi_img_bus_araddr\(26),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_img_bus_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(29),
      Q => \^m_axi_img_bus_araddr\(27),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(2),
      Q => \^m_axi_img_bus_araddr\(0),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(30),
      Q => \^m_axi_img_bus_araddr\(28),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(31),
      Q => \^m_axi_img_bus_araddr\(29),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_img_bus_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(3),
      Q => \^m_axi_img_bus_araddr\(1),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(4),
      Q => \^m_axi_img_bus_araddr\(2),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_img_bus_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(5),
      Q => \^m_axi_img_bus_araddr\(3),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(6),
      Q => \^m_axi_img_bus_araddr\(4),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(7),
      Q => \^m_axi_img_bus_araddr\(5),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(8),
      Q => \^m_axi_img_bus_araddr\(6),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_img_bus_araddr\(4 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_img_bus_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => araddr_tmp(9),
      Q => \^m_axi_img_bus_araddr\(7),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => arlen_tmp(0),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => arlen_tmp(1),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => arlen_tmp(2),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => arlen_tmp(3),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => ARESET
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \plusOp__1\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \plusOp__1\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \plusOp__1\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \plusOp__1\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \plusOp__1\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \plusOp__1\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__1\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_59\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__1\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_59\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__1\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_59\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__1\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_59\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__1\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_59\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__1\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_59\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_66\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => ARESET
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_2_[0]\,
      R => ARESET
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => ARESET
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => ARESET
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ARESET
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ARESET
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ARESET
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ARESET
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ARESET
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ARESET
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ARESET
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ARESET
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_2_[1]\,
      R => ARESET
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ARESET
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ARESET
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ARESET
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ARESET
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ARESET
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ARESET
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ARESET
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ARESET
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ARESET
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ARESET
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => ARESET
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ARESET
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ARESET
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => ARESET
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => ARESET
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => ARESET
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => ARESET
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => ARESET
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => ARESET
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => ARESET
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[3]\,
      DI(2) => \start_addr_reg_n_2_[2]\,
      DI(1) => \start_addr_reg_n_2_[1]\,
      DI(0) => \start_addr_reg_n_2_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_carry_i_1__0_n_2\,
      S(2) => \end_addr_carry_i_2__0_n_2\,
      S(1) => \end_addr_carry_i_3__0_n_2\,
      S(0) => \end_addr_carry_i_4__0_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[7]\,
      DI(2) => \start_addr_reg_n_2_[6]\,
      DI(1) => \start_addr_reg_n_2_[5]\,
      DI(0) => \start_addr_reg_n_2_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1__0_n_2\,
      S(2) => \end_addr_carry__0_i_2__0_n_2\,
      S(1) => \end_addr_carry__0_i_3__0_n_2\,
      S(0) => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_1__0_n_2\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => \end_addr_carry__0_i_2__0_n_2\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => \end_addr_carry__0_i_3__0_n_2\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[11]\,
      DI(2) => \start_addr_reg_n_2_[10]\,
      DI(1) => \start_addr_reg_n_2_[9]\,
      DI(0) => \start_addr_reg_n_2_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1__0_n_2\,
      S(2) => \end_addr_carry__1_i_2__0_n_2\,
      S(1) => \end_addr_carry__1_i_3__0_n_2\,
      S(0) => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_1__0_n_2\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_2__0_n_2\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_3__0_n_2\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[15]\,
      DI(2) => \start_addr_reg_n_2_[14]\,
      DI(1) => \start_addr_reg_n_2_[13]\,
      DI(0) => \start_addr_reg_n_2_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1__0_n_2\,
      S(2) => \end_addr_carry__2_i_2__0_n_2\,
      S(1) => \end_addr_carry__2_i_3__0_n_2\,
      S(0) => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1__0_n_2\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2__0_n_2\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3__0_n_2\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[19]\,
      DI(2) => \start_addr_reg_n_2_[18]\,
      DI(1) => \start_addr_reg_n_2_[17]\,
      DI(0) => \start_addr_reg_n_2_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1__0_n_2\,
      S(2) => \end_addr_carry__3_i_2__0_n_2\,
      S(1) => \end_addr_carry__3_i_3__0_n_2\,
      S(0) => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1__0_n_2\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2__0_n_2\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3__0_n_2\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[23]\,
      DI(2) => \start_addr_reg_n_2_[22]\,
      DI(1) => \start_addr_reg_n_2_[21]\,
      DI(0) => \start_addr_reg_n_2_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1__0_n_2\,
      S(2) => \end_addr_carry__4_i_2__0_n_2\,
      S(1) => \end_addr_carry__4_i_3__0_n_2\,
      S(0) => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1__0_n_2\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2__0_n_2\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3__0_n_2\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[27]\,
      DI(2) => \start_addr_reg_n_2_[26]\,
      DI(1) => \start_addr_reg_n_2_[25]\,
      DI(0) => \start_addr_reg_n_2_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1__0_n_2\,
      S(2) => \end_addr_carry__5_i_2__0_n_2\,
      S(1) => \end_addr_carry__5_i_3__0_n_2\,
      S(0) => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1__0_n_2\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2__0_n_2\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3__0_n_2\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_3\,
      CO(1) => \end_addr_carry__6_n_4\,
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_2_[30]\,
      DI(1) => \start_addr_reg_n_2_[29]\,
      DI(0) => \start_addr_reg_n_2_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1__0_n_2\,
      S(2) => \end_addr_carry__6_i_2__0_n_2\,
      S(1) => \end_addr_carry__6_i_3__0_n_2\,
      S(0) => \end_addr_carry__6_i_4__0_n_2\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[31]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1__0_n_2\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_2__0_n_2\
    );
\end_addr_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_3__0_n_2\
    );
\end_addr_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_4__0_n_2\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry_i_1__0_n_2\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry_i_2__0_n_2\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[1]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry_i_3__0_n_2\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[0]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry_i_4__0_n_2\
    );
fifo_rctl: entity work.\bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3_1\
     port map (
      ARESET => ARESET,
      Q(0) => data_pack(34),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.len_cnt_reg[1]\ => fifo_rctl_n_4,
      \bus_wide_gen.split_cnt_buf[1]_i_3\(3 downto 0) => \bus_wide_gen.len_cnt_reg\(3 downto 0),
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_5,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.ARVALID_Dummy_reg_1\ => \could_multi_bursts.sect_handling_reg_n_2\,
      fifo_rctl_ready => fifo_rctl_ready,
      full_n0_in => full_n0_in,
      last_split => last_split,
      m_axi_IMG_BUS_ARREADY => m_axi_IMG_BUS_ARREADY,
      push => push,
      wrreq => wrreq
    );
fifo_rdata: entity work.\bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer__parameterized1\
     port map (
      ARESET => ARESET,
      D(6) => \p_0_out_carry__0_n_7\,
      D(5) => \p_0_out_carry__0_n_8\,
      D(4) => \p_0_out_carry__0_n_9\,
      D(3) => p_0_out_carry_n_6,
      D(2) => p_0_out_carry_n_7,
      D(1) => p_0_out_carry_n_8,
      D(0) => p_0_out_carry_n_9,
      DI(0) => usedw15_out,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(2) => fifo_rdata_n_52,
      S(1) => fifo_rdata_n_53,
      S(0) => fifo_rdata_n_54,
      SHIFT_RIGHT0_in(7 downto 0) => SHIFT_RIGHT0_in(7 downto 0),
      ap_clk => ap_clk,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[8]\(1 downto 0) => COUNT(4 downto 3),
      \dout_buf_reg[16]_0\ => fifo_rdata_n_11,
      \dout_buf_reg[17]_0\ => fifo_rdata_n_45,
      \dout_buf_reg[18]_0\ => fifo_rdata_n_46,
      \dout_buf_reg[19]_0\ => fifo_rdata_n_47,
      \dout_buf_reg[20]_0\ => fifo_rdata_n_48,
      \dout_buf_reg[21]_0\ => fifo_rdata_n_49,
      \dout_buf_reg[22]_0\ => fifo_rdata_n_50,
      \dout_buf_reg[23]_0\ => fifo_rdata_n_51,
      \dout_buf_reg[34]_0\(32) => data_pack(34),
      \dout_buf_reg[34]_0\(31) => fifo_rdata_n_13,
      \dout_buf_reg[34]_0\(30) => fifo_rdata_n_14,
      \dout_buf_reg[34]_0\(29) => fifo_rdata_n_15,
      \dout_buf_reg[34]_0\(28) => fifo_rdata_n_16,
      \dout_buf_reg[34]_0\(27) => fifo_rdata_n_17,
      \dout_buf_reg[34]_0\(26) => fifo_rdata_n_18,
      \dout_buf_reg[34]_0\(25) => fifo_rdata_n_19,
      \dout_buf_reg[34]_0\(24) => fifo_rdata_n_20,
      \dout_buf_reg[34]_0\(23) => fifo_rdata_n_21,
      \dout_buf_reg[34]_0\(22) => fifo_rdata_n_22,
      \dout_buf_reg[34]_0\(21) => fifo_rdata_n_23,
      \dout_buf_reg[34]_0\(20) => fifo_rdata_n_24,
      \dout_buf_reg[34]_0\(19) => fifo_rdata_n_25,
      \dout_buf_reg[34]_0\(18) => fifo_rdata_n_26,
      \dout_buf_reg[34]_0\(17) => fifo_rdata_n_27,
      \dout_buf_reg[34]_0\(16) => fifo_rdata_n_28,
      \dout_buf_reg[34]_0\(15) => fifo_rdata_n_29,
      \dout_buf_reg[34]_0\(14) => fifo_rdata_n_30,
      \dout_buf_reg[34]_0\(13) => fifo_rdata_n_31,
      \dout_buf_reg[34]_0\(12) => fifo_rdata_n_32,
      \dout_buf_reg[34]_0\(11) => fifo_rdata_n_33,
      \dout_buf_reg[34]_0\(10) => fifo_rdata_n_34,
      \dout_buf_reg[34]_0\(9) => fifo_rdata_n_35,
      \dout_buf_reg[34]_0\(8) => fifo_rdata_n_36,
      \dout_buf_reg[34]_0\(7) => fifo_rdata_n_37,
      \dout_buf_reg[34]_0\(6) => fifo_rdata_n_38,
      \dout_buf_reg[34]_0\(5) => fifo_rdata_n_39,
      \dout_buf_reg[34]_0\(4) => fifo_rdata_n_40,
      \dout_buf_reg[34]_0\(3) => fifo_rdata_n_41,
      \dout_buf_reg[34]_0\(2) => fifo_rdata_n_42,
      \dout_buf_reg[34]_0\(1) => fifo_rdata_n_43,
      \dout_buf_reg[34]_0\(0) => fifo_rdata_n_44,
      full_n_reg_0 => full_n_reg,
      last_split => last_split,
      m_axi_IMG_BUS_RRESP(1 downto 0) => m_axi_IMG_BUS_RRESP(1 downto 0),
      m_axi_IMG_BUS_RVALID => m_axi_IMG_BUS_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      \p_8_out__0\ => \p_8_out__0\,
      \usedw_reg[3]_0\(3) => fifo_rdata_n_63,
      \usedw_reg[3]_0\(2) => fifo_rdata_n_64,
      \usedw_reg[3]_0\(1) => fifo_rdata_n_65,
      \usedw_reg[3]_0\(0) => fifo_rdata_n_66
    );
fifo_rreq: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo_2
     port map (
      ARESET => ARESET,
      CO(0) => last_sect,
      D(0) => minusOp(4),
      E(0) => align_len,
      Q(0) => rs2f_rreq_valid,
      S(2) => fifo_rreq_n_5,
      S(1) => fifo_rreq_n_6,
      S(0) => fifo_rreq_n_7,
      \align_len_reg[4]\ => rreq_handling_reg_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_tmp_reg_0 => fifo_rreq_n_54,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_2,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg(0) => fifo_rreq_n_52,
      invalid_len_event_reg_0 => fifo_rreq_n_53,
      \last_sect_carry__0\(19) => \sect_cnt_reg_n_2_[19]\,
      \last_sect_carry__0\(18) => \sect_cnt_reg_n_2_[18]\,
      \last_sect_carry__0\(17) => \sect_cnt_reg_n_2_[17]\,
      \last_sect_carry__0\(16) => \sect_cnt_reg_n_2_[16]\,
      \last_sect_carry__0\(15) => \sect_cnt_reg_n_2_[15]\,
      \last_sect_carry__0\(14) => \sect_cnt_reg_n_2_[14]\,
      \last_sect_carry__0\(13) => \sect_cnt_reg_n_2_[13]\,
      \last_sect_carry__0\(12) => \sect_cnt_reg_n_2_[12]\,
      \last_sect_carry__0\(11) => \sect_cnt_reg_n_2_[11]\,
      \last_sect_carry__0\(10) => \sect_cnt_reg_n_2_[10]\,
      \last_sect_carry__0\(9) => \sect_cnt_reg_n_2_[9]\,
      \last_sect_carry__0\(8) => \sect_cnt_reg_n_2_[8]\,
      \last_sect_carry__0\(7) => \sect_cnt_reg_n_2_[7]\,
      \last_sect_carry__0\(6) => \sect_cnt_reg_n_2_[6]\,
      \last_sect_carry__0\(5) => \sect_cnt_reg_n_2_[5]\,
      \last_sect_carry__0\(4) => \sect_cnt_reg_n_2_[4]\,
      \last_sect_carry__0\(3) => \sect_cnt_reg_n_2_[3]\,
      \last_sect_carry__0\(2) => \sect_cnt_reg_n_2_[2]\,
      \last_sect_carry__0\(1) => \sect_cnt_reg_n_2_[1]\,
      \last_sect_carry__0\(0) => \sect_cnt_reg_n_2_[0]\,
      \last_sect_carry__0_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      p_27_in => p_27_in,
      \q_reg[0]_0\ => \bus_wide_gen.fifo_burst_n_56\,
      \q_reg[39]_0\(35 downto 33) => fifo_rreq_data(39 downto 37),
      \q_reg[39]_0\(32) => fifo_rreq_data(32),
      \q_reg[39]_0\(31 downto 0) => \^q\(31 downto 0),
      \q_reg[39]_1\(32) => rs2f_rreq_data(37),
      \q_reg[39]_1\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[10]\(3) => fifo_rreq_n_45,
      \sect_cnt_reg[10]\(2) => fifo_rreq_n_46,
      \sect_cnt_reg[10]\(1) => fifo_rreq_n_47,
      \sect_cnt_reg[10]\(0) => fifo_rreq_n_48,
      \sect_cnt_reg[18]\(2) => fifo_rreq_n_49,
      \sect_cnt_reg[18]\(1) => fifo_rreq_n_50,
      \sect_cnt_reg[18]\(0) => fifo_rreq_n_51
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_54,
      Q => fifo_rreq_valid_buf_reg_n_2,
      R => ARESET
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_2\,
      S(2) => \first_sect_carry_i_2__0_n_2\,
      S(1) => \first_sect_carry_i_3__0_n_2\,
      S(0) => \first_sect_carry_i_4__0_n_2\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_2\,
      S(1) => \first_sect_carry__0_i_2__0_n_2\,
      S(0) => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[18]\,
      I1 => p_0_in(18),
      I2 => p_0_in(19),
      I3 => \sect_cnt_reg_n_2_[19]\,
      O => \first_sect_carry__0_i_1__0_n_2\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[16]\,
      I1 => p_0_in(16),
      I2 => \sect_cnt_reg_n_2_[15]\,
      I3 => p_0_in(15),
      I4 => p_0_in(17),
      I5 => \sect_cnt_reg_n_2_[17]\,
      O => \first_sect_carry__0_i_2__0_n_2\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[13]\,
      I1 => p_0_in(13),
      I2 => \sect_cnt_reg_n_2_[12]\,
      I3 => p_0_in(12),
      I4 => p_0_in(14),
      I5 => \sect_cnt_reg_n_2_[14]\,
      O => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[10]\,
      I1 => p_0_in(10),
      I2 => \sect_cnt_reg_n_2_[9]\,
      I3 => p_0_in(9),
      I4 => p_0_in(11),
      I5 => \sect_cnt_reg_n_2_[11]\,
      O => \first_sect_carry_i_1__0_n_2\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[7]\,
      I1 => p_0_in(7),
      I2 => \sect_cnt_reg_n_2_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(8),
      I5 => \sect_cnt_reg_n_2_[8]\,
      O => \first_sect_carry_i_2__0_n_2\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[4]\,
      I1 => p_0_in(4),
      I2 => \sect_cnt_reg_n_2_[3]\,
      I3 => p_0_in(3),
      I4 => p_0_in(5),
      I5 => \sect_cnt_reg_n_2_[5]\,
      O => \first_sect_carry_i_3__0_n_2\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[1]\,
      I1 => p_0_in(1),
      I2 => \sect_cnt_reg_n_2_[0]\,
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => \sect_cnt_reg_n_2_[2]\,
      O => \first_sect_carry_i_4__0_n_2\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_53,
      Q => invalid_len_event,
      R => ARESET
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_45,
      S(2) => fifo_rreq_n_46,
      S(1) => fifo_rreq_n_47,
      S(0) => fifo_rreq_n_48
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_49,
      S(1) => fifo_rreq_n_50,
      S(0) => fifo_rreq_n_51
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_3,
      CO(1) => minusOp_carry_n_4,
      CO(0) => minusOp_carry_n_5,
      CYINIT => fifo_rreq_data(32),
      DI(3) => '0',
      DI(2 downto 0) => fifo_rreq_data(39 downto 37),
      O(3) => minusOp(31),
      O(2 downto 0) => minusOp(7 downto 5),
      S(3) => '1',
      S(2) => fifo_rreq_n_5,
      S(1) => fifo_rreq_n_6,
      S(0) => fifo_rreq_n_7
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_2,
      CO(2) => p_0_out_carry_n_3,
      CO(1) => p_0_out_carry_n_4,
      CO(0) => p_0_out_carry_n_5,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw15_out,
      O(3) => p_0_out_carry_n_6,
      O(2) => p_0_out_carry_n_7,
      O(1) => p_0_out_carry_n_8,
      O(0) => p_0_out_carry_n_9,
      S(3) => fifo_rdata_n_63,
      S(2) => fifo_rdata_n_64,
      S(1) => fifo_rdata_n_65,
      S(0) => fifo_rdata_n_66
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_2,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_4\,
      CO(0) => \p_0_out_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_7\,
      O(1) => \p_0_out_carry__0_n_8\,
      O(0) => \p_0_out_carry__0_n_9\,
      S(3) => '0',
      S(2) => fifo_rdata_n_52,
      S(1) => fifo_rdata_n_53,
      S(0) => fifo_rdata_n_54
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_2,
      CO(2) => plusOp_carry_n_3,
      CO(1) => plusOp_carry_n_4,
      CO(0) => plusOp_carry_n_5,
      CYINIT => \sect_cnt_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \sect_cnt_reg_n_2_[4]\,
      S(2) => \sect_cnt_reg_n_2_[3]\,
      S(1) => \sect_cnt_reg_n_2_[2]\,
      S(0) => \sect_cnt_reg_n_2_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_2,
      CO(3) => \plusOp_carry__0_n_2\,
      CO(2) => \plusOp_carry__0_n_3\,
      CO(1) => \plusOp_carry__0_n_4\,
      CO(0) => \plusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \sect_cnt_reg_n_2_[8]\,
      S(2) => \sect_cnt_reg_n_2_[7]\,
      S(1) => \sect_cnt_reg_n_2_[6]\,
      S(0) => \sect_cnt_reg_n_2_[5]\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_2\,
      CO(3) => \plusOp_carry__1_n_2\,
      CO(2) => \plusOp_carry__1_n_3\,
      CO(1) => \plusOp_carry__1_n_4\,
      CO(0) => \plusOp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \sect_cnt_reg_n_2_[12]\,
      S(2) => \sect_cnt_reg_n_2_[11]\,
      S(1) => \sect_cnt_reg_n_2_[10]\,
      S(0) => \sect_cnt_reg_n_2_[9]\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_2\,
      CO(3) => \plusOp_carry__2_n_2\,
      CO(2) => \plusOp_carry__2_n_3\,
      CO(1) => \plusOp_carry__2_n_4\,
      CO(0) => \plusOp_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \sect_cnt_reg_n_2_[16]\,
      S(2) => \sect_cnt_reg_n_2_[15]\,
      S(1) => \sect_cnt_reg_n_2_[14]\,
      S(0) => \sect_cnt_reg_n_2_[13]\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_2\,
      CO(3 downto 2) => \NLW_plusOp_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__3_n_4\,
      CO(0) => \plusOp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_2_[19]\,
      S(1) => \sect_cnt_reg_n_2_[18]\,
      S(0) => \sect_cnt_reg_n_2_[17]\
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_57\,
      Q => rreq_handling_reg_n_2,
      R => ARESET
    );
rs_rdata: entity work.\bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice__parameterized2\
     port map (
      ARESET => ARESET,
      \IMG_BUS_addr_read_reg_954_reg[0]\(7 downto 0) => \IMG_BUS_addr_read_reg_954_reg[0]\(7 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[14]\(0) => \ap_CS_fsm_reg[14]\(0),
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg[14]_0\,
      \ap_CS_fsm_reg[30]\(0) => \ap_CS_fsm_reg[30]\(0),
      \ap_CS_fsm_reg[31]\(3 downto 2) => \ap_CS_fsm_reg[31]\(6 downto 5),
      \ap_CS_fsm_reg[31]\(1 downto 0) => \ap_CS_fsm_reg[31]\(3 downto 2),
      \ap_CS_fsm_reg[31]_0\ => \ap_CS_fsm_reg[31]_0\,
      ap_NS_fsm(3) => ap_NS_fsm(8),
      ap_NS_fsm(2 downto 0) => ap_NS_fsm(5 downto 3),
      ap_clk => ap_clk,
      \data_p1_reg[7]_0\(7 downto 0) => \data_p1_reg[7]\(7 downto 0),
      \data_p2_reg[7]_0\(7 downto 0) => s_data(7 downto 0),
      \j_assign_reg_336_reg[1]\ => \j_assign_reg_336_reg[1]\,
      \ready_for_data__0\ => \ready_for_data__0\,
      s_ready => s_ready,
      s_ready_t_reg_0 => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \state_reg[0]_0\(0) => \state_reg[0]\(0)
    );
rs_rreq: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice_3
     port map (
      ARESET => ARESET,
      E(0) => E(0),
      Q(0) => rs2f_rreq_valid,
      \ap_CS_fsm_reg[23]\(0) => \ap_CS_fsm_reg[23]\(0),
      ap_NS_fsm(4 downto 3) => ap_NS_fsm(7 downto 6),
      ap_NS_fsm(2 downto 0) => ap_NS_fsm(2 downto 0),
      ap_clk => ap_clk,
      \data_p1_reg[37]_0\(32) => rs2f_rreq_data(37),
      \data_p1_reg[37]_0\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      \data_p2_reg[0]_0\ => \data_p2_reg[0]\,
      \data_p2_reg[31]_0\(31 downto 0) => \data_p2_reg[31]\(31 downto 0),
      \data_p2_reg[31]_1\(31 downto 0) => \data_p2_reg[31]_0\(31 downto 0),
      \data_p2_reg[31]_2\(31 downto 0) => \data_p2_reg[31]_1\(31 downto 0),
      \data_p2_reg[37]_0\(2) => \ap_CS_fsm_reg[31]\(4),
      \data_p2_reg[37]_0\(1 downto 0) => \ap_CS_fsm_reg[31]\(1 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack
    );
\sect_addr_buf[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_2_[0]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => ARESET
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => ARESET
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => ARESET
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => ARESET
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => ARESET
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => ARESET
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => ARESET
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => ARESET
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_2_[1]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => ARESET
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => ARESET
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => ARESET
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => ARESET
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => ARESET
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => ARESET
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => ARESET
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => ARESET
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => ARESET
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => ARESET
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => ARESET
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => ARESET
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \bus_wide_gen.fifo_burst_n_60\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \sect_cnt_reg_n_2_[0]\,
      R => ARESET
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_cnt_reg_n_2_[10]\,
      R => ARESET
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_cnt_reg_n_2_[11]\,
      R => ARESET
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_cnt_reg_n_2_[12]\,
      R => ARESET
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \sect_cnt_reg_n_2_[13]\,
      R => ARESET
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \sect_cnt_reg_n_2_[14]\,
      R => ARESET
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_7\,
      Q => \sect_cnt_reg_n_2_[15]\,
      R => ARESET
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_6\,
      Q => \sect_cnt_reg_n_2_[16]\,
      R => ARESET
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_5\,
      Q => \sect_cnt_reg_n_2_[17]\,
      R => ARESET
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_4\,
      Q => \sect_cnt_reg_n_2_[18]\,
      R => ARESET
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_3\,
      Q => \sect_cnt_reg_n_2_[19]\,
      R => ARESET
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \sect_cnt_reg_n_2_[1]\,
      R => ARESET
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \sect_cnt_reg_n_2_[2]\,
      R => ARESET
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \sect_cnt_reg_n_2_[3]\,
      R => ARESET
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_cnt_reg_n_2_[4]\,
      R => ARESET
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_cnt_reg_n_2_[5]\,
      R => ARESET
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_cnt_reg_n_2_[6]\,
      R => ARESET
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_cnt_reg_n_2_[7]\,
      R => ARESET
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_cnt_reg_n_2_[8]\,
      R => ARESET
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_cnt_reg_n_2_[9]\,
      R => ARESET
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_71\,
      Q => \sect_end_buf_reg_n_2_[0]\,
      R => ARESET
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_70\,
      Q => \sect_end_buf_reg_n_2_[1]\,
      R => ARESET
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_2_[2]\,
      I2 => \end_addr_buf_reg_n_2_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1__0_n_2\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_2_[3]\,
      I2 => \end_addr_buf_reg_n_2_[3]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1__0_n_2\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_2_[4]\,
      I2 => \end_addr_buf_reg_n_2_[4]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1__0_n_2\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_2_[5]\,
      I2 => \end_addr_buf_reg_n_2_[5]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1__0_n_2\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_2_[6]\,
      I2 => \end_addr_buf_reg_n_2_[6]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1__0_n_2\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_2_[7]\,
      I2 => \end_addr_buf_reg_n_2_[7]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1__0_n_2\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_2_[8]\,
      I2 => \end_addr_buf_reg_n_2_[8]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1__0_n_2\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_2_[9]\,
      I2 => \end_addr_buf_reg_n_2_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1__0_n_2\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_2_[10]\,
      I2 => \end_addr_buf_reg_n_2_[10]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1__0_n_2\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_2_[11]\,
      I2 => \end_addr_buf_reg_n_2_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2__0_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[0]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => ARESET
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[1]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => ARESET
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[2]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => ARESET
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[3]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => ARESET
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[4]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => ARESET
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[5]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => ARESET
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[6]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => ARESET
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[7]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => ARESET
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[8]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => ARESET
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \sect_len_buf[9]_i_2__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => ARESET
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[0]\,
      Q => \start_addr_buf_reg_n_2_[0]\,
      R => ARESET
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => ARESET
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => ARESET
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => p_0_in(0),
      R => ARESET
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => p_0_in(1),
      R => ARESET
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => p_0_in(2),
      R => ARESET
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => p_0_in(3),
      R => ARESET
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => p_0_in(4),
      R => ARESET
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => p_0_in(5),
      R => ARESET
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => p_0_in(6),
      R => ARESET
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => p_0_in(7),
      R => ARESET
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[1]\,
      Q => \start_addr_buf_reg_n_2_[1]\,
      R => ARESET
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => p_0_in(8),
      R => ARESET
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => p_0_in(9),
      R => ARESET
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => p_0_in(10),
      R => ARESET
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => p_0_in(11),
      R => ARESET
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => p_0_in(12),
      R => ARESET
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => p_0_in(13),
      R => ARESET
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => p_0_in(14),
      R => ARESET
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => p_0_in(15),
      R => ARESET
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => p_0_in(16),
      R => ARESET
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => p_0_in(17),
      R => ARESET
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => ARESET
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => p_0_in(18),
      R => ARESET
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => p_0_in(19),
      R => ARESET
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => ARESET
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => ARESET
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => ARESET
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => ARESET
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => ARESET
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => ARESET
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => ARESET
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(0),
      Q => \start_addr_reg_n_2_[0]\,
      R => ARESET
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(10),
      Q => \start_addr_reg_n_2_[10]\,
      R => ARESET
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(11),
      Q => \start_addr_reg_n_2_[11]\,
      R => ARESET
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(12),
      Q => \start_addr_reg_n_2_[12]\,
      R => ARESET
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(13),
      Q => \start_addr_reg_n_2_[13]\,
      R => ARESET
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(14),
      Q => \start_addr_reg_n_2_[14]\,
      R => ARESET
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(15),
      Q => \start_addr_reg_n_2_[15]\,
      R => ARESET
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(16),
      Q => \start_addr_reg_n_2_[16]\,
      R => ARESET
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(17),
      Q => \start_addr_reg_n_2_[17]\,
      R => ARESET
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(18),
      Q => \start_addr_reg_n_2_[18]\,
      R => ARESET
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(19),
      Q => \start_addr_reg_n_2_[19]\,
      R => ARESET
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(1),
      Q => \start_addr_reg_n_2_[1]\,
      R => ARESET
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(20),
      Q => \start_addr_reg_n_2_[20]\,
      R => ARESET
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(21),
      Q => \start_addr_reg_n_2_[21]\,
      R => ARESET
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(22),
      Q => \start_addr_reg_n_2_[22]\,
      R => ARESET
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(23),
      Q => \start_addr_reg_n_2_[23]\,
      R => ARESET
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(24),
      Q => \start_addr_reg_n_2_[24]\,
      R => ARESET
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(25),
      Q => \start_addr_reg_n_2_[25]\,
      R => ARESET
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(26),
      Q => \start_addr_reg_n_2_[26]\,
      R => ARESET
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(27),
      Q => \start_addr_reg_n_2_[27]\,
      R => ARESET
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(28),
      Q => \start_addr_reg_n_2_[28]\,
      R => ARESET
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(29),
      Q => \start_addr_reg_n_2_[29]\,
      R => ARESET
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(2),
      Q => \start_addr_reg_n_2_[2]\,
      R => ARESET
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(30),
      Q => \start_addr_reg_n_2_[30]\,
      R => ARESET
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(31),
      Q => \start_addr_reg_n_2_[31]\,
      R => ARESET
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(3),
      Q => \start_addr_reg_n_2_[3]\,
      R => ARESET
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(4),
      Q => \start_addr_reg_n_2_[4]\,
      R => ARESET
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(5),
      Q => \start_addr_reg_n_2_[5]\,
      R => ARESET
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(6),
      Q => \start_addr_reg_n_2_[6]\,
      R => ARESET
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(7),
      Q => \start_addr_reg_n_2_[7]\,
      R => ARESET
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(8),
      Q => \start_addr_reg_n_2_[8]\,
      R => ARESET
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(9),
      Q => \start_addr_reg_n_2_[9]\,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_write is
  port (
    full_n_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    full_n_tmp_reg : out STD_LOGIC;
    empty_n_tmp_reg : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_IMG_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_WLAST : out STD_LOGIC;
    m_axi_IMG_BUS_AWVALID : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_4_out__4\ : out STD_LOGIC;
    m_axi_IMG_BUS_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    empty_n_tmp_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_IMG_BUS_AWREADY : in STD_LOGIC;
    req_en : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    \conservative_gen.throttl_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_1\ : in STD_LOGIC;
    m_axi_IMG_BUS_WREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_IMG_BUS_BVALID : in STD_LOGIC;
    empty_n_tmp_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_n_tmp_reg_2 : in STD_LOGIC;
    empty_n_tmp_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[30]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    load_p2 : in STD_LOGIC;
    \data_p2_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_write : entity is "comp_d_map_IMG_BUS_m_axi_write";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_write;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal align_len0 : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \beat_len_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt[7]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_2 : STD_LOGIC;
  signal end_addr_carry_i_2_n_2 : STD_LOGIC;
  signal end_addr_carry_i_3_n_2 : STD_LOGIC;
  signal end_addr_carry_i_4_n_2 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_2 : STD_LOGIC;
  signal first_sect_carry_i_2_n_2 : STD_LOGIC;
  signal first_sect_carry_i_3_n_2 : STD_LOGIC;
  signal first_sect_carry_i_4_n_2 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal \^full_n_tmp_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_1 : STD_LOGIC;
  signal invalid_len_event_2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_img_bus_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_img_bus_wlast\ : STD_LOGIC;
  signal \^m_axi_img_bus_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal \^p_4_out__4\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_87_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal plusOp_0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \^q_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdreq88_out : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal \^s_ready_t_reg\ : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC;
  signal usedw15_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_2 : STD_LOGIC;
  signal wrreq79_out : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \conservative_gen.throttl_cnt[7]_i_4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair315";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair300";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of m_axi_IMG_BUS_AWVALID_INST_0 : label is "soft_lutpair308";
  attribute METHODOLOGY_DRC_VIOS of minusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair333";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \bus_wide_gen.WVALID_Dummy_reg_0\ <= \^bus_wide_gen.wvalid_dummy_reg_0\;
  full_n_tmp_reg <= \^full_n_tmp_reg\;
  m_axi_IMG_BUS_AWADDR(29 downto 0) <= \^m_axi_img_bus_awaddr\(29 downto 0);
  m_axi_IMG_BUS_WLAST <= \^m_axi_img_bus_wlast\;
  m_axi_IMG_BUS_WSTRB(3 downto 0) <= \^m_axi_img_bus_wstrb\(3 downto 0);
  \p_4_out__4\ <= \^p_4_out__4\;
  s_ready_t_reg <= \^s_ready_t_reg\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => minusOp(31),
      Q => \align_len_reg_n_2_[31]\,
      R => fifo_wreq_n_74
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => minusOp(4),
      Q => \align_len_reg_n_2_[4]\,
      R => fifo_wreq_n_74
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => minusOp(5),
      Q => \align_len_reg_n_2_[5]\,
      R => fifo_wreq_n_74
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => minusOp(6),
      Q => \align_len_reg_n_2_[6]\,
      R => fifo_wreq_n_74
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => minusOp(7),
      Q => \align_len_reg_n_2_[7]\,
      R => fifo_wreq_n_74
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[4]\,
      I1 => \start_addr_reg_n_2_[1]\,
      O => \beat_len_buf[1]_i_2_n_2\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[4]\,
      I1 => \start_addr_reg_n_2_[0]\,
      O => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(0),
      Q => beat_len_buf(0),
      R => ARESET
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(1),
      Q => beat_len_buf(1),
      R => ARESET
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_2_[4]\,
      DI(0) => \align_len_reg_n_2_[4]\,
      O(3 downto 2) => SHIFT_RIGHT(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_2_[4]\,
      S(2) => \align_len_reg_n_2_[4]\,
      S(1) => \beat_len_buf[1]_i_2_n_2\,
      S(0) => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(2),
      Q => beat_len_buf(2),
      R => ARESET
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(3),
      Q => beat_len_buf(3),
      R => ARESET
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(4),
      Q => beat_len_buf(4),
      R => ARESET
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(5),
      Q => beat_len_buf(5),
      R => ARESET
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => SHIFT_RIGHT(5 downto 2),
      S(3) => \align_len_reg_n_2_[7]\,
      S(2) => \align_len_reg_n_2_[6]\,
      S(1) => \align_len_reg_n_2_[5]\,
      S(0) => \align_len_reg_n_2_[4]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(6),
      Q => beat_len_buf(6),
      R => ARESET
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(7),
      Q => beat_len_buf(7),
      R => ARESET
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(8),
      Q => beat_len_buf(8),
      R => ARESET
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => SHIFT_RIGHT(9),
      Q => beat_len_buf(9),
      R => ARESET
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => SHIFT_RIGHT(9 downto 6),
      S(3) => \align_len_reg_n_2_[31]\,
      S(2) => \align_len_reg_n_2_[31]\,
      S(1) => \align_len_reg_n_2_[31]\,
      S(0) => \align_len_reg_n_2_[31]\
    );
buff_wdata: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_buffer
     port map (
      ARESET => ARESET,
      D(4 downto 0) => D(4 downto 0),
      DI(0) => usedw15_out,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(2) => buff_wdata_n_11,
      S(1) => buff_wdata_n_12,
      S(0) => buff_wdata_n_13,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[30]\(0) => \ap_CS_fsm_reg[30]\(0),
      \ap_CS_fsm_reg[30]_0\ => \ap_CS_fsm_reg[30]_0\,
      \ap_CS_fsm_reg[30]_1\ => \^s_ready_t_reg\,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      burst_valid => burst_valid,
      data_valid => data_valid,
      \dout_buf_reg[8]_0\(8) => tmp_strb,
      \dout_buf_reg[8]_0\(7) => buff_wdata_n_21,
      \dout_buf_reg[8]_0\(6) => buff_wdata_n_22,
      \dout_buf_reg[8]_0\(5) => buff_wdata_n_23,
      \dout_buf_reg[8]_0\(4) => buff_wdata_n_24,
      \dout_buf_reg[8]_0\(3) => buff_wdata_n_25,
      \dout_buf_reg[8]_0\(2) => buff_wdata_n_26,
      \dout_buf_reg[8]_0\(1) => buff_wdata_n_27,
      \dout_buf_reg[8]_0\(0) => buff_wdata_n_28,
      dout_valid_reg_0 => \^bus_wide_gen.wvalid_dummy_reg_0\,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1(0) => full_n_reg_0(0),
      \j_assign_reg_336_reg[0]\(2 downto 0) => empty_n_tmp_reg_1(2 downto 0),
      m_axi_IMG_BUS_WREADY => m_axi_IMG_BUS_WREADY,
      mem_reg_0(2 downto 0) => mem_reg(2 downto 0),
      push => push,
      \usedw_reg[3]_0\(3) => buff_wdata_n_16,
      \usedw_reg[3]_0\(2) => buff_wdata_n_17,
      \usedw_reg[3]_0\(1) => buff_wdata_n_18,
      \usedw_reg[3]_0\(0) => buff_wdata_n_19,
      \usedw_reg[7]_0\(6) => \p_0_out_carry__0_n_7\,
      \usedw_reg[7]_0\(5) => \p_0_out_carry__0_n_8\,
      \usedw_reg[7]_0\(4) => \p_0_out_carry__0_n_9\,
      \usedw_reg[7]_0\(3) => p_0_out_carry_n_6,
      \usedw_reg[7]_0\(2) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(1) => p_0_out_carry_n_8,
      \usedw_reg[7]_0\(0) => p_0_out_carry_n_9
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \^m_axi_img_bus_wlast\,
      R => ARESET
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \^bus_wide_gen.wvalid_dummy_reg_0\,
      R => ARESET
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_28,
      Q => m_axi_IMG_BUS_WDATA(0),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_27,
      Q => m_axi_IMG_BUS_WDATA(1),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_26,
      Q => m_axi_IMG_BUS_WDATA(2),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_25,
      Q => m_axi_IMG_BUS_WDATA(3),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_24,
      Q => m_axi_IMG_BUS_WDATA(4),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_23,
      Q => m_axi_IMG_BUS_WDATA(5),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_22,
      Q => m_axi_IMG_BUS_WDATA(6),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_60_out,
      D => buff_wdata_n_21,
      Q => m_axi_IMG_BUS_WDATA(7),
      R => p_59_out
    );
\bus_wide_gen.data_strb_gen[1].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_5\,
      Q => \^m_axi_img_bus_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_26,
      Q => m_axi_IMG_BUS_WDATA(10),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_25,
      Q => m_axi_IMG_BUS_WDATA(11),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_24,
      Q => m_axi_IMG_BUS_WDATA(12),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_23,
      Q => m_axi_IMG_BUS_WDATA(13),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_22,
      Q => m_axi_IMG_BUS_WDATA(14),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_21,
      Q => m_axi_IMG_BUS_WDATA(15),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_28,
      Q => m_axi_IMG_BUS_WDATA(8),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_out,
      D => buff_wdata_n_27,
      Q => m_axi_IMG_BUS_WDATA(9),
      R => p_39_out
    );
\bus_wide_gen.data_strb_gen[2].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \^m_axi_img_bus_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_28,
      Q => m_axi_IMG_BUS_WDATA(16),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_27,
      Q => m_axi_IMG_BUS_WDATA(17),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_26,
      Q => m_axi_IMG_BUS_WDATA(18),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_25,
      Q => m_axi_IMG_BUS_WDATA(19),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_24,
      Q => m_axi_IMG_BUS_WDATA(20),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_23,
      Q => m_axi_IMG_BUS_WDATA(21),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_22,
      Q => m_axi_IMG_BUS_WDATA(22),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_37_out,
      D => buff_wdata_n_21,
      Q => m_axi_IMG_BUS_WDATA(23),
      R => p_35_out
    );
\bus_wide_gen.data_strb_gen[3].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \^m_axi_img_bus_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_28,
      Q => m_axi_IMG_BUS_WDATA(24),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_27,
      Q => m_axi_IMG_BUS_WDATA(25),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_26,
      Q => m_axi_IMG_BUS_WDATA(26),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_25,
      Q => m_axi_IMG_BUS_WDATA(27),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_24,
      Q => m_axi_IMG_BUS_WDATA(28),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_23,
      Q => m_axi_IMG_BUS_WDATA(29),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_22,
      Q => m_axi_IMG_BUS_WDATA(30),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_out,
      D => buff_wdata_n_21,
      Q => m_axi_IMG_BUS_WDATA(31),
      R => p_32_out
    );
\bus_wide_gen.data_strb_gen[4].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \^m_axi_img_bus_wstrb\(3),
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.\bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized1\
     port map (
      ARESET => ARESET,
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => last_sect,
      E(0) => p_60_out,
      Q(9) => \sect_len_buf_reg_n_2_[9]\,
      Q(8) => \sect_len_buf_reg_n_2_[8]\,
      Q(7) => \sect_len_buf_reg_n_2_[7]\,
      Q(6) => \sect_len_buf_reg_n_2_[6]\,
      Q(5) => \sect_len_buf_reg_n_2_[5]\,
      Q(4) => \sect_len_buf_reg_n_2_[4]\,
      Q(3) => \sect_len_buf_reg_n_2_[3]\,
      Q(2) => \sect_len_buf_reg_n_2_[2]\,
      Q(1) => \sect_len_buf_reg_n_2_[1]\,
      Q(0) => \sect_len_buf_reg_n_2_[0]\,
      SR(0) => p_59_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \bus_wide_gen.fifo_burst_n_5\,
      ap_rst_n_1 => \bus_wide_gen.fifo_burst_n_8\,
      ap_rst_n_2 => \bus_wide_gen.fifo_burst_n_11\,
      ap_rst_n_3 => \bus_wide_gen.fifo_burst_n_14\,
      ap_rst_n_4(0) => \bus_wide_gen.fifo_burst_n_29\,
      ap_rst_n_5(0) => \bus_wide_gen.fifo_burst_n_30\,
      ap_rst_n_6(0) => \bus_wide_gen.fifo_burst_n_31\,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\(0) => p_41_out,
      \bus_wide_gen.WVALID_Dummy_reg_0\(0) => p_37_out,
      \bus_wide_gen.WVALID_Dummy_reg_1\(0) => p_33_out,
      \bus_wide_gen.WVALID_Dummy_reg_2\ => \bus_wide_gen.fifo_burst_n_25\,
      \bus_wide_gen.data_strb_gen[1].strb_buf_reg[0]\(0) => tmp_strb,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_n_2\,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[2]\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\ => \^bus_wide_gen.wvalid_dummy_reg_0\,
      \bus_wide_gen.pad_oh_reg_reg[3]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\,
      \could_multi_bursts.awlen_buf_reg[3]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.last_sect_buf_reg\ => \bus_wide_gen.fifo_burst_n_28\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      \could_multi_bursts.loop_cnt_reg[2]\ => \bus_wide_gen.fifo_burst_n_22\,
      \could_multi_bursts.loop_cnt_reg[5]\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => \could_multi_bursts.loop_cnt_reg[5]_0\,
      \could_multi_bursts.loop_cnt_reg[5]_1\ => \could_multi_bursts.loop_cnt_reg[5]_1\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_36\,
      data_valid => data_valid,
      dout_valid_reg => \bus_wide_gen.fifo_burst_n_27\,
      empty_n_tmp_reg_0 => \bus_wide_gen.fifo_burst_n_26\,
      empty_n_tmp_reg_1 => \bus_wide_gen.fifo_burst_n_37\,
      empty_n_tmp_reg_2 => \bus_wide_gen.fifo_burst_n_38\,
      empty_n_tmp_reg_3 => \bus_wide_gen.fifo_burst_n_39\,
      \end_addr_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_41\,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_40\,
      fifo_wreq_valid => fifo_wreq_valid,
      full_n0_in => full_n0_in,
      \in\(0) => invalid_len_event_2,
      invalid_len_event_2_reg => \bus_wide_gen.fifo_burst_n_3\,
      m_axi_IMG_BUS_AWREADY => m_axi_IMG_BUS_AWREADY,
      m_axi_IMG_BUS_WLAST => \^m_axi_img_bus_wlast\,
      m_axi_IMG_BUS_WREADY => m_axi_IMG_BUS_WREADY,
      m_axi_IMG_BUS_WSTRB(3 downto 0) => \^m_axi_img_bus_wstrb\(3 downto 0),
      p_67_in => p_67_in,
      p_87_in => p_87_in,
      \q_reg[11]_0\(0) => p_32_out,
      \q_reg[11]_1\(1) => \sect_addr_buf_reg_n_2_[1]\,
      \q_reg[11]_1\(0) => \sect_addr_buf_reg_n_2_[0]\,
      \q_reg[8]_0\(0) => p_35_out,
      \q_reg[9]_0\(0) => p_39_out,
      req_en => req_en,
      \sect_addr_buf_reg[1]\(0) => first_sect,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_2_[1]\,
      \sect_end_buf_reg[1]_0\(1) => \end_addr_buf_reg_n_2_[1]\,
      \sect_end_buf_reg[1]_0\(0) => \end_addr_buf_reg_n_2_[0]\,
      \sect_len_buf_reg[3]\(3 downto 0) => awlen_tmp(3 downto 0),
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_19\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_20\,
      wreq_handling_reg(0) => align_len0,
      wreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_23\,
      wreq_handling_reg_1 => \bus_wide_gen.fifo_burst_n_24\,
      wreq_handling_reg_2 => wreq_handling_reg_n_2,
      wreq_handling_reg_3 => fifo_wreq_valid_buf_reg_n_2,
      wrreq79_out => wrreq79_out
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.first_pad_reg_n_2\,
      S => ARESET
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \plusOp__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \plusOp__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \plusOp__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \plusOp__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \plusOp__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      I5 => \bus_wide_gen.len_cnt_reg__0\(5),
      O => \plusOp__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \plusOp__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      I2 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \plusOp__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_2\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_67_in,
      D => \plusOp__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\,
      R => ARESET
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\,
      R => ARESET
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\,
      R => ARESET
    );
\conservative_gen.throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_4_out__4\,
      I2 => \conservative_gen.throttl_cnt_reg[0]\(0),
      O => \could_multi_bursts.awlen_buf_reg[0]_0\(0)
    );
\conservative_gen.throttl_cnt[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => req_en,
      I2 => \conservative_gen.throttl_cnt[7]_i_7_n_2\,
      O => \^p_4_out__4\
    );
\conservative_gen.throttl_cnt[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => m_axi_IMG_BUS_AWREADY,
      O => \conservative_gen.throttl_cnt[7]_i_7_n_2\
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_3\,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_img_bus_awaddr\(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_img_bus_awaddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_img_bus_awaddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_img_bus_awaddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_img_bus_awaddr\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(10),
      Q => \^m_axi_img_bus_awaddr\(8),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(11),
      Q => \^m_axi_img_bus_awaddr\(9),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(12),
      Q => \^m_axi_img_bus_awaddr\(10),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_img_bus_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(13),
      Q => \^m_axi_img_bus_awaddr\(11),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(14),
      Q => \^m_axi_img_bus_awaddr\(12),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(15),
      Q => \^m_axi_img_bus_awaddr\(13),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(16),
      Q => \^m_axi_img_bus_awaddr\(14),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_img_bus_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(17),
      Q => \^m_axi_img_bus_awaddr\(15),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(18),
      Q => \^m_axi_img_bus_awaddr\(16),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(19),
      Q => \^m_axi_img_bus_awaddr\(17),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(20),
      Q => \^m_axi_img_bus_awaddr\(18),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_img_bus_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(21),
      Q => \^m_axi_img_bus_awaddr\(19),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(22),
      Q => \^m_axi_img_bus_awaddr\(20),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(23),
      Q => \^m_axi_img_bus_awaddr\(21),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(24),
      Q => \^m_axi_img_bus_awaddr\(22),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_img_bus_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(25),
      Q => \^m_axi_img_bus_awaddr\(23),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(26),
      Q => \^m_axi_img_bus_awaddr\(24),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(27),
      Q => \^m_axi_img_bus_awaddr\(25),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(28),
      Q => \^m_axi_img_bus_awaddr\(26),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_img_bus_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(29),
      Q => \^m_axi_img_bus_awaddr\(27),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(2),
      Q => \^m_axi_img_bus_awaddr\(0),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(30),
      Q => \^m_axi_img_bus_awaddr\(28),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(31),
      Q => \^m_axi_img_bus_awaddr\(29),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_img_bus_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(3),
      Q => \^m_axi_img_bus_awaddr\(1),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(4),
      Q => \^m_axi_img_bus_awaddr\(2),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_img_bus_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(5),
      Q => \^m_axi_img_bus_awaddr\(3),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(6),
      Q => \^m_axi_img_bus_awaddr\(4),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(7),
      Q => \^m_axi_img_bus_awaddr\(5),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(8),
      Q => \^m_axi_img_bus_awaddr\(6),
      R => ARESET
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_img_bus_awaddr\(4 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_img_bus_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awaddr_tmp(9),
      Q => \^m_axi_img_bus_awaddr\(7),
      R => ARESET
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awlen_tmp(0),
      Q => \^q\(0),
      R => ARESET
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awlen_tmp(1),
      Q => \^q\(1),
      R => ARESET
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awlen_tmp(2),
      Q => \^q\(2),
      R => ARESET
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => awlen_tmp(3),
      Q => \^q\(3),
      R => ARESET
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_2\,
      R => ARESET
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => plusOp(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => plusOp(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => plusOp(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => plusOp(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => plusOp(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => plusOp(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => plusOp(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_29\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => plusOp(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_29\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => plusOp(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_29\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => plusOp(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_29\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => plusOp(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_29\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq79_out,
      D => plusOp(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_29\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => ARESET
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_2_[0]\,
      R => ARESET
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => ARESET
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => ARESET
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ARESET
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ARESET
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ARESET
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ARESET
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ARESET
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ARESET
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ARESET
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ARESET
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_2_[1]\,
      R => ARESET
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ARESET
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ARESET
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ARESET
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ARESET
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ARESET
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ARESET
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ARESET
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ARESET
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ARESET
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ARESET
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => ARESET
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ARESET
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ARESET
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => ARESET
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => ARESET
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => ARESET
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => ARESET
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => ARESET
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => ARESET
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => ARESET
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[3]\,
      DI(2) => \start_addr_reg_n_2_[2]\,
      DI(1) => \start_addr_reg_n_2_[1]\,
      DI(0) => \start_addr_reg_n_2_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => end_addr_carry_i_1_n_2,
      S(2) => end_addr_carry_i_2_n_2,
      S(1) => end_addr_carry_i_3_n_2,
      S(0) => end_addr_carry_i_4_n_2
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[7]\,
      DI(2) => \start_addr_reg_n_2_[6]\,
      DI(1) => \start_addr_reg_n_2_[5]\,
      DI(0) => \start_addr_reg_n_2_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1_n_2\,
      S(2) => \end_addr_carry__0_i_2_n_2\,
      S(1) => \end_addr_carry__0_i_3_n_2\,
      S(0) => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_1_n_2\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => \end_addr_carry__0_i_2_n_2\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => \end_addr_carry__0_i_3_n_2\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[11]\,
      DI(2) => \start_addr_reg_n_2_[10]\,
      DI(1) => \start_addr_reg_n_2_[9]\,
      DI(0) => \start_addr_reg_n_2_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1_n_2\,
      S(2) => \end_addr_carry__1_i_2_n_2\,
      S(1) => \end_addr_carry__1_i_3_n_2\,
      S(0) => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_1_n_2\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_2_n_2\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_3_n_2\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[15]\,
      DI(2) => \start_addr_reg_n_2_[14]\,
      DI(1) => \start_addr_reg_n_2_[13]\,
      DI(0) => \start_addr_reg_n_2_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1_n_2\,
      S(2) => \end_addr_carry__2_i_2_n_2\,
      S(1) => \end_addr_carry__2_i_3_n_2\,
      S(0) => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1_n_2\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2_n_2\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3_n_2\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[19]\,
      DI(2) => \start_addr_reg_n_2_[18]\,
      DI(1) => \start_addr_reg_n_2_[17]\,
      DI(0) => \start_addr_reg_n_2_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1_n_2\,
      S(2) => \end_addr_carry__3_i_2_n_2\,
      S(1) => \end_addr_carry__3_i_3_n_2\,
      S(0) => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1_n_2\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2_n_2\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3_n_2\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[23]\,
      DI(2) => \start_addr_reg_n_2_[22]\,
      DI(1) => \start_addr_reg_n_2_[21]\,
      DI(0) => \start_addr_reg_n_2_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1_n_2\,
      S(2) => \end_addr_carry__4_i_2_n_2\,
      S(1) => \end_addr_carry__4_i_3_n_2\,
      S(0) => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1_n_2\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2_n_2\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3_n_2\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[27]\,
      DI(2) => \start_addr_reg_n_2_[26]\,
      DI(1) => \start_addr_reg_n_2_[25]\,
      DI(0) => \start_addr_reg_n_2_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1_n_2\,
      S(2) => \end_addr_carry__5_i_2_n_2\,
      S(1) => \end_addr_carry__5_i_3_n_2\,
      S(0) => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1_n_2\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2_n_2\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3_n_2\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_3\,
      CO(1) => \end_addr_carry__6_n_4\,
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_2_[30]\,
      DI(1) => \start_addr_reg_n_2_[29]\,
      DI(0) => \start_addr_reg_n_2_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1_n_2\,
      S(2) => \end_addr_carry__6_i_2_n_2\,
      S(1) => \end_addr_carry__6_i_3_n_2\,
      S(0) => \end_addr_carry__6_i_4_n_2\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[31]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1_n_2\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_2_n_2\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_3_n_2\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_4_n_2\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => end_addr_carry_i_1_n_2
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => end_addr_carry_i_2_n_2
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[1]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => end_addr_carry_i_3_n_2
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[0]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => end_addr_carry_i_4_n_2
    );
fifo_resp: entity work.\bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized3\
     port map (
      ARESET => ARESET,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      full_n0_in => full_n0_in,
      \in\(0) => invalid_len_event_2,
      m_axi_IMG_BUS_BVALID => m_axi_IMG_BUS_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_tmp_reg\,
      push => push_0,
      \q_reg[1]_0\ => \bus_wide_gen.fifo_burst_n_20\,
      \q_reg[1]_1\ => \bus_wide_gen.fifo_burst_n_19\,
      \q_reg[1]_2\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      wrreq79_out => wrreq79_out
    );
fifo_resp_to_user: entity work.\bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo__parameterized5\
     port map (
      ARESET => ARESET,
      ap_NS_fsm(0) => ap_NS_fsm(2),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_tmp_reg_0 => empty_n_tmp_reg,
      empty_n_tmp_reg_1(0) => empty_n_tmp_reg_0(0),
      empty_n_tmp_reg_2(1 downto 0) => empty_n_tmp_reg_1(4 downto 3),
      empty_n_tmp_reg_3 => empty_n_tmp_reg_2,
      empty_n_tmp_reg_4(0) => empty_n_tmp_reg_3(0),
      full_n_tmp_reg_0 => \^full_n_tmp_reg\,
      push => push_0
    );
fifo_wreq: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_fifo
     port map (
      ARESET => ARESET,
      CO(0) => last_sect,
      D(19) => fifo_wreq_n_5,
      D(18) => fifo_wreq_n_6,
      D(17) => fifo_wreq_n_7,
      D(16) => fifo_wreq_n_8,
      D(15) => fifo_wreq_n_9,
      D(14) => fifo_wreq_n_10,
      D(13) => fifo_wreq_n_11,
      D(12) => fifo_wreq_n_12,
      D(11) => fifo_wreq_n_13,
      D(10) => fifo_wreq_n_14,
      D(9) => fifo_wreq_n_15,
      D(8) => fifo_wreq_n_16,
      D(7) => fifo_wreq_n_17,
      D(6) => fifo_wreq_n_18,
      D(5) => fifo_wreq_n_19,
      D(4) => fifo_wreq_n_20,
      D(3) => fifo_wreq_n_21,
      D(2) => fifo_wreq_n_22,
      D(1) => fifo_wreq_n_23,
      D(0) => fifo_wreq_n_24,
      E(0) => fifo_wreq_n_73,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      S(2) => fifo_wreq_n_62,
      S(1) => fifo_wreq_n_63,
      S(0) => fifo_wreq_n_64,
      SR(0) => fifo_wreq_n_74,
      \align_len_reg[31]\ => wreq_handling_reg_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \end_addr_buf_reg[31]\ => fifo_wreq_valid_buf_reg_n_2,
      fifo_wreq_valid => fifo_wreq_valid,
      full_n_tmp_reg_0(0) => rs2f_wreq_valid,
      \last_sect_carry__0\(19) => \sect_cnt_reg_n_2_[19]\,
      \last_sect_carry__0\(18) => \sect_cnt_reg_n_2_[18]\,
      \last_sect_carry__0\(17) => \sect_cnt_reg_n_2_[17]\,
      \last_sect_carry__0\(16) => \sect_cnt_reg_n_2_[16]\,
      \last_sect_carry__0\(15) => \sect_cnt_reg_n_2_[15]\,
      \last_sect_carry__0\(14) => \sect_cnt_reg_n_2_[14]\,
      \last_sect_carry__0\(13) => \sect_cnt_reg_n_2_[13]\,
      \last_sect_carry__0\(12) => \sect_cnt_reg_n_2_[12]\,
      \last_sect_carry__0\(11) => \sect_cnt_reg_n_2_[11]\,
      \last_sect_carry__0\(10) => \sect_cnt_reg_n_2_[10]\,
      \last_sect_carry__0\(9) => \sect_cnt_reg_n_2_[9]\,
      \last_sect_carry__0\(8) => \sect_cnt_reg_n_2_[8]\,
      \last_sect_carry__0\(7) => \sect_cnt_reg_n_2_[7]\,
      \last_sect_carry__0\(6) => \sect_cnt_reg_n_2_[6]\,
      \last_sect_carry__0\(5) => \sect_cnt_reg_n_2_[5]\,
      \last_sect_carry__0\(4) => \sect_cnt_reg_n_2_[4]\,
      \last_sect_carry__0\(3) => \sect_cnt_reg_n_2_[3]\,
      \last_sect_carry__0\(2) => \sect_cnt_reg_n_2_[2]\,
      \last_sect_carry__0\(1) => \sect_cnt_reg_n_2_[1]\,
      \last_sect_carry__0\(0) => \sect_cnt_reg_n_2_[0]\,
      \last_sect_carry__0_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      p_87_in => p_87_in,
      plusOp_0(18 downto 0) => plusOp_0(19 downto 1),
      \q_reg[0]_0\ => \bus_wide_gen.fifo_burst_n_23\,
      \q_reg[31]_0\(31 downto 0) => rs2f_wreq_data(31 downto 0),
      \q_reg[32]_0\ => fifo_wreq_n_25,
      \q_reg[32]_1\(0) => minusOp(4),
      \q_reg[39]_0\(35 downto 33) => fifo_wreq_data(39 downto 37),
      \q_reg[39]_0\(32) => fifo_wreq_data(32),
      \q_reg[39]_0\(31 downto 0) => \^q_1\(31 downto 0),
      rdreq88_out => rdreq88_out,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[10]\(3) => fifo_wreq_n_66,
      \sect_cnt_reg[10]\(2) => fifo_wreq_n_67,
      \sect_cnt_reg[10]\(1) => fifo_wreq_n_68,
      \sect_cnt_reg[10]\(0) => fifo_wreq_n_69,
      \sect_cnt_reg[18]\(2) => fifo_wreq_n_70,
      \sect_cnt_reg[18]\(1) => fifo_wreq_n_71,
      \sect_cnt_reg[18]\(0) => fifo_wreq_n_72
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_2,
      R => ARESET
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_2,
      S(2) => first_sect_carry_i_2_n_2,
      S(1) => first_sect_carry_i_3_n_2,
      S(0) => first_sect_carry_i_4_n_2
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_2\,
      S(1) => \first_sect_carry__0_i_2_n_2\,
      S(0) => \first_sect_carry__0_i_3_n_2\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[18]\,
      I1 => p_0_in(18),
      I2 => p_0_in(19),
      I3 => \sect_cnt_reg_n_2_[19]\,
      O => \first_sect_carry__0_i_1_n_2\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[16]\,
      I1 => p_0_in(16),
      I2 => \sect_cnt_reg_n_2_[15]\,
      I3 => p_0_in(15),
      I4 => \sect_cnt_reg_n_2_[17]\,
      I5 => p_0_in(17),
      O => \first_sect_carry__0_i_2_n_2\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[13]\,
      I1 => p_0_in(13),
      I2 => \sect_cnt_reg_n_2_[12]\,
      I3 => p_0_in(12),
      I4 => \sect_cnt_reg_n_2_[14]\,
      I5 => p_0_in(14),
      O => \first_sect_carry__0_i_3_n_2\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[10]\,
      I1 => p_0_in(10),
      I2 => \sect_cnt_reg_n_2_[9]\,
      I3 => p_0_in(9),
      I4 => \sect_cnt_reg_n_2_[11]\,
      I5 => p_0_in(11),
      O => first_sect_carry_i_1_n_2
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[7]\,
      I1 => p_0_in(7),
      I2 => \sect_cnt_reg_n_2_[6]\,
      I3 => p_0_in(6),
      I4 => \sect_cnt_reg_n_2_[8]\,
      I5 => p_0_in(8),
      O => first_sect_carry_i_2_n_2
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[4]\,
      I1 => p_0_in(4),
      I2 => \sect_cnt_reg_n_2_[3]\,
      I3 => p_0_in(3),
      I4 => \sect_cnt_reg_n_2_[5]\,
      I5 => p_0_in(5),
      O => first_sect_carry_i_3_n_2
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[1]\,
      I1 => p_0_in(1),
      I2 => \sect_cnt_reg_n_2_[0]\,
      I3 => p_0_in(0),
      I4 => \sect_cnt_reg_n_2_[2]\,
      I5 => p_0_in(2),
      O => first_sect_carry_i_4_n_2
    );
invalid_len_event_1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => invalid_len_event,
      Q => invalid_len_event_1,
      R => ARESET
    );
invalid_len_event_2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => invalid_len_event_1,
      Q => invalid_len_event_2,
      R => ARESET
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => fifo_wreq_n_25,
      Q => invalid_len_event,
      R => ARESET
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_66,
      S(2) => fifo_wreq_n_67,
      S(1) => fifo_wreq_n_68,
      S(0) => fifo_wreq_n_69
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_70,
      S(1) => fifo_wreq_n_71,
      S(0) => fifo_wreq_n_72
    );
m_axi_IMG_BUS_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => req_en,
      O => m_axi_IMG_BUS_AWVALID
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_3,
      CO(1) => minusOp_carry_n_4,
      CO(0) => minusOp_carry_n_5,
      CYINIT => fifo_wreq_data(32),
      DI(3) => '0',
      DI(2 downto 0) => fifo_wreq_data(39 downto 37),
      O(3) => minusOp(31),
      O(2 downto 0) => minusOp(7 downto 5),
      S(3) => '1',
      S(2) => fifo_wreq_n_62,
      S(1) => fifo_wreq_n_63,
      S(0) => fifo_wreq_n_64
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => ARESET
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_2,
      CO(2) => p_0_out_carry_n_3,
      CO(1) => p_0_out_carry_n_4,
      CO(0) => p_0_out_carry_n_5,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw15_out,
      O(3) => p_0_out_carry_n_6,
      O(2) => p_0_out_carry_n_7,
      O(1) => p_0_out_carry_n_8,
      O(0) => p_0_out_carry_n_9,
      S(3) => buff_wdata_n_16,
      S(2) => buff_wdata_n_17,
      S(1) => buff_wdata_n_18,
      S(0) => buff_wdata_n_19
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_2,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_4\,
      CO(0) => \p_0_out_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_7\,
      O(1) => \p_0_out_carry__0_n_8\,
      O(0) => \p_0_out_carry__0_n_9\,
      S(3) => '0',
      S(2) => buff_wdata_n_11,
      S(1) => buff_wdata_n_12,
      S(0) => buff_wdata_n_13
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_2,
      CO(2) => plusOp_carry_n_3,
      CO(1) => plusOp_carry_n_4,
      CO(0) => plusOp_carry_n_5,
      CYINIT => \sect_cnt_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(4 downto 1),
      S(3) => \sect_cnt_reg_n_2_[4]\,
      S(2) => \sect_cnt_reg_n_2_[3]\,
      S(1) => \sect_cnt_reg_n_2_[2]\,
      S(0) => \sect_cnt_reg_n_2_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_2,
      CO(3) => \plusOp_carry__0_n_2\,
      CO(2) => \plusOp_carry__0_n_3\,
      CO(1) => \plusOp_carry__0_n_4\,
      CO(0) => \plusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(8 downto 5),
      S(3) => \sect_cnt_reg_n_2_[8]\,
      S(2) => \sect_cnt_reg_n_2_[7]\,
      S(1) => \sect_cnt_reg_n_2_[6]\,
      S(0) => \sect_cnt_reg_n_2_[5]\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_2\,
      CO(3) => \plusOp_carry__1_n_2\,
      CO(2) => \plusOp_carry__1_n_3\,
      CO(1) => \plusOp_carry__1_n_4\,
      CO(0) => \plusOp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(12 downto 9),
      S(3) => \sect_cnt_reg_n_2_[12]\,
      S(2) => \sect_cnt_reg_n_2_[11]\,
      S(1) => \sect_cnt_reg_n_2_[10]\,
      S(0) => \sect_cnt_reg_n_2_[9]\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_2\,
      CO(3) => \plusOp_carry__2_n_2\,
      CO(2) => \plusOp_carry__2_n_3\,
      CO(1) => \plusOp_carry__2_n_4\,
      CO(0) => \plusOp_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(16 downto 13),
      S(3) => \sect_cnt_reg_n_2_[16]\,
      S(2) => \sect_cnt_reg_n_2_[15]\,
      S(1) => \sect_cnt_reg_n_2_[14]\,
      S(0) => \sect_cnt_reg_n_2_[13]\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_2\,
      CO(3 downto 2) => \NLW_plusOp_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__3_n_4\,
      CO(0) => \plusOp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp_0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_2_[19]\,
      S(1) => \sect_cnt_reg_n_2_[18]\,
      S(0) => \sect_cnt_reg_n_2_[17]\
    );
rs_wreq: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_reg_slice
     port map (
      ARESET => ARESET,
      Q(0) => rs2f_wreq_valid,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      \data_p1_reg[15]_0\(15 downto 0) => \data_p1_reg[15]\(15 downto 0),
      \data_p1_reg[31]_0\(31 downto 0) => rs2f_wreq_data(31 downto 0),
      \data_p2_reg[15]_0\(15 downto 0) => \data_p2_reg[15]\(15 downto 0),
      \data_p2_reg[31]_0\(31 downto 0) => \data_p2_reg[31]\(31 downto 0),
      \data_p2_reg[31]_1\(0) => empty_n_tmp_reg_1(0),
      load_p2 => load_p2,
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => \^s_ready_t_reg\,
      s_ready_t_reg_1 => s_ready_t_reg_0
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_2_[0]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => ARESET
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => ARESET
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => ARESET
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => ARESET
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => ARESET
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => ARESET
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => ARESET
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => ARESET
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_2_[1]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => ARESET
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => ARESET
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => ARESET
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => ARESET
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => ARESET
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => ARESET
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => ARESET
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => ARESET
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => ARESET
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => ARESET
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => ARESET
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => ARESET
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_24,
      Q => \sect_cnt_reg_n_2_[0]\,
      R => ARESET
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_14,
      Q => \sect_cnt_reg_n_2_[10]\,
      R => ARESET
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_13,
      Q => \sect_cnt_reg_n_2_[11]\,
      R => ARESET
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_12,
      Q => \sect_cnt_reg_n_2_[12]\,
      R => ARESET
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_11,
      Q => \sect_cnt_reg_n_2_[13]\,
      R => ARESET
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_10,
      Q => \sect_cnt_reg_n_2_[14]\,
      R => ARESET
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_9,
      Q => \sect_cnt_reg_n_2_[15]\,
      R => ARESET
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_8,
      Q => \sect_cnt_reg_n_2_[16]\,
      R => ARESET
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_7,
      Q => \sect_cnt_reg_n_2_[17]\,
      R => ARESET
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_6,
      Q => \sect_cnt_reg_n_2_[18]\,
      R => ARESET
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_5,
      Q => \sect_cnt_reg_n_2_[19]\,
      R => ARESET
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_23,
      Q => \sect_cnt_reg_n_2_[1]\,
      R => ARESET
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_22,
      Q => \sect_cnt_reg_n_2_[2]\,
      R => ARESET
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_21,
      Q => \sect_cnt_reg_n_2_[3]\,
      R => ARESET
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_20,
      Q => \sect_cnt_reg_n_2_[4]\,
      R => ARESET
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_19,
      Q => \sect_cnt_reg_n_2_[5]\,
      R => ARESET
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_18,
      Q => \sect_cnt_reg_n_2_[6]\,
      R => ARESET
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_17,
      Q => \sect_cnt_reg_n_2_[7]\,
      R => ARESET
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_16,
      Q => \sect_cnt_reg_n_2_[8]\,
      R => ARESET
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_73,
      D => fifo_wreq_n_15,
      Q => \sect_cnt_reg_n_2_[9]\,
      R => ARESET
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \sect_end_buf_reg_n_2_[0]\,
      R => ARESET
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \sect_end_buf_reg_n_2_[1]\,
      R => ARESET
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_2_[2]\,
      I2 => \end_addr_buf_reg_n_2_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_2\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_2_[3]\,
      I2 => \end_addr_buf_reg_n_2_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_2\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_2_[4]\,
      I2 => \end_addr_buf_reg_n_2_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_2\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_2_[5]\,
      I2 => \end_addr_buf_reg_n_2_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_2\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_2_[6]\,
      I2 => \end_addr_buf_reg_n_2_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_2\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_2_[7]\,
      I2 => \end_addr_buf_reg_n_2_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_2\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_2_[8]\,
      I2 => \end_addr_buf_reg_n_2_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_2\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_2_[9]\,
      I2 => \end_addr_buf_reg_n_2_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_2\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_2_[10]\,
      I2 => \end_addr_buf_reg_n_2_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_2\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_2_[11]\,
      I2 => \end_addr_buf_reg_n_2_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[0]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => ARESET
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[1]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => ARESET
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[2]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => ARESET
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[3]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => ARESET
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[4]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => ARESET
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[5]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => ARESET
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[6]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => ARESET
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[7]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => ARESET
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[8]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => ARESET
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_87_in,
      D => \sect_len_buf[9]_i_2_n_2\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => ARESET
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[0]\,
      Q => \start_addr_buf_reg_n_2_[0]\,
      R => ARESET
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => ARESET
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => ARESET
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[12]\,
      Q => p_0_in(0),
      R => ARESET
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[13]\,
      Q => p_0_in(1),
      R => ARESET
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[14]\,
      Q => p_0_in(2),
      R => ARESET
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[15]\,
      Q => p_0_in(3),
      R => ARESET
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[16]\,
      Q => p_0_in(4),
      R => ARESET
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[17]\,
      Q => p_0_in(5),
      R => ARESET
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[18]\,
      Q => p_0_in(6),
      R => ARESET
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[19]\,
      Q => p_0_in(7),
      R => ARESET
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[1]\,
      Q => \start_addr_buf_reg_n_2_[1]\,
      R => ARESET
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[20]\,
      Q => p_0_in(8),
      R => ARESET
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[21]\,
      Q => p_0_in(9),
      R => ARESET
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[22]\,
      Q => p_0_in(10),
      R => ARESET
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[23]\,
      Q => p_0_in(11),
      R => ARESET
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[24]\,
      Q => p_0_in(12),
      R => ARESET
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[25]\,
      Q => p_0_in(13),
      R => ARESET
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[26]\,
      Q => p_0_in(14),
      R => ARESET
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[27]\,
      Q => p_0_in(15),
      R => ARESET
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[28]\,
      Q => p_0_in(16),
      R => ARESET
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[29]\,
      Q => p_0_in(17),
      R => ARESET
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => ARESET
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[30]\,
      Q => p_0_in(18),
      R => ARESET
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[31]\,
      Q => p_0_in(19),
      R => ARESET
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => ARESET
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => ARESET
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => ARESET
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => ARESET
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => ARESET
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => ARESET
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq88_out,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => ARESET
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(0),
      Q => \start_addr_reg_n_2_[0]\,
      R => ARESET
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(10),
      Q => \start_addr_reg_n_2_[10]\,
      R => ARESET
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(11),
      Q => \start_addr_reg_n_2_[11]\,
      R => ARESET
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(12),
      Q => \start_addr_reg_n_2_[12]\,
      R => ARESET
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(13),
      Q => \start_addr_reg_n_2_[13]\,
      R => ARESET
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(14),
      Q => \start_addr_reg_n_2_[14]\,
      R => ARESET
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(15),
      Q => \start_addr_reg_n_2_[15]\,
      R => ARESET
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(16),
      Q => \start_addr_reg_n_2_[16]\,
      R => ARESET
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(17),
      Q => \start_addr_reg_n_2_[17]\,
      R => ARESET
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(18),
      Q => \start_addr_reg_n_2_[18]\,
      R => ARESET
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(19),
      Q => \start_addr_reg_n_2_[19]\,
      R => ARESET
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(1),
      Q => \start_addr_reg_n_2_[1]\,
      R => ARESET
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(20),
      Q => \start_addr_reg_n_2_[20]\,
      R => ARESET
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(21),
      Q => \start_addr_reg_n_2_[21]\,
      R => ARESET
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(22),
      Q => \start_addr_reg_n_2_[22]\,
      R => ARESET
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(23),
      Q => \start_addr_reg_n_2_[23]\,
      R => ARESET
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(24),
      Q => \start_addr_reg_n_2_[24]\,
      R => ARESET
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(25),
      Q => \start_addr_reg_n_2_[25]\,
      R => ARESET
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(26),
      Q => \start_addr_reg_n_2_[26]\,
      R => ARESET
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(27),
      Q => \start_addr_reg_n_2_[27]\,
      R => ARESET
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(28),
      Q => \start_addr_reg_n_2_[28]\,
      R => ARESET
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(29),
      Q => \start_addr_reg_n_2_[29]\,
      R => ARESET
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(2),
      Q => \start_addr_reg_n_2_[2]\,
      R => ARESET
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(30),
      Q => \start_addr_reg_n_2_[30]\,
      R => ARESET
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(31),
      Q => \start_addr_reg_n_2_[31]\,
      R => ARESET
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(3),
      Q => \start_addr_reg_n_2_[3]\,
      R => ARESET
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(4),
      Q => \start_addr_reg_n_2_[4]\,
      R => ARESET
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(5),
      Q => \start_addr_reg_n_2_[5]\,
      R => ARESET
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(6),
      Q => \start_addr_reg_n_2_[6]\,
      R => ARESET
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(7),
      Q => \start_addr_reg_n_2_[7]\,
      R => ARESET
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(8),
      Q => \start_addr_reg_n_2_[8]\,
      R => ARESET
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \^q_1\(9),
      Q => \start_addr_reg_n_2_[9]\,
      R => ARESET
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => wreq_handling_reg_n_2,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \di_i_i_reg_279_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : out STD_LOGIC;
    empty_n_tmp_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    IMG_BUS_AWID2 : out STD_LOGIC;
    \ni_reg_220_reg[5]\ : out STD_LOGIC;
    RREADY : out STD_LOGIC;
    m_axi_COST_BUS_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    COST_BUS_ARREADY : out STD_LOGIC;
    m_axi_COST_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_COST_BUS_AWVALID : out STD_LOGIC;
    full_n_tmp_reg : out STD_LOGIC;
    m_axi_COST_BUS_WLAST : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    ap_reg_ioackin_COST_BUS_WREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_tmp_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_COST_BUS_RVALID : in STD_LOGIC;
    m_axi_COST_BUS_ARREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q_tmp_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_COST_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[29]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \data_p2_reg[29]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[29]_1\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_COST_BUS_WREADY : in STD_LOGIC;
    m_axi_COST_BUS_AWREADY : in STD_LOGIC;
    m_axi_COST_BUS_BVALID : in STD_LOGIC;
    COST_BUS_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi : entity is "comp_d_map_COST_BUS_m_axi";
end bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi is
  signal \^areset\ : STD_LOGIC;
  signal \^awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWVALID_Dummy : STD_LOGIC;
  signal bus_write_n_51 : STD_LOGIC;
  signal bus_write_n_52 : STD_LOGIC;
  signal \conservative_gen.throttl_cnt_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttl_n_5 : STD_LOGIC;
  signal wreq_throttl_n_6 : STD_LOGIC;
begin
  ARESET <= \^areset\;
  AWLEN(3 downto 0) <= \^awlen\(3 downto 0);
bus_read: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_read
     port map (
      COST_BUS_RREADY => COST_BUS_RREADY,
      \FSM_sequential_state_reg[0]\(0) => \FSM_sequential_state_reg[0]\(0),
      IMG_BUS_AWID2 => IMG_BUS_AWID2,
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(1) => Q(5),
      Q(0) => Q(0),
      SR(0) => \^areset\,
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[21]_0\(7 downto 0) => \ap_CS_fsm_reg[21]_0\(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => ARLEN(3 downto 0),
      \data_p2_reg[29]\(20 downto 0) => \data_p2_reg[29]_1\(20 downto 0),
      \data_p2_reg[29]_0\(0) => \data_p2_reg[29]_0\(0),
      full_n_reg => RREADY,
      m_axi_COST_BUS_ARADDR(29 downto 0) => m_axi_COST_BUS_ARADDR(29 downto 0),
      m_axi_COST_BUS_ARREADY => m_axi_COST_BUS_ARREADY,
      m_axi_COST_BUS_RRESP(1 downto 0) => m_axi_COST_BUS_RRESP(1 downto 0),
      m_axi_COST_BUS_RVALID => m_axi_COST_BUS_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      \ni_reg_220_reg[5]\ => \ni_reg_220_reg[5]\,
      s_ready_t_reg => COST_BUS_ARREADY
    );
bus_write: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(4 downto 1),
      SR(0) => \^areset\,
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      \ap_CS_fsm_reg[3]\(0) => SR(0),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]\(0),
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_1\(0) => \ap_CS_fsm_reg[5]_1\(0),
      ap_clk => ap_clk,
      ap_reg_ioackin_COST_BUS_WREADY => ap_reg_ioackin_COST_BUS_WREADY,
      ap_rst_n => ap_rst_n,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \bus_equal_gen.WVALID_Dummy_reg\,
      \bus_equal_gen.WVALID_Dummy_reg_1\(0) => bus_write_n_52,
      \conservative_gen.throttl_cnt_reg[1]\(1 downto 0) => \conservative_gen.throttl_cnt_reg\(1 downto 0),
      \conservative_gen.throttl_cnt_reg[7]\ => wreq_throttl_n_6,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => bus_write_n_51,
      \could_multi_bursts.awlen_buf_reg[1]_0\(1 downto 0) => p_0_in(1 downto 0),
      \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) => \^awlen\(3 downto 0),
      \could_multi_bursts.loop_cnt_reg[0]_0\ => wreq_throttl_n_5,
      \data_p2_reg[29]\(20 downto 0) => \data_p2_reg[29]\(20 downto 0),
      \di_i_i_reg_279_reg[2]\(0) => \di_i_i_reg_279_reg[2]\(0),
      empty_n_tmp_reg(0) => empty_n_tmp_reg(0),
      full_n_tmp_reg => full_n_tmp_reg,
      m_axi_COST_BUS_AWADDR(29 downto 0) => m_axi_COST_BUS_AWADDR(29 downto 0),
      m_axi_COST_BUS_BVALID => m_axi_COST_BUS_BVALID,
      m_axi_COST_BUS_WDATA(31 downto 0) => m_axi_COST_BUS_WDATA(31 downto 0),
      m_axi_COST_BUS_WLAST => m_axi_COST_BUS_WLAST,
      m_axi_COST_BUS_WREADY => m_axi_COST_BUS_WREADY,
      m_axi_COST_BUS_WSTRB(3 downto 0) => m_axi_COST_BUS_WSTRB(3 downto 0),
      \q_tmp_reg[0]\(2 downto 0) => \q_tmp_reg[0]\(2 downto 0),
      \q_tmp_reg[31]\(31 downto 0) => \q_tmp_reg[31]\(31 downto 0)
    );
wreq_throttl: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi_throttl
     port map (
      AWLEN(1 downto 0) => \^awlen\(3 downto 2),
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => bus_write_n_52,
      Q(1 downto 0) => \conservative_gen.throttl_cnt_reg\(1 downto 0),
      SR(0) => \^areset\,
      ap_clk => ap_clk,
      \conservative_gen.throttl_cnt_reg[2]_0\ => bus_write_n_51,
      \conservative_gen.throttl_cnt_reg[4]_0\ => wreq_throttl_n_6,
      m_axi_COST_BUS_AWREADY => m_axi_COST_BUS_AWREADY,
      m_axi_COST_BUS_AWREADY_0 => wreq_throttl_n_5,
      m_axi_COST_BUS_AWVALID => m_axi_COST_BUS_AWVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi is
  port (
    IMG_BUS_WREADY : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    IMG_BUS_AWREADY : out STD_LOGIC;
    full_n_tmp_reg : out STD_LOGIC;
    IMG_BUS_BVALID : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_IMG_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_WLAST : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_IMG_BUS_AWVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_IMG_BUS_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_tmp_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_assign_reg_336_reg[1]\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_IMG_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_IMG_BUS_AWREADY : in STD_LOGIC;
    s_ready_t_reg : in STD_LOGIC;
    m_axi_IMG_BUS_WREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_IMG_BUS_BVALID : in STD_LOGIC;
    empty_n_tmp_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    empty_n_tmp_reg_1 : in STD_LOGIC;
    empty_n_tmp_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    m_axi_IMG_BUS_ARREADY : in STD_LOGIC;
    \data_p2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IMG_BUS_addr_read_reg_954_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[29]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_p2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    load_p2 : in STD_LOGIC;
    \data_p2_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi : entity is "comp_d_map_IMG_BUS_m_axi";
end bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi is
  signal IMG_BUS_RVALID : STD_LOGIC;
  signal \^img_bus_wready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bus_wide_gen.wvalid_dummy_reg\ : STD_LOGIC;
  signal \conservative_gen.throttl_cnt_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^j_assign_reg_336_reg[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_4_out__4\ : STD_LOGIC;
  signal req_en : STD_LOGIC;
  signal wreq_throttl_n_4 : STD_LOGIC;
  signal wreq_throttl_n_5 : STD_LOGIC;
begin
  IMG_BUS_WREADY <= \^img_bus_wready\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  \bus_wide_gen.WVALID_Dummy_reg\ <= \^bus_wide_gen.wvalid_dummy_reg\;
  \j_assign_reg_336_reg[1]\ <= \^j_assign_reg_336_reg[1]\;
bus_read: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_read
     port map (
      ARESET => ARESET,
      E(0) => E(0),
      \IMG_BUS_addr_read_reg_954_reg[0]\(7 downto 0) => \IMG_BUS_addr_read_reg_954_reg[0]\(7 downto 0),
      Q(0) => IMG_BUS_RVALID,
      \ap_CS_fsm_reg[14]\(0) => \ap_CS_fsm_reg[14]\(0),
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg[14]_0\,
      \ap_CS_fsm_reg[23]\(0) => \ap_CS_fsm_reg[23]\(0),
      \ap_CS_fsm_reg[30]\(0) => \ap_CS_fsm_reg[30]\(0),
      \ap_CS_fsm_reg[31]\(6 downto 5) => empty_n_tmp_reg_0(7 downto 6),
      \ap_CS_fsm_reg[31]\(4 downto 0) => empty_n_tmp_reg_0(4 downto 0),
      \ap_CS_fsm_reg[31]_0\ => \^img_bus_wready\,
      ap_NS_fsm(8) => ap_NS_fsm(10),
      ap_NS_fsm(7 downto 0) => ap_NS_fsm(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[7]\(7 downto 0) => \data_p1_reg[7]\(7 downto 0),
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[31]\(31 downto 0) => \data_p2_reg[31]\(31 downto 0),
      \data_p2_reg[31]_0\(31 downto 0) => \data_p2_reg[31]_0\(31 downto 0),
      \data_p2_reg[31]_1\(31 downto 0) => \data_p2_reg[31]_1\(31 downto 0),
      full_n_reg => full_n_reg,
      \j_assign_reg_336_reg[1]\ => \^j_assign_reg_336_reg[1]\,
      m_axi_IMG_BUS_ARADDR(29 downto 0) => m_axi_IMG_BUS_ARADDR(29 downto 0),
      m_axi_IMG_BUS_ARREADY => m_axi_IMG_BUS_ARREADY,
      m_axi_IMG_BUS_RRESP(1 downto 0) => m_axi_IMG_BUS_RRESP(1 downto 0),
      m_axi_IMG_BUS_RVALID => m_axi_IMG_BUS_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      \state_reg[0]\(0) => \state_reg[0]\(0)
    );
bus_write: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_write
     port map (
      ARESET => ARESET,
      D(4 downto 0) => D(4 downto 0),
      Q(3 downto 0) => \^q\(3 downto 0),
      SR(0) => SR(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      \ap_CS_fsm_reg[30]\(0) => IMG_BUS_RVALID,
      \ap_CS_fsm_reg[30]_0\ => \^j_assign_reg_336_reg[1]\,
      ap_NS_fsm(2) => ap_NS_fsm(11),
      ap_NS_fsm(1 downto 0) => ap_NS_fsm(9 downto 8),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \^bus_wide_gen.wvalid_dummy_reg\,
      \conservative_gen.throttl_cnt_reg[0]\(0) => \conservative_gen.throttl_cnt_reg\(0),
      \could_multi_bursts.awlen_buf_reg[0]_0\(0) => p_0_in(0),
      \could_multi_bursts.loop_cnt_reg[5]_0\ => wreq_throttl_n_5,
      \could_multi_bursts.loop_cnt_reg[5]_1\ => wreq_throttl_n_4,
      \data_p1_reg[15]\(15 downto 0) => \data_p1_reg[15]\(15 downto 0),
      \data_p2_reg[15]\(15 downto 0) => \data_p2_reg[15]\(15 downto 0),
      \data_p2_reg[31]\(31 downto 0) => \data_p2_reg[31]\(31 downto 0),
      empty_n_tmp_reg => IMG_BUS_BVALID,
      empty_n_tmp_reg_0(0) => empty_n_tmp_reg(0),
      empty_n_tmp_reg_1(4 downto 0) => empty_n_tmp_reg_0(9 downto 5),
      empty_n_tmp_reg_2 => empty_n_tmp_reg_1,
      empty_n_tmp_reg_3(0) => empty_n_tmp_reg_2(0),
      full_n_reg => \^img_bus_wready\,
      full_n_reg_0(0) => full_n_reg_0(0),
      full_n_tmp_reg => full_n_tmp_reg,
      load_p2 => load_p2,
      m_axi_IMG_BUS_AWADDR(29 downto 0) => m_axi_IMG_BUS_AWADDR(29 downto 0),
      m_axi_IMG_BUS_AWREADY => m_axi_IMG_BUS_AWREADY,
      m_axi_IMG_BUS_AWVALID => m_axi_IMG_BUS_AWVALID,
      m_axi_IMG_BUS_BVALID => m_axi_IMG_BUS_BVALID,
      m_axi_IMG_BUS_WDATA(31 downto 0) => m_axi_IMG_BUS_WDATA(31 downto 0),
      m_axi_IMG_BUS_WLAST => m_axi_IMG_BUS_WLAST,
      m_axi_IMG_BUS_WREADY => m_axi_IMG_BUS_WREADY,
      m_axi_IMG_BUS_WSTRB(3 downto 0) => m_axi_IMG_BUS_WSTRB(3 downto 0),
      mem_reg(2 downto 0) => mem_reg_0(2 downto 0),
      \p_4_out__4\ => \p_4_out__4\,
      push => push,
      req_en => req_en,
      s_ready_t_reg => IMG_BUS_AWREADY,
      s_ready_t_reg_0 => s_ready_t_reg
    );
wreq_throttl: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi_throttl
     port map (
      ARESET => ARESET,
      D(0) => p_0_in(0),
      Q(0) => \conservative_gen.throttl_cnt_reg\(0),
      ap_clk => ap_clk,
      \conservative_gen.throttl_cnt_reg[0]_0\ => \^bus_wide_gen.wvalid_dummy_reg\,
      \conservative_gen.throttl_cnt_reg[3]_0\ => wreq_throttl_n_4,
      \conservative_gen.throttl_cnt_reg[3]_1\(2 downto 0) => \^q\(3 downto 1),
      \conservative_gen.throttl_cnt_reg[7]_0\ => wreq_throttl_n_5,
      m_axi_IMG_BUS_WREADY => m_axi_IMG_BUS_WREADY,
      \p_4_out__4\ => \p_4_out__4\,
      req_en => req_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_comp_d_map is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_IMG_BUS_AWVALID : out STD_LOGIC;
    m_axi_IMG_BUS_AWREADY : in STD_LOGIC;
    m_axi_IMG_BUS_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IMG_BUS_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_WVALID : out STD_LOGIC;
    m_axi_IMG_BUS_WREADY : in STD_LOGIC;
    m_axi_IMG_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_WLAST : out STD_LOGIC;
    m_axi_IMG_BUS_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_ARVALID : out STD_LOGIC;
    m_axi_IMG_BUS_ARREADY : in STD_LOGIC;
    m_axi_IMG_BUS_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IMG_BUS_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_RVALID : in STD_LOGIC;
    m_axi_IMG_BUS_RREADY : out STD_LOGIC;
    m_axi_IMG_BUS_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_RLAST : in STD_LOGIC;
    m_axi_IMG_BUS_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_BVALID : in STD_LOGIC;
    m_axi_IMG_BUS_BREADY : out STD_LOGIC;
    m_axi_IMG_BUS_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IMG_BUS_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_AWVALID : out STD_LOGIC;
    m_axi_COST_BUS_AWREADY : in STD_LOGIC;
    m_axi_COST_BUS_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_COST_BUS_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_WVALID : out STD_LOGIC;
    m_axi_COST_BUS_WREADY : in STD_LOGIC;
    m_axi_COST_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_WLAST : out STD_LOGIC;
    m_axi_COST_BUS_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_ARVALID : out STD_LOGIC;
    m_axi_COST_BUS_ARREADY : in STD_LOGIC;
    m_axi_COST_BUS_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_COST_BUS_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_RVALID : in STD_LOGIC;
    m_axi_COST_BUS_RREADY : out STD_LOGIC;
    m_axi_COST_BUS_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_RLAST : in STD_LOGIC;
    m_axi_COST_BUS_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_BVALID : in STD_LOGIC;
    m_axi_COST_BUS_BREADY : out STD_LOGIC;
    m_axi_COST_BUS_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_COST_BUS_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_IMG_BUS_AWVALID : in STD_LOGIC;
    s_axi_IMG_BUS_AWREADY : out STD_LOGIC;
    s_axi_IMG_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_IMG_BUS_WVALID : in STD_LOGIC;
    s_axi_IMG_BUS_WREADY : out STD_LOGIC;
    s_axi_IMG_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_IMG_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_IMG_BUS_ARVALID : in STD_LOGIC;
    s_axi_IMG_BUS_ARREADY : out STD_LOGIC;
    s_axi_IMG_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_IMG_BUS_RVALID : out STD_LOGIC;
    s_axi_IMG_BUS_RREADY : in STD_LOGIC;
    s_axi_IMG_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_IMG_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_IMG_BUS_BVALID : out STD_LOGIC;
    s_axi_IMG_BUS_BREADY : in STD_LOGIC;
    s_axi_IMG_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_COST_BUS_ADDR_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_ADDR_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 32;
  attribute C_M_AXI_COST_BUS_ARUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_ARUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_COST_BUS_AWUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_AWUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_COST_BUS_BUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_BUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_COST_BUS_CACHE_VALUE : integer;
  attribute C_M_AXI_COST_BUS_CACHE_VALUE of bd_0_hls_inst_0_comp_d_map : entity is 3;
  attribute C_M_AXI_COST_BUS_DATA_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_DATA_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 32;
  attribute C_M_AXI_COST_BUS_ID_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_ID_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_COST_BUS_PROT_VALUE : integer;
  attribute C_M_AXI_COST_BUS_PROT_VALUE of bd_0_hls_inst_0_comp_d_map : entity is 0;
  attribute C_M_AXI_COST_BUS_RUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_RUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_COST_BUS_USER_VALUE : integer;
  attribute C_M_AXI_COST_BUS_USER_VALUE of bd_0_hls_inst_0_comp_d_map : entity is 0;
  attribute C_M_AXI_COST_BUS_WUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_WUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_IMG_BUS_ADDR_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_ADDR_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 32;
  attribute C_M_AXI_IMG_BUS_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_ARUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_IMG_BUS_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_AWUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_IMG_BUS_BUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_BUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_IMG_BUS_CACHE_VALUE : integer;
  attribute C_M_AXI_IMG_BUS_CACHE_VALUE of bd_0_hls_inst_0_comp_d_map : entity is 3;
  attribute C_M_AXI_IMG_BUS_DATA_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_DATA_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 32;
  attribute C_M_AXI_IMG_BUS_ID_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_ID_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_IMG_BUS_PROT_VALUE : integer;
  attribute C_M_AXI_IMG_BUS_PROT_VALUE of bd_0_hls_inst_0_comp_d_map : entity is 0;
  attribute C_M_AXI_IMG_BUS_RUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_RUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_M_AXI_IMG_BUS_USER_VALUE : integer;
  attribute C_M_AXI_IMG_BUS_USER_VALUE of bd_0_hls_inst_0_comp_d_map : entity is 0;
  attribute C_M_AXI_IMG_BUS_WUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_WUSER_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 1;
  attribute C_S_AXI_IMG_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_IMG_BUS_ADDR_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 6;
  attribute C_S_AXI_IMG_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_IMG_BUS_DATA_WIDTH of bd_0_hls_inst_0_comp_d_map : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_comp_d_map : entity is "comp_d_map";
end bd_0_hls_inst_0_comp_d_map;

architecture STRUCTURE of bd_0_hls_inst_0_comp_d_map is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ARESET : STD_LOGIC;
  signal C : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal COST_BUS_ARREADY : STD_LOGIC;
  signal COST_BUS_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal COST_BUS_RREADY : STD_LOGIC;
  signal COST_BUS_RVALID : STD_LOGIC;
  signal IMG_BUS_AWID2 : STD_LOGIC;
  signal IMG_BUS_AWREADY : STD_LOGIC;
  signal IMG_BUS_BREADY1 : STD_LOGIC;
  signal IMG_BUS_BVALID : STD_LOGIC;
  signal IMG_BUS_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IMG_BUS_WREADY : STD_LOGIC;
  signal IMG_BUS_addr_1_read_reg_911 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IMG_BUS_addr_1_reg_889 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IMG_BUS_addr_1_reg_8890 : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[11]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[11]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[11]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[11]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[15]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[15]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[15]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[15]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[19]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[19]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[19]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[19]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[19]_i_6_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[23]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[23]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[23]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[23]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[27]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[27]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[27]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[27]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[31]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[31]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[31]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[31]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[3]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[3]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[3]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[3]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[7]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[7]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[7]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889[7]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal IMG_BUS_addr_2_read_reg_916 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IMG_BUS_addr_2_reg_895 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \IMG_BUS_addr_2_reg_895[11]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[11]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[11]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[11]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[15]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[15]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[15]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[15]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[19]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[19]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[19]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[19]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[19]_i_6_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[23]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[23]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[23]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[23]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[27]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[27]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[27]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[27]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[31]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[31]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[31]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[31]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[3]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[3]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[3]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[3]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[7]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[7]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[7]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895[7]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal IMG_BUS_addr_read_reg_954 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal IMG_BUS_addr_reg_939 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IMG_BUS_addr_reg_9390 : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[11]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[11]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[11]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[11]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[15]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[15]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[15]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[15]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[3]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[3]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[3]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[3]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[7]_i_2_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[7]_i_3_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[7]_i_4_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939[7]_i_5_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \IMG_BUS_addr_reg_939_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal I_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I_BREADY : STD_LOGIC;
  signal I_RREADY1 : STD_LOGIC;
  signal I_RREADY231_out : STD_LOGIC;
  signal I_WDATA : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal a_assign_i_i_fu_664_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[5]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[12]_ap_CS_fsm_reg_r_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[27]_ap_CS_fsm_reg_r_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_gate__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_reg_gate_n_2 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[35]\ : STD_LOGIC;
  signal ap_CS_fsm_reg_r_0_n_2 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_1_n_2 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_2_n_2 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_n_2 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm115_out : STD_LOGIC;
  signal ap_NS_fsm120_out : STD_LOGIC;
  signal ap_NS_fsm122_out : STD_LOGIC;
  signal ap_NS_fsm124_out : STD_LOGIC;
  signal ap_NS_fsm125_out : STD_LOGIC;
  signal ap_NS_fsm126_out : STD_LOGIC;
  signal ap_NS_fsm127_out : STD_LOGIC;
  signal ap_NS_fsm128_out : STD_LOGIC;
  signal ap_reg_ioackin_COST_BUS_WREADY : STD_LOGIC;
  signal ap_reg_ioackin_COST_BUS_WREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_IMG_BUS_ARREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_IMG_BUS_ARREADY_reg_n_2 : STD_LOGIC;
  signal \bus_read/rs_rreq/load_p2\ : STD_LOGIC;
  signal \bus_write/buff_wdata/push\ : STD_LOGIC;
  signal \bus_write/rs_wreq/load_p2\ : STD_LOGIC;
  signal ci_fu_405_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cj_reg_255 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cli_reg_857 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal clj_fu_521_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal comp_d_map_COST_BUS_m_axi_U_n_11 : STD_LOGIC;
  signal comp_d_map_COST_BUS_m_axi_U_n_13 : STD_LOGIC;
  signal comp_d_map_IMG_BUS_m_axi_U_n_93 : STD_LOGIC;
  signal comp_d_map_IMG_BUS_s_axi_U_n_6 : STD_LOGIC;
  signal crj_reg_877 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal d_fu_465_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal d_reg_839 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal di_fu_629_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal di_i_i_reg_279 : STD_LOGIC;
  signal \di_i_i_reg_279[2]_i_3_n_2\ : STD_LOGIC;
  signal \di_i_i_reg_279_reg_n_2_[0]\ : STD_LOGIC;
  signal \di_i_i_reg_279_reg_n_2_[1]\ : STD_LOGIC;
  signal \di_i_i_reg_279_reg_n_2_[2]\ : STD_LOGIC;
  signal disp_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dj_fu_623_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dj_i_i_reg_303 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dj_i_i_reg_303[0]_i_1_n_2\ : STD_LOGIC;
  signal \dj_i_i_reg_303[1]_i_1_n_2\ : STD_LOGIC;
  signal \dj_i_i_reg_303[2]_i_1_n_2\ : STD_LOGIC;
  signal dj_reg_901 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_comp_disps_fu_347_ap_start_reg_reg_n_2 : STD_LOGIC;
  signal grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARADDR : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal grp_comp_disps_fu_347_n_3 : STD_LOGIC;
  signal grp_comp_disps_fu_347_n_45 : STD_LOGIC;
  signal grp_comp_disps_fu_347_n_46 : STD_LOGIC;
  signal i_1_fu_379_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_1_reg_806 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_1_reg_806[7]_i_2_n_2\ : STD_LOGIC;
  signal i_assign_reg_314 : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_assign_reg_314_reg_n_2_[7]\ : STD_LOGIC;
  signal i_fu_740_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_reg_934 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_reg_934[7]_i_2_n_2\ : STD_LOGIC;
  signal img_left : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_right : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j_1_fu_399_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal j_1_reg_820 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_1_reg_820[7]_i_2_n_2\ : STD_LOGIC;
  signal j_assign_reg_336 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal j_cast_i_reg_811 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal j_fu_771_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j_i_reg_244_reg_n_2_[0]\ : STD_LOGIC;
  signal \j_i_reg_244_reg_n_2_[1]\ : STD_LOGIC;
  signal \j_i_reg_244_reg_n_2_[2]\ : STD_LOGIC;
  signal \j_i_reg_244_reg_n_2_[3]\ : STD_LOGIC;
  signal \j_i_reg_244_reg_n_2_[4]\ : STD_LOGIC;
  signal \j_i_reg_244_reg_n_2_[5]\ : STD_LOGIC;
  signal \j_i_reg_244_reg_n_2_[6]\ : STD_LOGIC;
  signal \j_i_reg_244_reg_n_2_[7]\ : STD_LOGIC;
  signal j_reg_949 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal j_reg_9490 : STD_LOGIC;
  signal \j_reg_949[7]_i_3_n_2\ : STD_LOGIC;
  signal left_m_img_sum_fu_584_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal li_cast_i_i_reg_849 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axi_cost_bus_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_cost_bus_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_cost_bus_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_cost_bus_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_img_bus_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_img_bus_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_img_bus_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_img_bus_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_axi_cost_in_m_img_ARVALID : STD_LOGIC;
  signal m_axi_disp_out_m_img_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal next_mul1_fu_728_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal next_mul1_reg_926 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \next_mul1_reg_926[8]_i_2_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_926[8]_i_3_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_926[8]_i_4_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul1_reg_926_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal next_mul_fu_367_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal next_mul_reg_798 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \next_mul_reg_798[8]_i_2_n_2\ : STD_LOGIC;
  signal \next_mul_reg_798[8]_i_3_n_2\ : STD_LOGIC;
  signal \next_mul_reg_798[8]_i_4_n_2\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \next_mul_reg_798_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal ni_reg_220 : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[0]\ : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[1]\ : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[2]\ : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[3]\ : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[4]\ : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[5]\ : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[6]\ : STD_LOGIC;
  signal \ni_reg_220_reg_n_2_[7]\ : STD_LOGIC;
  signal nj_fu_471_p20_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal nj_reg_844 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \nj_reg_844[3]_i_2_n_2\ : STD_LOGIC;
  signal \nj_reg_844[3]_i_3_n_2\ : STD_LOGIC;
  signal \nj_reg_844[3]_i_4_n_2\ : STD_LOGIC;
  signal \nj_reg_844[3]_i_5_n_2\ : STD_LOGIC;
  signal \nj_reg_844[7]_i_2_n_2\ : STD_LOGIC;
  signal \nj_reg_844[7]_i_3_n_2\ : STD_LOGIC;
  signal \nj_reg_844[7]_i_4_n_2\ : STD_LOGIC;
  signal \nj_reg_844[7]_i_5_n_2\ : STD_LOGIC;
  signal \nj_reg_844_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nj_reg_844_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nj_reg_844_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \nj_reg_844_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \nj_reg_844_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nj_reg_844_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nj_reg_844_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \nj_reg_844_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal phi_mul1_reg_325 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal phi_mul_reg_232 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal right_m_img_sum_fu_608_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_10_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_11_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_12_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_15_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_16_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_17_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_18_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_19_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_20_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_6_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_7_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_8_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[0]_i_9_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[12]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[12]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[12]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[12]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[16]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[16]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[16]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[16]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[20]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[20]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[20]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[20]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[24]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[24]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[24]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[24]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[28]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[28]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[28]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[28]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_11_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_12_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_13_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_14_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_15_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_16_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_17_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_18_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_6_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_7_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_8_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[4]_i_9_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[8]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[8]_i_3_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[8]_i_4_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[8]_i_5_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291[8]_i_6_n_2\ : STD_LOGIC;
  signal sum_1_i_i_reg_291_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_1_i_i_reg_291_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sum_1_i_i_reg_291_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sum_i_i_reg_266 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_1_cast_reg_783 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_2_cast_reg_788 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_3_cast_reg_793 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_3_i_i_fu_599_p2__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_3_i_i_fu_599_p2_i_10_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_11_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_12_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_13_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_2_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_2_n_3 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_2_n_4 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_2_n_5 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_3_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_3_n_3 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_3_n_4 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_3_n_5 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_4_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_5_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_6_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_7_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_8_n_2 : STD_LOGIC;
  signal tmp_3_i_i_fu_599_p2_i_9_n_2 : STD_LOGIC;
  signal tmp_4_fu_750_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_4_i9_fu_435_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_4_i9_reg_825 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_4_i9_reg_8251 : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[11]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[15]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[19]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[19]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[19]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[19]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[21]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[21]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[21]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[21]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[21]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[21]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i9_reg_825_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_7_i_i_i_reg_863 : STD_LOGIC;
  signal \tmp_7_i_i_i_reg_863[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_i_i_i_reg_863[0]_i_2_n_2\ : STD_LOGIC;
  signal tmp_8_i_i_i_8_fu_569_p2 : STD_LOGIC;
  signal tmp_8_i_i_i_8_reg_883 : STD_LOGIC;
  signal \tmp_8_i_i_i_8_reg_883[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_8_i_i_i_8_reg_883[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i_i_9_fu_575_p2__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_i_i_9_fu_575_p2_i_10_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_11_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_12_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_13_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_14_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_15_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_16_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_17_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_18_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_19_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_20_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_21_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_22_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_23_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_24_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_25_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_26_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_27_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_3_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_3_n_3 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_3_n_4 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_3_n_5 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_4_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_4_n_3 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_4_n_4 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_4_n_5 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_6_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_6_n_3 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_6_n_4 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_6_n_5 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_7_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_7_n_3 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_7_n_4 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_7_n_5 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_8_n_2 : STD_LOGIC;
  signal tmp_i_i_9_fu_575_p2_i_9_n_2 : STD_LOGIC;
  signal \NLW_IMG_BUS_addr_1_reg_889_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_IMG_BUS_addr_2_reg_895_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_IMG_BUS_addr_reg_939_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul1_reg_926_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_next_mul1_reg_926_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul_reg_798_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_next_mul_reg_798_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nj_reg_844_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nj_reg_844_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_1_i_i_reg_291_reg[0]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_1_i_i_reg_291_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_1_i_i_reg_291_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_3_i_i_fu_599_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_3_i_i_fu_599_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_3_i_i_fu_599_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_3_i_i_fu_599_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_3_i_i_fu_599_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_3_i_i_fu_599_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_3_i_i_fu_599_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_3_i_i_fu_599_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_3_i_i_fu_599_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_3_i_i_fu_599_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp_3_i_i_fu_599_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_3_i_i_fu_599_p2_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_3_i_i_fu_599_p2_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_4_i9_reg_825_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_4_i9_reg_825_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_4_i9_reg_825_reg[21]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_4_i9_reg_825_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp_i_i_9_fu_575_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_i_i_9_fu_575_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_i_i_9_fu_575_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_i_i_9_fu_575_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_i_i_9_fu_575_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_i_i_9_fu_575_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_i_i_9_fu_575_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_i_i_9_fu_575_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_i_i_9_fu_575_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_i_i_9_fu_575_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp_i_i_9_fu_575_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_i_i_9_fu_575_p2_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_i_i_9_fu_575_p2_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_i_i_9_fu_575_p2_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_i_i_9_fu_575_p2_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair443";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1\ : label is "U0/\ap_CS_fsm_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1\ : label is "U0/\ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute srl_bus_name of \ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1\ : label is "U0/\ap_CS_fsm_reg ";
  attribute srl_name of \ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1\ : label is "U0/\ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of ap_CS_fsm_reg_gate : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg_gate__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \d_reg_839[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \d_reg_839[2]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \d_reg_839[3]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \d_reg_839[4]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \di_i_i_reg_279[1]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \di_i_i_reg_279[2]_i_3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \dj_reg_901[1]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \dj_reg_901[2]_i_2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \i_1_reg_806[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \i_1_reg_806[1]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \i_1_reg_806[2]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \i_1_reg_806[3]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \i_1_reg_806[4]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \i_1_reg_806[6]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \i_1_reg_806[7]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \i_1_reg_806[7]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \i_reg_934[0]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \i_reg_934[1]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \i_reg_934[2]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \i_reg_934[3]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \i_reg_934[4]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \i_reg_934[6]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \i_reg_934[7]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \i_reg_934[7]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \j_1_reg_820[1]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \j_1_reg_820[2]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \j_1_reg_820[3]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \j_1_reg_820[4]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \j_1_reg_820[7]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \j_reg_949[1]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \j_reg_949[2]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \j_reg_949[3]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \j_reg_949[4]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \j_reg_949[6]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \j_reg_949[7]_i_2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sum_1_i_i_reg_291[0]_i_15\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \sum_1_i_i_reg_291[0]_i_16\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \sum_1_i_i_reg_291[4]_i_12\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \sum_1_i_i_reg_291[4]_i_13\ : label is "soft_lutpair437";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_3_i_i_fu_599_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_4_i9_reg_825[21]_i_3\ : label is "soft_lutpair445";
  attribute METHODOLOGY_DRC_VIOS of tmp_i_i_9_fu_575_p2 : label is "{SYNTH-12 {cell *THIS*}}";
begin
  m_axi_COST_BUS_ARADDR(31 downto 2) <= \^m_axi_cost_bus_araddr\(31 downto 2);
  m_axi_COST_BUS_ARADDR(1) <= \<const0>\;
  m_axi_COST_BUS_ARADDR(0) <= \<const0>\;
  m_axi_COST_BUS_ARBURST(1) <= \<const0>\;
  m_axi_COST_BUS_ARBURST(0) <= \<const1>\;
  m_axi_COST_BUS_ARCACHE(3) <= \<const0>\;
  m_axi_COST_BUS_ARCACHE(2) <= \<const0>\;
  m_axi_COST_BUS_ARCACHE(1) <= \<const1>\;
  m_axi_COST_BUS_ARCACHE(0) <= \<const1>\;
  m_axi_COST_BUS_ARID(0) <= \<const0>\;
  m_axi_COST_BUS_ARLEN(7) <= \<const0>\;
  m_axi_COST_BUS_ARLEN(6) <= \<const0>\;
  m_axi_COST_BUS_ARLEN(5) <= \<const0>\;
  m_axi_COST_BUS_ARLEN(4) <= \<const0>\;
  m_axi_COST_BUS_ARLEN(3 downto 0) <= \^m_axi_cost_bus_arlen\(3 downto 0);
  m_axi_COST_BUS_ARLOCK(1) <= \<const0>\;
  m_axi_COST_BUS_ARLOCK(0) <= \<const0>\;
  m_axi_COST_BUS_ARPROT(2) <= \<const0>\;
  m_axi_COST_BUS_ARPROT(1) <= \<const0>\;
  m_axi_COST_BUS_ARPROT(0) <= \<const0>\;
  m_axi_COST_BUS_ARQOS(3) <= \<const0>\;
  m_axi_COST_BUS_ARQOS(2) <= \<const0>\;
  m_axi_COST_BUS_ARQOS(1) <= \<const0>\;
  m_axi_COST_BUS_ARQOS(0) <= \<const0>\;
  m_axi_COST_BUS_ARREGION(3) <= \<const0>\;
  m_axi_COST_BUS_ARREGION(2) <= \<const0>\;
  m_axi_COST_BUS_ARREGION(1) <= \<const0>\;
  m_axi_COST_BUS_ARREGION(0) <= \<const0>\;
  m_axi_COST_BUS_ARSIZE(2) <= \<const0>\;
  m_axi_COST_BUS_ARSIZE(1) <= \<const1>\;
  m_axi_COST_BUS_ARSIZE(0) <= \<const0>\;
  m_axi_COST_BUS_ARUSER(0) <= \<const0>\;
  m_axi_COST_BUS_AWADDR(31 downto 2) <= \^m_axi_cost_bus_awaddr\(31 downto 2);
  m_axi_COST_BUS_AWADDR(1) <= \<const0>\;
  m_axi_COST_BUS_AWADDR(0) <= \<const0>\;
  m_axi_COST_BUS_AWBURST(1) <= \<const0>\;
  m_axi_COST_BUS_AWBURST(0) <= \<const1>\;
  m_axi_COST_BUS_AWCACHE(3) <= \<const0>\;
  m_axi_COST_BUS_AWCACHE(2) <= \<const0>\;
  m_axi_COST_BUS_AWCACHE(1) <= \<const1>\;
  m_axi_COST_BUS_AWCACHE(0) <= \<const1>\;
  m_axi_COST_BUS_AWID(0) <= \<const0>\;
  m_axi_COST_BUS_AWLEN(7) <= \<const0>\;
  m_axi_COST_BUS_AWLEN(6) <= \<const0>\;
  m_axi_COST_BUS_AWLEN(5) <= \<const0>\;
  m_axi_COST_BUS_AWLEN(4) <= \<const0>\;
  m_axi_COST_BUS_AWLEN(3 downto 0) <= \^m_axi_cost_bus_awlen\(3 downto 0);
  m_axi_COST_BUS_AWLOCK(1) <= \<const0>\;
  m_axi_COST_BUS_AWLOCK(0) <= \<const0>\;
  m_axi_COST_BUS_AWPROT(2) <= \<const0>\;
  m_axi_COST_BUS_AWPROT(1) <= \<const0>\;
  m_axi_COST_BUS_AWPROT(0) <= \<const0>\;
  m_axi_COST_BUS_AWQOS(3) <= \<const0>\;
  m_axi_COST_BUS_AWQOS(2) <= \<const0>\;
  m_axi_COST_BUS_AWQOS(1) <= \<const0>\;
  m_axi_COST_BUS_AWQOS(0) <= \<const0>\;
  m_axi_COST_BUS_AWREGION(3) <= \<const0>\;
  m_axi_COST_BUS_AWREGION(2) <= \<const0>\;
  m_axi_COST_BUS_AWREGION(1) <= \<const0>\;
  m_axi_COST_BUS_AWREGION(0) <= \<const0>\;
  m_axi_COST_BUS_AWSIZE(2) <= \<const0>\;
  m_axi_COST_BUS_AWSIZE(1) <= \<const1>\;
  m_axi_COST_BUS_AWSIZE(0) <= \<const0>\;
  m_axi_COST_BUS_AWUSER(0) <= \<const0>\;
  m_axi_COST_BUS_WID(0) <= \<const0>\;
  m_axi_COST_BUS_WUSER(0) <= \<const0>\;
  m_axi_IMG_BUS_ARADDR(31 downto 2) <= \^m_axi_img_bus_araddr\(31 downto 2);
  m_axi_IMG_BUS_ARADDR(1) <= \<const0>\;
  m_axi_IMG_BUS_ARADDR(0) <= \<const0>\;
  m_axi_IMG_BUS_ARBURST(1) <= \<const0>\;
  m_axi_IMG_BUS_ARBURST(0) <= \<const1>\;
  m_axi_IMG_BUS_ARCACHE(3) <= \<const0>\;
  m_axi_IMG_BUS_ARCACHE(2) <= \<const0>\;
  m_axi_IMG_BUS_ARCACHE(1) <= \<const1>\;
  m_axi_IMG_BUS_ARCACHE(0) <= \<const1>\;
  m_axi_IMG_BUS_ARID(0) <= \<const0>\;
  m_axi_IMG_BUS_ARLEN(7) <= \<const0>\;
  m_axi_IMG_BUS_ARLEN(6) <= \<const0>\;
  m_axi_IMG_BUS_ARLEN(5) <= \<const0>\;
  m_axi_IMG_BUS_ARLEN(4) <= \<const0>\;
  m_axi_IMG_BUS_ARLEN(3 downto 0) <= \^m_axi_img_bus_arlen\(3 downto 0);
  m_axi_IMG_BUS_ARLOCK(1) <= \<const0>\;
  m_axi_IMG_BUS_ARLOCK(0) <= \<const0>\;
  m_axi_IMG_BUS_ARPROT(2) <= \<const0>\;
  m_axi_IMG_BUS_ARPROT(1) <= \<const0>\;
  m_axi_IMG_BUS_ARPROT(0) <= \<const0>\;
  m_axi_IMG_BUS_ARQOS(3) <= \<const0>\;
  m_axi_IMG_BUS_ARQOS(2) <= \<const0>\;
  m_axi_IMG_BUS_ARQOS(1) <= \<const0>\;
  m_axi_IMG_BUS_ARQOS(0) <= \<const0>\;
  m_axi_IMG_BUS_ARREGION(3) <= \<const0>\;
  m_axi_IMG_BUS_ARREGION(2) <= \<const0>\;
  m_axi_IMG_BUS_ARREGION(1) <= \<const0>\;
  m_axi_IMG_BUS_ARREGION(0) <= \<const0>\;
  m_axi_IMG_BUS_ARSIZE(2) <= \<const0>\;
  m_axi_IMG_BUS_ARSIZE(1) <= \<const1>\;
  m_axi_IMG_BUS_ARSIZE(0) <= \<const0>\;
  m_axi_IMG_BUS_ARUSER(0) <= \<const0>\;
  m_axi_IMG_BUS_AWADDR(31 downto 2) <= \^m_axi_img_bus_awaddr\(31 downto 2);
  m_axi_IMG_BUS_AWADDR(1) <= \<const0>\;
  m_axi_IMG_BUS_AWADDR(0) <= \<const0>\;
  m_axi_IMG_BUS_AWBURST(1) <= \<const0>\;
  m_axi_IMG_BUS_AWBURST(0) <= \<const1>\;
  m_axi_IMG_BUS_AWCACHE(3) <= \<const0>\;
  m_axi_IMG_BUS_AWCACHE(2) <= \<const0>\;
  m_axi_IMG_BUS_AWCACHE(1) <= \<const1>\;
  m_axi_IMG_BUS_AWCACHE(0) <= \<const1>\;
  m_axi_IMG_BUS_AWID(0) <= \<const0>\;
  m_axi_IMG_BUS_AWLEN(7) <= \<const0>\;
  m_axi_IMG_BUS_AWLEN(6) <= \<const0>\;
  m_axi_IMG_BUS_AWLEN(5) <= \<const0>\;
  m_axi_IMG_BUS_AWLEN(4) <= \<const0>\;
  m_axi_IMG_BUS_AWLEN(3 downto 0) <= \^m_axi_img_bus_awlen\(3 downto 0);
  m_axi_IMG_BUS_AWLOCK(1) <= \<const0>\;
  m_axi_IMG_BUS_AWLOCK(0) <= \<const0>\;
  m_axi_IMG_BUS_AWPROT(2) <= \<const0>\;
  m_axi_IMG_BUS_AWPROT(1) <= \<const0>\;
  m_axi_IMG_BUS_AWPROT(0) <= \<const0>\;
  m_axi_IMG_BUS_AWQOS(3) <= \<const0>\;
  m_axi_IMG_BUS_AWQOS(2) <= \<const0>\;
  m_axi_IMG_BUS_AWQOS(1) <= \<const0>\;
  m_axi_IMG_BUS_AWQOS(0) <= \<const0>\;
  m_axi_IMG_BUS_AWREGION(3) <= \<const0>\;
  m_axi_IMG_BUS_AWREGION(2) <= \<const0>\;
  m_axi_IMG_BUS_AWREGION(1) <= \<const0>\;
  m_axi_IMG_BUS_AWREGION(0) <= \<const0>\;
  m_axi_IMG_BUS_AWSIZE(2) <= \<const0>\;
  m_axi_IMG_BUS_AWSIZE(1) <= \<const1>\;
  m_axi_IMG_BUS_AWSIZE(0) <= \<const0>\;
  m_axi_IMG_BUS_AWUSER(0) <= \<const0>\;
  m_axi_IMG_BUS_WID(0) <= \<const0>\;
  m_axi_IMG_BUS_WUSER(0) <= \<const0>\;
  s_axi_IMG_BUS_BRESP(1) <= \<const0>\;
  s_axi_IMG_BUS_BRESP(0) <= \<const0>\;
  s_axi_IMG_BUS_RRESP(1) <= \<const0>\;
  s_axi_IMG_BUS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IMG_BUS_addr_1_read_reg_911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(0),
      Q => IMG_BUS_addr_1_read_reg_911(0),
      R => '0'
    );
\IMG_BUS_addr_1_read_reg_911_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(1),
      Q => IMG_BUS_addr_1_read_reg_911(1),
      R => '0'
    );
\IMG_BUS_addr_1_read_reg_911_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(2),
      Q => IMG_BUS_addr_1_read_reg_911(2),
      R => '0'
    );
\IMG_BUS_addr_1_read_reg_911_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(3),
      Q => IMG_BUS_addr_1_read_reg_911(3),
      R => '0'
    );
\IMG_BUS_addr_1_read_reg_911_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(4),
      Q => IMG_BUS_addr_1_read_reg_911(4),
      R => '0'
    );
\IMG_BUS_addr_1_read_reg_911_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(5),
      Q => IMG_BUS_addr_1_read_reg_911(5),
      R => '0'
    );
\IMG_BUS_addr_1_read_reg_911_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(6),
      Q => IMG_BUS_addr_1_read_reg_911(6),
      R => '0'
    );
\IMG_BUS_addr_1_read_reg_911_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => IMG_BUS_RDATA(7),
      Q => IMG_BUS_addr_1_read_reg_911(7),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(11),
      I1 => tmp_3_cast_reg_793(11),
      O => \IMG_BUS_addr_1_reg_889[11]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(10),
      I1 => tmp_3_cast_reg_793(10),
      O => \IMG_BUS_addr_1_reg_889[11]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(9),
      I1 => tmp_3_cast_reg_793(9),
      O => \IMG_BUS_addr_1_reg_889[11]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(8),
      I1 => tmp_3_cast_reg_793(8),
      O => \IMG_BUS_addr_1_reg_889[11]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(15),
      I1 => tmp_3_cast_reg_793(15),
      O => \IMG_BUS_addr_1_reg_889[15]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(14),
      I1 => tmp_3_cast_reg_793(14),
      O => \IMG_BUS_addr_1_reg_889[15]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(13),
      I1 => tmp_3_cast_reg_793(13),
      O => \IMG_BUS_addr_1_reg_889[15]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(12),
      I1 => tmp_3_cast_reg_793(12),
      O => \IMG_BUS_addr_1_reg_889[15]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      O => \IMG_BUS_addr_1_reg_889[19]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(19),
      O => \IMG_BUS_addr_1_reg_889[19]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(18),
      O => \IMG_BUS_addr_1_reg_889[19]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(17),
      O => \IMG_BUS_addr_1_reg_889[19]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => \tmp_i_i_9_fu_575_p2__0\(16),
      O => \IMG_BUS_addr_1_reg_889[19]_i_6_n_2\
    );
\IMG_BUS_addr_1_reg_889[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(23),
      O => \IMG_BUS_addr_1_reg_889[23]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(22),
      O => \IMG_BUS_addr_1_reg_889[23]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(21),
      O => \IMG_BUS_addr_1_reg_889[23]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(20),
      O => \IMG_BUS_addr_1_reg_889[23]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(27),
      O => \IMG_BUS_addr_1_reg_889[27]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(26),
      O => \IMG_BUS_addr_1_reg_889[27]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(25),
      O => \IMG_BUS_addr_1_reg_889[27]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(24),
      O => \IMG_BUS_addr_1_reg_889[27]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(31),
      O => \IMG_BUS_addr_1_reg_889[31]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(30),
      O => \IMG_BUS_addr_1_reg_889[31]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(29),
      O => \IMG_BUS_addr_1_reg_889[31]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_793(16),
      I1 => tmp_3_cast_reg_793(28),
      O => \IMG_BUS_addr_1_reg_889[31]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(3),
      I1 => tmp_3_cast_reg_793(3),
      O => \IMG_BUS_addr_1_reg_889[3]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(2),
      I1 => tmp_3_cast_reg_793(2),
      O => \IMG_BUS_addr_1_reg_889[3]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(1),
      I1 => tmp_3_cast_reg_793(1),
      O => \IMG_BUS_addr_1_reg_889[3]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(0),
      I1 => tmp_3_cast_reg_793(0),
      O => \IMG_BUS_addr_1_reg_889[3]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(7),
      I1 => tmp_3_cast_reg_793(7),
      O => \IMG_BUS_addr_1_reg_889[7]_i_2_n_2\
    );
\IMG_BUS_addr_1_reg_889[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(6),
      I1 => tmp_3_cast_reg_793(6),
      O => \IMG_BUS_addr_1_reg_889[7]_i_3_n_2\
    );
\IMG_BUS_addr_1_reg_889[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(5),
      I1 => tmp_3_cast_reg_793(5),
      O => \IMG_BUS_addr_1_reg_889[7]_i_4_n_2\
    );
\IMG_BUS_addr_1_reg_889[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_i_i_9_fu_575_p2__0\(4),
      I1 => tmp_3_cast_reg_793(4),
      O => \IMG_BUS_addr_1_reg_889[7]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(0),
      Q => IMG_BUS_addr_1_reg_889(0),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(10),
      Q => IMG_BUS_addr_1_reg_889(10),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(11),
      Q => IMG_BUS_addr_1_reg_889(11),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_i_i_9_fu_575_p2__0\(11 downto 8),
      O(3 downto 0) => left_m_img_sum_fu_584_p2(11 downto 8),
      S(3) => \IMG_BUS_addr_1_reg_889[11]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[11]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[11]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[11]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(12),
      Q => IMG_BUS_addr_1_reg_889(12),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(13),
      Q => IMG_BUS_addr_1_reg_889(13),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(14),
      Q => IMG_BUS_addr_1_reg_889(14),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(15),
      Q => IMG_BUS_addr_1_reg_889(15),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_1_reg_889_reg[11]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_i_i_9_fu_575_p2__0\(15 downto 12),
      O(3 downto 0) => left_m_img_sum_fu_584_p2(15 downto 12),
      S(3) => \IMG_BUS_addr_1_reg_889[15]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[15]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[15]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[15]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(16),
      Q => IMG_BUS_addr_1_reg_889(16),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(17),
      Q => IMG_BUS_addr_1_reg_889(17),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(18),
      Q => IMG_BUS_addr_1_reg_889(18),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(19),
      Q => IMG_BUS_addr_1_reg_889(19),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_1_reg_889_reg[15]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_3_cast_reg_793(19 downto 17),
      DI(0) => \IMG_BUS_addr_1_reg_889[19]_i_2_n_2\,
      O(3 downto 0) => left_m_img_sum_fu_584_p2(19 downto 16),
      S(3) => \IMG_BUS_addr_1_reg_889[19]_i_3_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[19]_i_4_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[19]_i_5_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[19]_i_6_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(1),
      Q => IMG_BUS_addr_1_reg_889(1),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(20),
      Q => IMG_BUS_addr_1_reg_889(20),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(21),
      Q => IMG_BUS_addr_1_reg_889(21),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(22),
      Q => IMG_BUS_addr_1_reg_889(22),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(23),
      Q => IMG_BUS_addr_1_reg_889(23),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_1_reg_889_reg[19]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_793(23 downto 20),
      O(3 downto 0) => left_m_img_sum_fu_584_p2(23 downto 20),
      S(3) => \IMG_BUS_addr_1_reg_889[23]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[23]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[23]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[23]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(24),
      Q => IMG_BUS_addr_1_reg_889(24),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(25),
      Q => IMG_BUS_addr_1_reg_889(25),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(26),
      Q => IMG_BUS_addr_1_reg_889(26),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(27),
      Q => IMG_BUS_addr_1_reg_889(27),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_1_reg_889_reg[23]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_793(27 downto 24),
      O(3 downto 0) => left_m_img_sum_fu_584_p2(27 downto 24),
      S(3) => \IMG_BUS_addr_1_reg_889[27]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[27]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[27]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[27]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(28),
      Q => IMG_BUS_addr_1_reg_889(28),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(29),
      Q => IMG_BUS_addr_1_reg_889(29),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(2),
      Q => IMG_BUS_addr_1_reg_889(2),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(30),
      Q => IMG_BUS_addr_1_reg_889(30),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(31),
      Q => IMG_BUS_addr_1_reg_889(31),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_1_reg_889_reg[27]_i_1_n_2\,
      CO(3) => \NLW_IMG_BUS_addr_1_reg_889_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[31]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[31]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_3_cast_reg_793(30 downto 28),
      O(3 downto 0) => left_m_img_sum_fu_584_p2(31 downto 28),
      S(3) => \IMG_BUS_addr_1_reg_889[31]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[31]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[31]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[31]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(3),
      Q => IMG_BUS_addr_1_reg_889(3),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_i_i_9_fu_575_p2__0\(3 downto 0),
      O(3 downto 0) => left_m_img_sum_fu_584_p2(3 downto 0),
      S(3) => \IMG_BUS_addr_1_reg_889[3]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[3]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[3]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[3]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(4),
      Q => IMG_BUS_addr_1_reg_889(4),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(5),
      Q => IMG_BUS_addr_1_reg_889(5),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(6),
      Q => IMG_BUS_addr_1_reg_889(6),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(7),
      Q => IMG_BUS_addr_1_reg_889(7),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_1_reg_889_reg[3]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_1_reg_889_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_i_i_9_fu_575_p2__0\(7 downto 4),
      O(3 downto 0) => left_m_img_sum_fu_584_p2(7 downto 4),
      S(3) => \IMG_BUS_addr_1_reg_889[7]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_1_reg_889[7]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_1_reg_889[7]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_1_reg_889[7]_i_5_n_2\
    );
\IMG_BUS_addr_1_reg_889_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(8),
      Q => IMG_BUS_addr_1_reg_889(8),
      R => '0'
    );
\IMG_BUS_addr_1_reg_889_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => left_m_img_sum_fu_584_p2(9),
      Q => IMG_BUS_addr_1_reg_889(9),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(0),
      Q => IMG_BUS_addr_2_read_reg_916(0),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(1),
      Q => IMG_BUS_addr_2_read_reg_916(1),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(2),
      Q => IMG_BUS_addr_2_read_reg_916(2),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(3),
      Q => IMG_BUS_addr_2_read_reg_916(3),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(4),
      Q => IMG_BUS_addr_2_read_reg_916(4),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(5),
      Q => IMG_BUS_addr_2_read_reg_916(5),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(6),
      Q => IMG_BUS_addr_2_read_reg_916(6),
      R => '0'
    );
\IMG_BUS_addr_2_read_reg_916_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(16),
      D => IMG_BUS_RDATA(7),
      Q => IMG_BUS_addr_2_read_reg_916(7),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(11),
      I1 => tmp_2_cast_reg_788(11),
      O => \IMG_BUS_addr_2_reg_895[11]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(10),
      I1 => tmp_2_cast_reg_788(10),
      O => \IMG_BUS_addr_2_reg_895[11]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(9),
      I1 => tmp_2_cast_reg_788(9),
      O => \IMG_BUS_addr_2_reg_895[11]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(8),
      I1 => tmp_2_cast_reg_788(8),
      O => \IMG_BUS_addr_2_reg_895[11]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(15),
      I1 => tmp_2_cast_reg_788(15),
      O => \IMG_BUS_addr_2_reg_895[15]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(14),
      I1 => tmp_2_cast_reg_788(14),
      O => \IMG_BUS_addr_2_reg_895[15]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(13),
      I1 => tmp_2_cast_reg_788(13),
      O => \IMG_BUS_addr_2_reg_895[15]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(12),
      I1 => tmp_2_cast_reg_788(12),
      O => \IMG_BUS_addr_2_reg_895[15]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_cast_reg_788(16),
      O => \IMG_BUS_addr_2_reg_895[19]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(18),
      I1 => tmp_2_cast_reg_788(19),
      O => \IMG_BUS_addr_2_reg_895[19]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(17),
      I1 => tmp_2_cast_reg_788(18),
      O => \IMG_BUS_addr_2_reg_895[19]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(16),
      I1 => tmp_2_cast_reg_788(17),
      O => \IMG_BUS_addr_2_reg_895[19]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_788(16),
      I1 => \tmp_3_i_i_fu_599_p2__0\(16),
      O => \IMG_BUS_addr_2_reg_895[19]_i_6_n_2\
    );
\IMG_BUS_addr_2_reg_895[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(22),
      I1 => tmp_2_cast_reg_788(23),
      O => \IMG_BUS_addr_2_reg_895[23]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(21),
      I1 => tmp_2_cast_reg_788(22),
      O => \IMG_BUS_addr_2_reg_895[23]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(20),
      I1 => tmp_2_cast_reg_788(21),
      O => \IMG_BUS_addr_2_reg_895[23]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(19),
      I1 => tmp_2_cast_reg_788(20),
      O => \IMG_BUS_addr_2_reg_895[23]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(26),
      I1 => tmp_2_cast_reg_788(27),
      O => \IMG_BUS_addr_2_reg_895[27]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(25),
      I1 => tmp_2_cast_reg_788(26),
      O => \IMG_BUS_addr_2_reg_895[27]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(24),
      I1 => tmp_2_cast_reg_788(25),
      O => \IMG_BUS_addr_2_reg_895[27]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(23),
      I1 => tmp_2_cast_reg_788(24),
      O => \IMG_BUS_addr_2_reg_895[27]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(30),
      I1 => tmp_2_cast_reg_788(31),
      O => \IMG_BUS_addr_2_reg_895[31]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(29),
      I1 => tmp_2_cast_reg_788(30),
      O => \IMG_BUS_addr_2_reg_895[31]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(28),
      I1 => tmp_2_cast_reg_788(29),
      O => \IMG_BUS_addr_2_reg_895[31]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_cast_reg_788(27),
      I1 => tmp_2_cast_reg_788(28),
      O => \IMG_BUS_addr_2_reg_895[31]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(3),
      I1 => tmp_2_cast_reg_788(3),
      O => \IMG_BUS_addr_2_reg_895[3]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(2),
      I1 => tmp_2_cast_reg_788(2),
      O => \IMG_BUS_addr_2_reg_895[3]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(1),
      I1 => tmp_2_cast_reg_788(1),
      O => \IMG_BUS_addr_2_reg_895[3]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(0),
      I1 => tmp_2_cast_reg_788(0),
      O => \IMG_BUS_addr_2_reg_895[3]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(7),
      I1 => tmp_2_cast_reg_788(7),
      O => \IMG_BUS_addr_2_reg_895[7]_i_2_n_2\
    );
\IMG_BUS_addr_2_reg_895[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(6),
      I1 => tmp_2_cast_reg_788(6),
      O => \IMG_BUS_addr_2_reg_895[7]_i_3_n_2\
    );
\IMG_BUS_addr_2_reg_895[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(5),
      I1 => tmp_2_cast_reg_788(5),
      O => \IMG_BUS_addr_2_reg_895[7]_i_4_n_2\
    );
\IMG_BUS_addr_2_reg_895[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_3_i_i_fu_599_p2__0\(4),
      I1 => tmp_2_cast_reg_788(4),
      O => \IMG_BUS_addr_2_reg_895[7]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(0),
      Q => IMG_BUS_addr_2_reg_895(0),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(10),
      Q => IMG_BUS_addr_2_reg_895(10),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(11),
      Q => IMG_BUS_addr_2_reg_895(11),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_3_i_i_fu_599_p2__0\(11 downto 8),
      O(3 downto 0) => right_m_img_sum_fu_608_p2(11 downto 8),
      S(3) => \IMG_BUS_addr_2_reg_895[11]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[11]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[11]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[11]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(12),
      Q => IMG_BUS_addr_2_reg_895(12),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(13),
      Q => IMG_BUS_addr_2_reg_895(13),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(14),
      Q => IMG_BUS_addr_2_reg_895(14),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(15),
      Q => IMG_BUS_addr_2_reg_895(15),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_2_reg_895_reg[11]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_3_i_i_fu_599_p2__0\(15 downto 12),
      O(3 downto 0) => right_m_img_sum_fu_608_p2(15 downto 12),
      S(3) => \IMG_BUS_addr_2_reg_895[15]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[15]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[15]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[15]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(16),
      Q => IMG_BUS_addr_2_reg_895(16),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(17),
      Q => IMG_BUS_addr_2_reg_895(17),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(18),
      Q => IMG_BUS_addr_2_reg_895(18),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(19),
      Q => IMG_BUS_addr_2_reg_895(19),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_2_reg_895_reg[15]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_2_cast_reg_788(18 downto 16),
      DI(0) => \IMG_BUS_addr_2_reg_895[19]_i_2_n_2\,
      O(3 downto 0) => right_m_img_sum_fu_608_p2(19 downto 16),
      S(3) => \IMG_BUS_addr_2_reg_895[19]_i_3_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[19]_i_4_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[19]_i_5_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[19]_i_6_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(1),
      Q => IMG_BUS_addr_2_reg_895(1),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(20),
      Q => IMG_BUS_addr_2_reg_895(20),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(21),
      Q => IMG_BUS_addr_2_reg_895(21),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(22),
      Q => IMG_BUS_addr_2_reg_895(22),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(23),
      Q => IMG_BUS_addr_2_reg_895(23),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_2_reg_895_reg[19]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_cast_reg_788(22 downto 19),
      O(3 downto 0) => right_m_img_sum_fu_608_p2(23 downto 20),
      S(3) => \IMG_BUS_addr_2_reg_895[23]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[23]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[23]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[23]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(24),
      Q => IMG_BUS_addr_2_reg_895(24),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(25),
      Q => IMG_BUS_addr_2_reg_895(25),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(26),
      Q => IMG_BUS_addr_2_reg_895(26),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(27),
      Q => IMG_BUS_addr_2_reg_895(27),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_2_reg_895_reg[23]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_cast_reg_788(26 downto 23),
      O(3 downto 0) => right_m_img_sum_fu_608_p2(27 downto 24),
      S(3) => \IMG_BUS_addr_2_reg_895[27]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[27]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[27]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[27]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(28),
      Q => IMG_BUS_addr_2_reg_895(28),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(29),
      Q => IMG_BUS_addr_2_reg_895(29),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(2),
      Q => IMG_BUS_addr_2_reg_895(2),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(30),
      Q => IMG_BUS_addr_2_reg_895(30),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(31),
      Q => IMG_BUS_addr_2_reg_895(31),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_2_reg_895_reg[27]_i_1_n_2\,
      CO(3) => \NLW_IMG_BUS_addr_2_reg_895_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[31]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[31]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_2_cast_reg_788(29 downto 27),
      O(3 downto 0) => right_m_img_sum_fu_608_p2(31 downto 28),
      S(3) => \IMG_BUS_addr_2_reg_895[31]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[31]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[31]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[31]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(3),
      Q => IMG_BUS_addr_2_reg_895(3),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_3_i_i_fu_599_p2__0\(3 downto 0),
      O(3 downto 0) => right_m_img_sum_fu_608_p2(3 downto 0),
      S(3) => \IMG_BUS_addr_2_reg_895[3]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[3]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[3]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[3]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(4),
      Q => IMG_BUS_addr_2_reg_895(4),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(5),
      Q => IMG_BUS_addr_2_reg_895(5),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(6),
      Q => IMG_BUS_addr_2_reg_895(6),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(7),
      Q => IMG_BUS_addr_2_reg_895(7),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_2_reg_895_reg[3]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_2_reg_895_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_3_i_i_fu_599_p2__0\(7 downto 4),
      O(3 downto 0) => right_m_img_sum_fu_608_p2(7 downto 4),
      S(3) => \IMG_BUS_addr_2_reg_895[7]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_2_reg_895[7]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_2_reg_895[7]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_2_reg_895[7]_i_5_n_2\
    );
\IMG_BUS_addr_2_reg_895_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(8),
      Q => IMG_BUS_addr_2_reg_895(8),
      R => '0'
    );
\IMG_BUS_addr_2_reg_895_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => right_m_img_sum_fu_608_p2(9),
      Q => IMG_BUS_addr_2_reg_895(9),
      R => '0'
    );
\IMG_BUS_addr_read_reg_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY231_out,
      D => IMG_BUS_RDATA(0),
      Q => IMG_BUS_addr_read_reg_954(0),
      R => '0'
    );
\IMG_BUS_addr_read_reg_954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY231_out,
      D => IMG_BUS_RDATA(1),
      Q => IMG_BUS_addr_read_reg_954(1),
      R => '0'
    );
\IMG_BUS_addr_read_reg_954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY231_out,
      D => IMG_BUS_RDATA(2),
      Q => IMG_BUS_addr_read_reg_954(2),
      R => '0'
    );
\IMG_BUS_addr_read_reg_954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY231_out,
      D => IMG_BUS_RDATA(3),
      Q => IMG_BUS_addr_read_reg_954(3),
      R => '0'
    );
\IMG_BUS_addr_read_reg_954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY231_out,
      D => IMG_BUS_RDATA(4),
      Q => IMG_BUS_addr_read_reg_954(4),
      R => '0'
    );
\IMG_BUS_addr_reg_939[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(11),
      I1 => tmp_1_cast_reg_783(11),
      O => \IMG_BUS_addr_reg_939[11]_i_2_n_2\
    );
\IMG_BUS_addr_reg_939[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(10),
      I1 => tmp_1_cast_reg_783(10),
      O => \IMG_BUS_addr_reg_939[11]_i_3_n_2\
    );
\IMG_BUS_addr_reg_939[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(9),
      I1 => tmp_1_cast_reg_783(9),
      O => \IMG_BUS_addr_reg_939[11]_i_4_n_2\
    );
\IMG_BUS_addr_reg_939[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(8),
      I1 => tmp_1_cast_reg_783(8),
      O => \IMG_BUS_addr_reg_939[11]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(15),
      I1 => tmp_1_cast_reg_783(15),
      O => \IMG_BUS_addr_reg_939[15]_i_2_n_2\
    );
\IMG_BUS_addr_reg_939[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(14),
      I1 => tmp_1_cast_reg_783(14),
      O => \IMG_BUS_addr_reg_939[15]_i_3_n_2\
    );
\IMG_BUS_addr_reg_939[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(13),
      I1 => tmp_1_cast_reg_783(13),
      O => \IMG_BUS_addr_reg_939[15]_i_4_n_2\
    );
\IMG_BUS_addr_reg_939[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(12),
      I1 => tmp_1_cast_reg_783(12),
      O => \IMG_BUS_addr_reg_939[15]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => comp_d_map_IMG_BUS_s_axi_U_n_6,
      I2 => \i_assign_reg_314_reg_n_2_[3]\,
      I3 => \i_assign_reg_314_reg_n_2_[6]\,
      I4 => \i_assign_reg_314_reg_n_2_[7]\,
      I5 => \i_assign_reg_314_reg_n_2_[4]\,
      O => IMG_BUS_addr_reg_9390
    );
\IMG_BUS_addr_reg_939[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(3),
      I1 => tmp_1_cast_reg_783(3),
      O => \IMG_BUS_addr_reg_939[3]_i_2_n_2\
    );
\IMG_BUS_addr_reg_939[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(2),
      I1 => tmp_1_cast_reg_783(2),
      O => \IMG_BUS_addr_reg_939[3]_i_3_n_2\
    );
\IMG_BUS_addr_reg_939[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(1),
      I1 => tmp_1_cast_reg_783(1),
      O => \IMG_BUS_addr_reg_939[3]_i_4_n_2\
    );
\IMG_BUS_addr_reg_939[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(0),
      I1 => tmp_1_cast_reg_783(0),
      O => \IMG_BUS_addr_reg_939[3]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(7),
      I1 => tmp_1_cast_reg_783(7),
      O => \IMG_BUS_addr_reg_939[7]_i_2_n_2\
    );
\IMG_BUS_addr_reg_939[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(6),
      I1 => tmp_1_cast_reg_783(6),
      O => \IMG_BUS_addr_reg_939[7]_i_3_n_2\
    );
\IMG_BUS_addr_reg_939[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(5),
      I1 => tmp_1_cast_reg_783(5),
      O => \IMG_BUS_addr_reg_939[7]_i_4_n_2\
    );
\IMG_BUS_addr_reg_939[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_325(4),
      I1 => tmp_1_cast_reg_783(4),
      O => \IMG_BUS_addr_reg_939[7]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(0),
      Q => IMG_BUS_addr_reg_939(0),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(10),
      Q => IMG_BUS_addr_reg_939(10),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(11),
      Q => IMG_BUS_addr_reg_939(11),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_reg_939_reg[7]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_reg_939_reg[11]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_reg_939_reg[11]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[11]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_325(11 downto 8),
      O(3 downto 0) => tmp_4_fu_750_p2(11 downto 8),
      S(3) => \IMG_BUS_addr_reg_939[11]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_reg_939[11]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_reg_939[11]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_reg_939[11]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(12),
      Q => IMG_BUS_addr_reg_939(12),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(13),
      Q => IMG_BUS_addr_reg_939(13),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(14),
      Q => IMG_BUS_addr_reg_939(14),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(15),
      Q => IMG_BUS_addr_reg_939(15),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_reg_939_reg[11]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_reg_939_reg[15]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_reg_939_reg[15]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[15]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_325(15 downto 12),
      O(3 downto 0) => tmp_4_fu_750_p2(15 downto 12),
      S(3) => \IMG_BUS_addr_reg_939[15]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_reg_939[15]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_reg_939[15]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_reg_939[15]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(16),
      Q => IMG_BUS_addr_reg_939(16),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(17),
      Q => IMG_BUS_addr_reg_939(17),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(18),
      Q => IMG_BUS_addr_reg_939(18),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(19),
      Q => IMG_BUS_addr_reg_939(19),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_reg_939_reg[15]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_reg_939_reg[19]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_reg_939_reg[19]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[19]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_4_fu_750_p2(19 downto 16),
      S(3 downto 0) => tmp_1_cast_reg_783(19 downto 16)
    );
\IMG_BUS_addr_reg_939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(1),
      Q => IMG_BUS_addr_reg_939(1),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(20),
      Q => IMG_BUS_addr_reg_939(20),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(21),
      Q => IMG_BUS_addr_reg_939(21),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(22),
      Q => IMG_BUS_addr_reg_939(22),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(23),
      Q => IMG_BUS_addr_reg_939(23),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_reg_939_reg[19]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_reg_939_reg[23]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_reg_939_reg[23]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[23]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_4_fu_750_p2(23 downto 20),
      S(3 downto 0) => tmp_1_cast_reg_783(23 downto 20)
    );
\IMG_BUS_addr_reg_939_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(24),
      Q => IMG_BUS_addr_reg_939(24),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(25),
      Q => IMG_BUS_addr_reg_939(25),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(26),
      Q => IMG_BUS_addr_reg_939(26),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(27),
      Q => IMG_BUS_addr_reg_939(27),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_reg_939_reg[23]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_reg_939_reg[27]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_reg_939_reg[27]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[27]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_4_fu_750_p2(27 downto 24),
      S(3 downto 0) => tmp_1_cast_reg_783(27 downto 24)
    );
\IMG_BUS_addr_reg_939_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(28),
      Q => IMG_BUS_addr_reg_939(28),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(29),
      Q => IMG_BUS_addr_reg_939(29),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(2),
      Q => IMG_BUS_addr_reg_939(2),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(30),
      Q => IMG_BUS_addr_reg_939(30),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(31),
      Q => IMG_BUS_addr_reg_939(31),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_reg_939_reg[27]_i_1_n_2\,
      CO(3) => \NLW_IMG_BUS_addr_reg_939_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \IMG_BUS_addr_reg_939_reg[31]_i_2_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[31]_i_2_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_4_fu_750_p2(31 downto 28),
      S(3 downto 0) => tmp_1_cast_reg_783(31 downto 28)
    );
\IMG_BUS_addr_reg_939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(3),
      Q => IMG_BUS_addr_reg_939(3),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \IMG_BUS_addr_reg_939_reg[3]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_reg_939_reg[3]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[3]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_325(3 downto 0),
      O(3 downto 0) => tmp_4_fu_750_p2(3 downto 0),
      S(3) => \IMG_BUS_addr_reg_939[3]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_reg_939[3]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_reg_939[3]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_reg_939[3]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(4),
      Q => IMG_BUS_addr_reg_939(4),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(5),
      Q => IMG_BUS_addr_reg_939(5),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(6),
      Q => IMG_BUS_addr_reg_939(6),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(7),
      Q => IMG_BUS_addr_reg_939(7),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \IMG_BUS_addr_reg_939_reg[3]_i_1_n_2\,
      CO(3) => \IMG_BUS_addr_reg_939_reg[7]_i_1_n_2\,
      CO(2) => \IMG_BUS_addr_reg_939_reg[7]_i_1_n_3\,
      CO(1) => \IMG_BUS_addr_reg_939_reg[7]_i_1_n_4\,
      CO(0) => \IMG_BUS_addr_reg_939_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_325(7 downto 4),
      O(3 downto 0) => tmp_4_fu_750_p2(7 downto 4),
      S(3) => \IMG_BUS_addr_reg_939[7]_i_2_n_2\,
      S(2) => \IMG_BUS_addr_reg_939[7]_i_3_n_2\,
      S(1) => \IMG_BUS_addr_reg_939[7]_i_4_n_2\,
      S(0) => \IMG_BUS_addr_reg_939[7]_i_5_n_2\
    );
\IMG_BUS_addr_reg_939_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(8),
      Q => IMG_BUS_addr_reg_939(8),
      R => '0'
    );
\IMG_BUS_addr_reg_939_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_reg_9390,
      D => tmp_4_fu_750_p2(9),
      Q => IMG_BUS_addr_reg_939(9),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => cj_reg_255(3),
      I2 => cj_reg_255(2),
      I3 => cj_reg_255(4),
      I4 => cj_reg_255(1),
      I5 => cj_reg_255(0),
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[30]\,
      I1 => comp_d_map_IMG_BUS_m_axi_U_n_93,
      O => ap_NS_fsm(32)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \di_i_i_reg_279_reg_n_2_[0]\,
      I2 => \di_i_i_reg_279_reg_n_2_[1]\,
      I3 => \di_i_i_reg_279_reg_n_2_[2]\,
      O => \ap_CS_fsm[5]_i_2_n_2\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \di_i_i_reg_279_reg_n_2_[2]\,
      I2 => \di_i_i_reg_279_reg_n_2_[1]\,
      I3 => \di_i_i_reg_279_reg_n_2_[0]\,
      I4 => ap_CS_fsm_state6,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ARESET
    );
\ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(9),
      Q => \ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1_n_2\
    );
\ap_CS_fsm_reg[12]_ap_CS_fsm_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[11]_srl3___ap_CS_fsm_reg_r_1_n_2\,
      Q => \ap_CS_fsm_reg[12]_ap_CS_fsm_reg_r_2_n_2\,
      R => '0'
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_gate__0_n_2\,
      Q => \ap_CS_fsm_reg_n_2_[13]\,
      R => ARESET
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => \ap_CS_fsm_reg_n_2_[14]\,
      R => ARESET
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => \ap_CS_fsm_reg_n_2_[15]\,
      R => ARESET
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ARESET
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => \ap_CS_fsm_reg_n_2_[17]\,
      R => ARESET
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[17]\,
      Q => \ap_CS_fsm_reg_n_2_[18]\,
      R => ARESET
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[18]\,
      Q => \ap_CS_fsm_reg_n_2_[19]\,
      R => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ARESET
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => \ap_CS_fsm_reg_n_2_[20]\,
      R => ARESET
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ARESET
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ARESET
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state24,
      R => ARESET
    );
\ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(24),
      Q => \ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1_n_2\
    );
\ap_CS_fsm_reg[27]_ap_CS_fsm_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[26]_srl3___ap_CS_fsm_reg_r_1_n_2\,
      Q => \ap_CS_fsm_reg[27]_ap_CS_fsm_reg_r_2_n_2\,
      R => '0'
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_gate_n_2,
      Q => \ap_CS_fsm_reg_n_2_[28]\,
      R => ARESET
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ARESET
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => \ap_CS_fsm_reg_n_2_[30]\,
      R => ARESET
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => ap_CS_fsm_state32,
      R => ARESET
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => \ap_CS_fsm_reg_n_2_[32]\,
      R => ARESET
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[32]\,
      Q => \ap_CS_fsm_reg_n_2_[33]\,
      R => ARESET
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[33]\,
      Q => \ap_CS_fsm_reg_n_2_[34]\,
      R => ARESET
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => \ap_CS_fsm_reg_n_2_[35]\,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ARESET
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ARESET
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ARESET
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ARESET
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ARESET
    );
ap_CS_fsm_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]_ap_CS_fsm_reg_r_2_n_2\,
      I1 => ap_CS_fsm_reg_r_2_n_2,
      O => ap_CS_fsm_reg_gate_n_2
    );
\ap_CS_fsm_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[12]_ap_CS_fsm_reg_r_2_n_2\,
      I1 => ap_CS_fsm_reg_r_2_n_2,
      O => \ap_CS_fsm_reg_gate__0_n_2\
    );
ap_CS_fsm_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => ap_CS_fsm_reg_r_n_2,
      R => ARESET
    );
ap_CS_fsm_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_n_2,
      Q => ap_CS_fsm_reg_r_0_n_2,
      R => ARESET
    );
ap_CS_fsm_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_0_n_2,
      Q => ap_CS_fsm_reg_r_1_n_2,
      R => ARESET
    );
ap_CS_fsm_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_1_n_2,
      Q => ap_CS_fsm_reg_r_2_n_2,
      R => ARESET
    );
ap_reg_ioackin_COST_BUS_WREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_COST_BUS_WREADY,
      I2 => \ap_CS_fsm[5]_i_2_n_2\,
      O => ap_reg_ioackin_COST_BUS_WREADY_i_1_n_2
    );
ap_reg_ioackin_COST_BUS_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_COST_BUS_WREADY_i_1_n_2,
      Q => ap_reg_ioackin_COST_BUS_WREADY,
      R => '0'
    );
ap_reg_ioackin_IMG_BUS_ARREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => ap_reg_ioackin_IMG_BUS_ARREADY_reg_n_2,
      I4 => ap_rst_n,
      O => ap_reg_ioackin_IMG_BUS_ARREADY_i_1_n_2
    );
ap_reg_ioackin_IMG_BUS_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_IMG_BUS_ARREADY_i_1_n_2,
      Q => ap_reg_ioackin_IMG_BUS_ARREADY_reg_n_2,
      R => '0'
    );
\cj_reg_255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm124_out,
      D => d_reg_839(0),
      Q => cj_reg_255(0),
      R => ap_NS_fsm125_out
    );
\cj_reg_255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm124_out,
      D => d_reg_839(1),
      Q => cj_reg_255(1),
      R => ap_NS_fsm125_out
    );
\cj_reg_255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm124_out,
      D => d_reg_839(2),
      Q => cj_reg_255(2),
      R => ap_NS_fsm125_out
    );
\cj_reg_255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm124_out,
      D => d_reg_839(3),
      Q => cj_reg_255(3),
      R => ap_NS_fsm125_out
    );
\cj_reg_255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm124_out,
      D => d_reg_839(4),
      Q => cj_reg_255(4),
      R => ap_NS_fsm125_out
    );
\cli_reg_857_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => A(8),
      Q => cli_reg_857(8),
      R => '0'
    );
comp_d_map_COST_BUS_m_axi_U: entity work.bd_0_hls_inst_0_comp_d_map_COST_BUS_m_axi
     port map (
      ARESET => ARESET,
      ARLEN(3 downto 0) => \^m_axi_cost_bus_arlen\(3 downto 0),
      AWLEN(3 downto 0) => \^m_axi_cost_bus_awlen\(3 downto 0),
      COST_BUS_ARREADY => COST_BUS_ARREADY,
      COST_BUS_RREADY => COST_BUS_RREADY,
      D(4) => ap_NS_fsm(20),
      D(3 downto 0) => ap_NS_fsm(5 downto 2),
      E(0) => tmp_4_i9_reg_8251,
      \FSM_sequential_state_reg[0]\(0) => m_axi_cost_in_m_img_ARVALID,
      IMG_BUS_AWID2 => IMG_BUS_AWID2,
      I_RDATA(31 downto 0) => COST_BUS_RDATA(31 downto 0),
      I_RVALID => COST_BUS_RVALID,
      Q(5) => ap_CS_fsm_state22,
      Q(4) => \ap_CS_fsm_reg_n_2_[20]\,
      Q(3) => \ap_CS_fsm_reg_n_2_[19]\,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      RREADY => m_axi_COST_BUS_RREADY,
      SR(0) => ap_NS_fsm125_out,
      \ap_CS_fsm_reg[21]\ => comp_d_map_COST_BUS_m_axi_U_n_11,
      \ap_CS_fsm_reg[21]_0\(7) => \ni_reg_220_reg_n_2_[7]\,
      \ap_CS_fsm_reg[21]_0\(6) => \ni_reg_220_reg_n_2_[6]\,
      \ap_CS_fsm_reg[21]_0\(5) => \ni_reg_220_reg_n_2_[5]\,
      \ap_CS_fsm_reg[21]_0\(4) => \ni_reg_220_reg_n_2_[4]\,
      \ap_CS_fsm_reg[21]_0\(3) => \ni_reg_220_reg_n_2_[3]\,
      \ap_CS_fsm_reg[21]_0\(2) => \ni_reg_220_reg_n_2_[2]\,
      \ap_CS_fsm_reg[21]_0\(1) => \ni_reg_220_reg_n_2_[1]\,
      \ap_CS_fsm_reg[21]_0\(0) => \ni_reg_220_reg_n_2_[0]\,
      \ap_CS_fsm_reg[2]\(0) => ap_NS_fsm127_out,
      \ap_CS_fsm_reg[5]\(0) => p_1_in,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm[5]_i_2_n_2\,
      \ap_CS_fsm_reg[5]_1\(0) => ap_NS_fsm120_out,
      ap_clk => ap_clk,
      ap_reg_ioackin_COST_BUS_WREADY => ap_reg_ioackin_COST_BUS_WREADY,
      ap_rst_n => ap_rst_n,
      \bus_equal_gen.WVALID_Dummy_reg\ => m_axi_COST_BUS_WVALID,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_COST_BUS_ARVALID,
      \data_p2_reg[29]\(20 downto 0) => tmp_4_i9_reg_825(21 downto 1),
      \data_p2_reg[29]_0\(0) => \bus_read/rs_rreq/load_p2\,
      \data_p2_reg[29]_1\(20) => grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARADDR(29),
      \data_p2_reg[29]_1\(19 downto 0) => grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARADDR(20 downto 1),
      \di_i_i_reg_279_reg[2]\(0) => ap_NS_fsm124_out,
      empty_n_tmp_reg(0) => I_BREADY,
      full_n_tmp_reg => m_axi_COST_BUS_BREADY,
      m_axi_COST_BUS_ARADDR(29 downto 0) => \^m_axi_cost_bus_araddr\(31 downto 2),
      m_axi_COST_BUS_ARREADY => m_axi_COST_BUS_ARREADY,
      m_axi_COST_BUS_AWADDR(29 downto 0) => \^m_axi_cost_bus_awaddr\(31 downto 2),
      m_axi_COST_BUS_AWREADY => m_axi_COST_BUS_AWREADY,
      m_axi_COST_BUS_AWVALID => m_axi_COST_BUS_AWVALID,
      m_axi_COST_BUS_BVALID => m_axi_COST_BUS_BVALID,
      m_axi_COST_BUS_RRESP(1 downto 0) => m_axi_COST_BUS_RRESP(1 downto 0),
      m_axi_COST_BUS_RVALID => m_axi_COST_BUS_RVALID,
      m_axi_COST_BUS_WDATA(31 downto 0) => m_axi_COST_BUS_WDATA(31 downto 0),
      m_axi_COST_BUS_WLAST => m_axi_COST_BUS_WLAST,
      m_axi_COST_BUS_WREADY => m_axi_COST_BUS_WREADY,
      m_axi_COST_BUS_WSTRB(3 downto 0) => m_axi_COST_BUS_WSTRB(3 downto 0),
      mem_reg(32) => m_axi_COST_BUS_RLAST,
      mem_reg(31 downto 0) => m_axi_COST_BUS_RDATA(31 downto 0),
      \ni_reg_220_reg[5]\ => comp_d_map_COST_BUS_m_axi_U_n_13,
      \q_tmp_reg[0]\(2) => \di_i_i_reg_279_reg_n_2_[2]\,
      \q_tmp_reg[0]\(1) => \di_i_i_reg_279_reg_n_2_[1]\,
      \q_tmp_reg[0]\(0) => \di_i_i_reg_279_reg_n_2_[0]\,
      \q_tmp_reg[31]\(31 downto 0) => sum_i_i_reg_266(31 downto 0)
    );
comp_d_map_IMG_BUS_m_axi_U: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_m_axi
     port map (
      ARESET => ARESET,
      D(4 downto 0) => I_WDATA(4 downto 0),
      E(0) => IMG_BUS_addr_1_reg_8890,
      IMG_BUS_AWREADY => IMG_BUS_AWREADY,
      IMG_BUS_BVALID => IMG_BUS_BVALID,
      IMG_BUS_WREADY => IMG_BUS_WREADY,
      \IMG_BUS_addr_read_reg_954_reg[0]\(7 downto 0) => j_assign_reg_336(7 downto 0),
      Q(3 downto 0) => \^m_axi_img_bus_awlen\(3 downto 0),
      SR(0) => ap_NS_fsm115_out,
      WEA(0) => grp_comp_disps_fu_347_n_45,
      \ap_CS_fsm_reg[14]\(0) => I_RREADY1,
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg_n_2_[13]\,
      \ap_CS_fsm_reg[23]\(0) => IMG_BUS_addr_reg_9390,
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg_n_2_[28]\,
      \ap_CS_fsm_reg[30]\(0) => j_reg_9490,
      ap_NS_fsm(11) => ap_NS_fsm(35),
      ap_NS_fsm(10 downto 8) => ap_NS_fsm(31 downto 29),
      ap_NS_fsm(7 downto 6) => ap_NS_fsm(24 downto 23),
      ap_NS_fsm(5 downto 3) => ap_NS_fsm(16 downto 14),
      ap_NS_fsm(2 downto 0) => ap_NS_fsm(9 downto 7),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.WVALID_Dummy_reg\ => m_axi_IMG_BUS_WVALID,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_IMG_BUS_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_img_bus_arlen\(3 downto 0),
      \data_p1_reg[15]\(15 downto 0) => m_axi_disp_out_m_img_AWADDR(15 downto 0),
      \data_p1_reg[7]\(7 downto 0) => IMG_BUS_RDATA(7 downto 0),
      \data_p2_reg[0]\ => ap_reg_ioackin_IMG_BUS_ARREADY_reg_n_2,
      \data_p2_reg[15]\(15 downto 0) => I_AWADDR(15 downto 0),
      \data_p2_reg[31]\(31 downto 0) => IMG_BUS_addr_reg_939(31 downto 0),
      \data_p2_reg[31]_0\(31 downto 0) => IMG_BUS_addr_2_reg_895(31 downto 0),
      \data_p2_reg[31]_1\(31 downto 0) => IMG_BUS_addr_1_reg_889(31 downto 0),
      empty_n_tmp_reg(0) => IMG_BUS_BREADY1,
      empty_n_tmp_reg_0(9) => \ap_CS_fsm_reg_n_2_[35]\,
      empty_n_tmp_reg_0(8) => \ap_CS_fsm_reg_n_2_[34]\,
      empty_n_tmp_reg_0(7) => ap_CS_fsm_state32,
      empty_n_tmp_reg_0(6) => \ap_CS_fsm_reg_n_2_[30]\,
      empty_n_tmp_reg_0(5) => ap_CS_fsm_state30,
      empty_n_tmp_reg_0(4) => ap_CS_fsm_state24,
      empty_n_tmp_reg_0(3) => \ap_CS_fsm_reg_n_2_[15]\,
      empty_n_tmp_reg_0(2) => \ap_CS_fsm_reg_n_2_[14]\,
      empty_n_tmp_reg_0(1) => ap_CS_fsm_state9,
      empty_n_tmp_reg_0(0) => ap_CS_fsm_state8,
      empty_n_tmp_reg_1 => comp_d_map_COST_BUS_m_axi_U_n_11,
      empty_n_tmp_reg_2(0) => ap_CS_fsm_state16,
      full_n_reg => m_axi_IMG_BUS_RREADY,
      full_n_reg_0(0) => ap_NS_fsm1,
      full_n_tmp_reg => m_axi_IMG_BUS_BREADY,
      \j_assign_reg_336_reg[1]\ => comp_d_map_IMG_BUS_m_axi_U_n_93,
      load_p2 => \bus_write/rs_wreq/load_p2\,
      m_axi_IMG_BUS_ARADDR(29 downto 0) => \^m_axi_img_bus_araddr\(31 downto 2),
      m_axi_IMG_BUS_ARREADY => m_axi_IMG_BUS_ARREADY,
      m_axi_IMG_BUS_AWADDR(29 downto 0) => \^m_axi_img_bus_awaddr\(31 downto 2),
      m_axi_IMG_BUS_AWREADY => m_axi_IMG_BUS_AWREADY,
      m_axi_IMG_BUS_AWVALID => m_axi_IMG_BUS_AWVALID,
      m_axi_IMG_BUS_BVALID => m_axi_IMG_BUS_BVALID,
      m_axi_IMG_BUS_RRESP(1 downto 0) => m_axi_IMG_BUS_RRESP(1 downto 0),
      m_axi_IMG_BUS_RVALID => m_axi_IMG_BUS_RVALID,
      m_axi_IMG_BUS_WDATA(31 downto 0) => m_axi_IMG_BUS_WDATA(31 downto 0),
      m_axi_IMG_BUS_WLAST => m_axi_IMG_BUS_WLAST,
      m_axi_IMG_BUS_WREADY => m_axi_IMG_BUS_WREADY,
      m_axi_IMG_BUS_WSTRB(3 downto 0) => m_axi_IMG_BUS_WSTRB(3 downto 0),
      mem_reg(32) => m_axi_IMG_BUS_RLAST,
      mem_reg(31 downto 0) => m_axi_IMG_BUS_RDATA(31 downto 0),
      mem_reg_0(2 downto 0) => IMG_BUS_addr_read_reg_954(4 downto 2),
      push => \bus_write/buff_wdata/push\,
      s_ready_t_reg => grp_comp_disps_fu_347_n_3,
      \state_reg[0]\(0) => I_RREADY231_out
    );
comp_d_map_IMG_BUS_s_axi_U: entity work.bd_0_hls_inst_0_comp_d_map_IMG_BUS_s_axi
     port map (
      ARESET => ARESET,
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => ap_NS_fsm126_out,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_IMG_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_IMG_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_IMG_BUS_WREADY,
      Q(1) => ap_CS_fsm_state23,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      SR(0) => ni_reg_220,
      ap_clk => ap_clk,
      disp_out(31 downto 0) => disp_out(31 downto 0),
      \i_assign_reg_314_reg[5]\ => comp_d_map_IMG_BUS_s_axi_U_n_6,
      img_left(31 downto 0) => img_left(31 downto 0),
      img_right(31 downto 0) => img_right(31 downto 0),
      int_ap_ready_reg_0(7) => \i_assign_reg_314_reg_n_2_[7]\,
      int_ap_ready_reg_0(6) => \i_assign_reg_314_reg_n_2_[6]\,
      int_ap_ready_reg_0(5) => \i_assign_reg_314_reg_n_2_[5]\,
      int_ap_ready_reg_0(4) => \i_assign_reg_314_reg_n_2_[4]\,
      int_ap_ready_reg_0(3) => \i_assign_reg_314_reg_n_2_[3]\,
      int_ap_ready_reg_0(2) => \i_assign_reg_314_reg_n_2_[2]\,
      int_ap_ready_reg_0(1) => \i_assign_reg_314_reg_n_2_[1]\,
      int_ap_ready_reg_0(0) => \i_assign_reg_314_reg_n_2_[0]\,
      int_ap_start_reg_0(0) => ap_NS_fsm128_out,
      interrupt => interrupt,
      s_axi_IMG_BUS_ARADDR(5 downto 0) => s_axi_IMG_BUS_ARADDR(5 downto 0),
      s_axi_IMG_BUS_ARVALID => s_axi_IMG_BUS_ARVALID,
      s_axi_IMG_BUS_AWADDR(5 downto 0) => s_axi_IMG_BUS_AWADDR(5 downto 0),
      s_axi_IMG_BUS_AWVALID => s_axi_IMG_BUS_AWVALID,
      s_axi_IMG_BUS_BREADY => s_axi_IMG_BUS_BREADY,
      s_axi_IMG_BUS_BVALID => s_axi_IMG_BUS_BVALID,
      s_axi_IMG_BUS_RDATA(31 downto 0) => s_axi_IMG_BUS_RDATA(31 downto 0),
      s_axi_IMG_BUS_RREADY => s_axi_IMG_BUS_RREADY,
      s_axi_IMG_BUS_RVALID => s_axi_IMG_BUS_RVALID,
      s_axi_IMG_BUS_WDATA(31 downto 0) => s_axi_IMG_BUS_WDATA(31 downto 0),
      s_axi_IMG_BUS_WSTRB(3 downto 0) => s_axi_IMG_BUS_WSTRB(3 downto 0),
      s_axi_IMG_BUS_WVALID => s_axi_IMG_BUS_WVALID
    );
\crj_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(0),
      Q => crj_reg_877(0),
      R => '0'
    );
\crj_reg_877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(1),
      Q => crj_reg_877(1),
      R => '0'
    );
\crj_reg_877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(2),
      Q => crj_reg_877(2),
      R => '0'
    );
\crj_reg_877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(3),
      Q => crj_reg_877(3),
      R => '0'
    );
\crj_reg_877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(4),
      Q => crj_reg_877(4),
      R => '0'
    );
\crj_reg_877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(5),
      Q => crj_reg_877(5),
      R => '0'
    );
\crj_reg_877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(6),
      Q => crj_reg_877(6),
      R => '0'
    );
\crj_reg_877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(7),
      Q => crj_reg_877(7),
      R => '0'
    );
\crj_reg_877_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => C(8),
      Q => crj_reg_877(8),
      R => '0'
    );
\d_reg_839[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cj_reg_255(0),
      O => d_fu_465_p2(0)
    );
\d_reg_839[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cj_reg_255(0),
      I1 => cj_reg_255(1),
      O => d_fu_465_p2(1)
    );
\d_reg_839[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cj_reg_255(2),
      I1 => cj_reg_255(1),
      I2 => cj_reg_255(0),
      O => d_fu_465_p2(2)
    );
\d_reg_839[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cj_reg_255(3),
      I1 => cj_reg_255(2),
      I2 => cj_reg_255(0),
      I3 => cj_reg_255(1),
      O => d_fu_465_p2(3)
    );
\d_reg_839[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cj_reg_255(4),
      I1 => cj_reg_255(2),
      I2 => cj_reg_255(3),
      I3 => cj_reg_255(0),
      I4 => cj_reg_255(1),
      O => d_fu_465_p2(4)
    );
\d_reg_839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => d_fu_465_p2(0),
      Q => d_reg_839(0),
      R => '0'
    );
\d_reg_839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => d_fu_465_p2(1),
      Q => d_reg_839(1),
      R => '0'
    );
\d_reg_839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => d_fu_465_p2(2),
      Q => d_reg_839(2),
      R => '0'
    );
\d_reg_839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => d_fu_465_p2(3),
      Q => d_reg_839(3),
      R => '0'
    );
\d_reg_839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => d_fu_465_p2(4),
      Q => d_reg_839(4),
      R => '0'
    );
\di_i_i_reg_279[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \di_i_i_reg_279_reg_n_2_[0]\,
      O => di_fu_629_p2(0)
    );
\di_i_i_reg_279[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \di_i_i_reg_279_reg_n_2_[0]\,
      I1 => \di_i_i_reg_279_reg_n_2_[1]\,
      O => di_fu_629_p2(1)
    );
\di_i_i_reg_279[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => dj_i_i_reg_303(2),
      I2 => dj_i_i_reg_303(1),
      I3 => dj_i_i_reg_303(0),
      I4 => ap_CS_fsm_state7,
      O => di_i_i_reg_279
    );
\di_i_i_reg_279[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => dj_i_i_reg_303(0),
      I2 => dj_i_i_reg_303(1),
      I3 => dj_i_i_reg_303(2),
      O => ap_NS_fsm120_out
    );
\di_i_i_reg_279[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \di_i_i_reg_279_reg_n_2_[2]\,
      I1 => \di_i_i_reg_279_reg_n_2_[1]\,
      I2 => \di_i_i_reg_279_reg_n_2_[0]\,
      O => \di_i_i_reg_279[2]_i_3_n_2\
    );
\di_i_i_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => di_fu_629_p2(0),
      Q => \di_i_i_reg_279_reg_n_2_[0]\,
      R => di_i_i_reg_279
    );
\di_i_i_reg_279_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => di_fu_629_p2(1),
      Q => \di_i_i_reg_279_reg_n_2_[1]\,
      S => di_i_i_reg_279
    );
\di_i_i_reg_279_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => \di_i_i_reg_279[2]_i_3_n_2\,
      Q => \di_i_i_reg_279_reg_n_2_[2]\,
      S => di_i_i_reg_279
    );
\dj_i_i_reg_303[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => dj_i_i_reg_303(0),
      I1 => ap_CS_fsm_state17,
      I2 => dj_reg_901(0),
      I3 => ap_NS_fsm122_out,
      O => \dj_i_i_reg_303[0]_i_1_n_2\
    );
\dj_i_i_reg_303[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => dj_i_i_reg_303(1),
      I1 => ap_CS_fsm_state17,
      I2 => dj_reg_901(1),
      I3 => ap_NS_fsm122_out,
      O => \dj_i_i_reg_303[1]_i_1_n_2\
    );
\dj_i_i_reg_303[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      I1 => ap_CS_fsm_state17,
      I2 => dj_reg_901(2),
      I3 => ap_NS_fsm122_out,
      O => \dj_i_i_reg_303[2]_i_1_n_2\
    );
\dj_i_i_reg_303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dj_i_i_reg_303[0]_i_1_n_2\,
      Q => dj_i_i_reg_303(0),
      R => '0'
    );
\dj_i_i_reg_303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dj_i_i_reg_303[1]_i_1_n_2\,
      Q => dj_i_i_reg_303(1),
      R => '0'
    );
\dj_i_i_reg_303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dj_i_i_reg_303[2]_i_1_n_2\,
      Q => dj_i_i_reg_303(2),
      R => '0'
    );
\dj_reg_901[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dj_i_i_reg_303(0),
      O => dj_fu_623_p2(0)
    );
\dj_reg_901[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dj_i_i_reg_303(0),
      I1 => dj_i_i_reg_303(1),
      O => dj_fu_623_p2(1)
    );
\dj_reg_901[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => dj_i_i_reg_303(0),
      I2 => dj_i_i_reg_303(1),
      I3 => dj_i_i_reg_303(2),
      O => IMG_BUS_addr_1_reg_8890
    );
\dj_reg_901[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      I1 => dj_i_i_reg_303(1),
      I2 => dj_i_i_reg_303(0),
      O => dj_fu_623_p2(2)
    );
\dj_reg_901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => dj_fu_623_p2(0),
      Q => dj_reg_901(0),
      R => '0'
    );
\dj_reg_901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => dj_fu_623_p2(1),
      Q => dj_reg_901(1),
      R => '0'
    );
\dj_reg_901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => dj_fu_623_p2(2),
      Q => dj_reg_901(2),
      R => '0'
    );
grp_comp_disps_fu_347: entity work.bd_0_hls_inst_0_comp_disps
     port map (
      ARESET => ARESET,
      COST_BUS_ARREADY => COST_BUS_ARREADY,
      COST_BUS_RREADY => COST_BUS_RREADY,
      D(1 downto 0) => ap_NS_fsm(22 downto 21),
      IMG_BUS_AWID2 => IMG_BUS_AWID2,
      IMG_BUS_AWREADY => IMG_BUS_AWREADY,
      IMG_BUS_BVALID => IMG_BUS_BVALID,
      IMG_BUS_WREADY => IMG_BUS_WREADY,
      \IMG_BUS_addr_read_reg_954_reg[1]\(4 downto 0) => I_WDATA(4 downto 0),
      \IMG_BUS_addr_reg_939_reg[15]\(15 downto 0) => I_AWADDR(15 downto 0),
      I_RVALID => COST_BUS_RVALID,
      Q(3) => \ap_CS_fsm_reg_n_2_[35]\,
      Q(2) => ap_CS_fsm_state32,
      Q(1) => ap_CS_fsm_state30,
      Q(0) => ap_CS_fsm_state22,
      SR(0) => i_assign_reg_314,
      WEA(0) => grp_comp_disps_fu_347_n_45,
      \ap_CS_fsm_reg[15]_0\(1) => ap_CS_fsm_state16,
      \ap_CS_fsm_reg[15]_0\(0) => m_axi_cost_in_m_img_ARVALID,
      \ap_CS_fsm_reg[29]\ => grp_comp_disps_fu_347_n_3,
      \ap_CS_fsm_reg[3]_0\(0) => \bus_read/rs_rreq/load_p2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p2_reg[15]\(15 downto 0) => IMG_BUS_addr_reg_939(15 downto 0),
      grp_comp_disps_fu_347_ap_start_reg_reg => grp_comp_disps_fu_347_n_46,
      load_p2 => \bus_write/rs_wreq/load_p2\,
      m_axi_cost_in_m_img_ARADDR(20) => grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARADDR(29),
      m_axi_cost_in_m_img_ARADDR(19 downto 0) => grp_comp_disps_fu_347_m_axi_cost_in_m_img_ARADDR(20 downto 1),
      m_axi_cost_in_m_img_RDATA(31 downto 0) => COST_BUS_RDATA(31 downto 0),
      m_axi_disp_out_m_img_AWADDR(15 downto 0) => m_axi_disp_out_m_img_AWADDR(15 downto 0),
      \phi_mul_reg_115_reg[0]_0\ => grp_comp_disps_fu_347_ap_start_reg_reg_n_2,
      push => \bus_write/buff_wdata/push\,
      \q_tmp_reg[4]\(1 downto 0) => IMG_BUS_addr_read_reg_954(1 downto 0),
      \waddr_reg[7]\ => comp_d_map_COST_BUS_m_axi_U_n_11
    );
grp_comp_disps_fu_347_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_comp_disps_fu_347_n_46,
      Q => grp_comp_disps_fu_347_ap_start_reg_reg_n_2,
      R => ARESET
    );
\i_1_reg_806[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[0]\,
      O => i_1_fu_379_p2(0)
    );
\i_1_reg_806[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[0]\,
      I1 => \ni_reg_220_reg_n_2_[1]\,
      O => i_1_fu_379_p2(1)
    );
\i_1_reg_806[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[2]\,
      I1 => \ni_reg_220_reg_n_2_[0]\,
      I2 => \ni_reg_220_reg_n_2_[1]\,
      O => i_1_fu_379_p2(2)
    );
\i_1_reg_806[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[3]\,
      I1 => \ni_reg_220_reg_n_2_[1]\,
      I2 => \ni_reg_220_reg_n_2_[0]\,
      I3 => \ni_reg_220_reg_n_2_[2]\,
      O => i_1_fu_379_p2(3)
    );
\i_1_reg_806[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[2]\,
      I1 => \ni_reg_220_reg_n_2_[0]\,
      I2 => \ni_reg_220_reg_n_2_[1]\,
      I3 => \ni_reg_220_reg_n_2_[3]\,
      I4 => \ni_reg_220_reg_n_2_[4]\,
      O => i_1_fu_379_p2(4)
    );
\i_1_reg_806[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[5]\,
      I1 => \ni_reg_220_reg_n_2_[2]\,
      I2 => \ni_reg_220_reg_n_2_[0]\,
      I3 => \ni_reg_220_reg_n_2_[1]\,
      I4 => \ni_reg_220_reg_n_2_[3]\,
      I5 => \ni_reg_220_reg_n_2_[4]\,
      O => i_1_fu_379_p2(5)
    );
\i_1_reg_806[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[6]\,
      I1 => \i_1_reg_806[7]_i_2_n_2\,
      I2 => \ni_reg_220_reg_n_2_[5]\,
      O => i_1_fu_379_p2(6)
    );
\i_1_reg_806[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[7]\,
      I1 => \ni_reg_220_reg_n_2_[5]\,
      I2 => \i_1_reg_806[7]_i_2_n_2\,
      I3 => \ni_reg_220_reg_n_2_[6]\,
      O => i_1_fu_379_p2(7)
    );
\i_1_reg_806[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ni_reg_220_reg_n_2_[4]\,
      I1 => \ni_reg_220_reg_n_2_[3]\,
      I2 => \ni_reg_220_reg_n_2_[1]\,
      I3 => \ni_reg_220_reg_n_2_[0]\,
      I4 => \ni_reg_220_reg_n_2_[2]\,
      O => \i_1_reg_806[7]_i_2_n_2\
    );
\i_1_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(0),
      Q => i_1_reg_806(0),
      R => '0'
    );
\i_1_reg_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(1),
      Q => i_1_reg_806(1),
      R => '0'
    );
\i_1_reg_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(2),
      Q => i_1_reg_806(2),
      R => '0'
    );
\i_1_reg_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(3),
      Q => i_1_reg_806(3),
      R => '0'
    );
\i_1_reg_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(4),
      Q => i_1_reg_806(4),
      R => '0'
    );
\i_1_reg_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(5),
      Q => i_1_reg_806(5),
      R => '0'
    );
\i_1_reg_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(6),
      Q => i_1_reg_806(6),
      R => '0'
    );
\i_1_reg_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_379_p2(7),
      Q => i_1_reg_806(7),
      R => '0'
    );
\i_assign_reg_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(0),
      Q => \i_assign_reg_314_reg_n_2_[0]\,
      R => i_assign_reg_314
    );
\i_assign_reg_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(1),
      Q => \i_assign_reg_314_reg_n_2_[1]\,
      R => i_assign_reg_314
    );
\i_assign_reg_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(2),
      Q => \i_assign_reg_314_reg_n_2_[2]\,
      R => i_assign_reg_314
    );
\i_assign_reg_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(3),
      Q => \i_assign_reg_314_reg_n_2_[3]\,
      R => i_assign_reg_314
    );
\i_assign_reg_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(4),
      Q => \i_assign_reg_314_reg_n_2_[4]\,
      R => i_assign_reg_314
    );
\i_assign_reg_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(5),
      Q => \i_assign_reg_314_reg_n_2_[5]\,
      R => i_assign_reg_314
    );
\i_assign_reg_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(6),
      Q => \i_assign_reg_314_reg_n_2_[6]\,
      R => i_assign_reg_314
    );
\i_assign_reg_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => i_reg_934(7),
      Q => \i_assign_reg_314_reg_n_2_[7]\,
      R => i_assign_reg_314
    );
\i_reg_934[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[0]\,
      O => i_fu_740_p2(0)
    );
\i_reg_934[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[0]\,
      I1 => \i_assign_reg_314_reg_n_2_[1]\,
      O => i_fu_740_p2(1)
    );
\i_reg_934[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[2]\,
      I1 => \i_assign_reg_314_reg_n_2_[0]\,
      I2 => \i_assign_reg_314_reg_n_2_[1]\,
      O => i_fu_740_p2(2)
    );
\i_reg_934[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[3]\,
      I1 => \i_assign_reg_314_reg_n_2_[1]\,
      I2 => \i_assign_reg_314_reg_n_2_[0]\,
      I3 => \i_assign_reg_314_reg_n_2_[2]\,
      O => i_fu_740_p2(3)
    );
\i_reg_934[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[2]\,
      I1 => \i_assign_reg_314_reg_n_2_[0]\,
      I2 => \i_assign_reg_314_reg_n_2_[1]\,
      I3 => \i_assign_reg_314_reg_n_2_[3]\,
      I4 => \i_assign_reg_314_reg_n_2_[4]\,
      O => i_fu_740_p2(4)
    );
\i_reg_934[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[5]\,
      I1 => \i_assign_reg_314_reg_n_2_[2]\,
      I2 => \i_assign_reg_314_reg_n_2_[0]\,
      I3 => \i_assign_reg_314_reg_n_2_[1]\,
      I4 => \i_assign_reg_314_reg_n_2_[3]\,
      I5 => \i_assign_reg_314_reg_n_2_[4]\,
      O => i_fu_740_p2(5)
    );
\i_reg_934[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[6]\,
      I1 => \i_reg_934[7]_i_2_n_2\,
      I2 => \i_assign_reg_314_reg_n_2_[5]\,
      O => i_fu_740_p2(6)
    );
\i_reg_934[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[7]\,
      I1 => \i_assign_reg_314_reg_n_2_[5]\,
      I2 => \i_reg_934[7]_i_2_n_2\,
      I3 => \i_assign_reg_314_reg_n_2_[6]\,
      O => i_fu_740_p2(7)
    );
\i_reg_934[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_assign_reg_314_reg_n_2_[4]\,
      I1 => \i_assign_reg_314_reg_n_2_[3]\,
      I2 => \i_assign_reg_314_reg_n_2_[1]\,
      I3 => \i_assign_reg_314_reg_n_2_[0]\,
      I4 => \i_assign_reg_314_reg_n_2_[2]\,
      O => \i_reg_934[7]_i_2_n_2\
    );
\i_reg_934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(0),
      Q => i_reg_934(0),
      R => '0'
    );
\i_reg_934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(1),
      Q => i_reg_934(1),
      R => '0'
    );
\i_reg_934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(2),
      Q => i_reg_934(2),
      R => '0'
    );
\i_reg_934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(3),
      Q => i_reg_934(3),
      R => '0'
    );
\i_reg_934_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(4),
      Q => i_reg_934(4),
      R => '0'
    );
\i_reg_934_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(5),
      Q => i_reg_934(5),
      R => '0'
    );
\i_reg_934_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(6),
      Q => i_reg_934(6),
      R => '0'
    );
\i_reg_934_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => i_fu_740_p2(7),
      Q => i_reg_934(7),
      R => '0'
    );
\j_1_reg_820[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[0]\,
      O => j_1_fu_399_p2(0)
    );
\j_1_reg_820[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[0]\,
      I1 => \j_i_reg_244_reg_n_2_[1]\,
      O => j_1_fu_399_p2(1)
    );
\j_1_reg_820[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[2]\,
      I1 => \j_i_reg_244_reg_n_2_[0]\,
      I2 => \j_i_reg_244_reg_n_2_[1]\,
      O => j_1_fu_399_p2(2)
    );
\j_1_reg_820[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[3]\,
      I1 => \j_i_reg_244_reg_n_2_[1]\,
      I2 => \j_i_reg_244_reg_n_2_[0]\,
      I3 => \j_i_reg_244_reg_n_2_[2]\,
      O => j_1_fu_399_p2(3)
    );
\j_1_reg_820[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[4]\,
      I1 => \j_i_reg_244_reg_n_2_[2]\,
      I2 => \j_i_reg_244_reg_n_2_[0]\,
      I3 => \j_i_reg_244_reg_n_2_[1]\,
      I4 => \j_i_reg_244_reg_n_2_[3]\,
      O => j_1_fu_399_p2(4)
    );
\j_1_reg_820[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[3]\,
      I1 => \j_i_reg_244_reg_n_2_[1]\,
      I2 => \j_i_reg_244_reg_n_2_[0]\,
      I3 => \j_i_reg_244_reg_n_2_[2]\,
      I4 => \j_i_reg_244_reg_n_2_[4]\,
      I5 => \j_i_reg_244_reg_n_2_[5]\,
      O => j_1_fu_399_p2(5)
    );
\j_1_reg_820[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[6]\,
      I1 => \j_1_reg_820[7]_i_2_n_2\,
      O => j_1_fu_399_p2(6)
    );
\j_1_reg_820[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[7]\,
      I1 => \j_1_reg_820[7]_i_2_n_2\,
      I2 => \j_i_reg_244_reg_n_2_[6]\,
      O => j_1_fu_399_p2(7)
    );
\j_1_reg_820[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[5]\,
      I1 => \j_i_reg_244_reg_n_2_[4]\,
      I2 => \j_i_reg_244_reg_n_2_[2]\,
      I3 => \j_i_reg_244_reg_n_2_[0]\,
      I4 => \j_i_reg_244_reg_n_2_[1]\,
      I5 => \j_i_reg_244_reg_n_2_[3]\,
      O => \j_1_reg_820[7]_i_2_n_2\
    );
\j_1_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(0),
      Q => j_1_reg_820(0),
      R => '0'
    );
\j_1_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(1),
      Q => j_1_reg_820(1),
      R => '0'
    );
\j_1_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(2),
      Q => j_1_reg_820(2),
      R => '0'
    );
\j_1_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(3),
      Q => j_1_reg_820(3),
      R => '0'
    );
\j_1_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(4),
      Q => j_1_reg_820(4),
      R => '0'
    );
\j_1_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(5),
      Q => j_1_reg_820(5),
      R => '0'
    );
\j_1_reg_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(6),
      Q => j_1_reg_820(6),
      R => '0'
    );
\j_1_reg_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => j_1_fu_399_p2(7),
      Q => j_1_reg_820(7),
      R => '0'
    );
\j_assign_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(0),
      Q => j_assign_reg_336(0),
      R => ap_NS_fsm115_out
    );
\j_assign_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(1),
      Q => j_assign_reg_336(1),
      R => ap_NS_fsm115_out
    );
\j_assign_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(2),
      Q => j_assign_reg_336(2),
      R => ap_NS_fsm115_out
    );
\j_assign_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(3),
      Q => j_assign_reg_336(3),
      R => ap_NS_fsm115_out
    );
\j_assign_reg_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(4),
      Q => j_assign_reg_336(4),
      R => ap_NS_fsm115_out
    );
\j_assign_reg_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(5),
      Q => j_assign_reg_336(5),
      R => ap_NS_fsm115_out
    );
\j_assign_reg_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(6),
      Q => j_assign_reg_336(6),
      R => ap_NS_fsm115_out
    );
\j_assign_reg_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_reg_949(7),
      Q => j_assign_reg_336(7),
      R => ap_NS_fsm115_out
    );
\j_cast_i_reg_811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[0]\,
      Q => j_cast_i_reg_811(0),
      R => '0'
    );
\j_cast_i_reg_811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[1]\,
      Q => j_cast_i_reg_811(1),
      R => '0'
    );
\j_cast_i_reg_811_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[2]\,
      Q => j_cast_i_reg_811(2),
      R => '0'
    );
\j_cast_i_reg_811_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[3]\,
      Q => j_cast_i_reg_811(3),
      R => '0'
    );
\j_cast_i_reg_811_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[4]\,
      Q => j_cast_i_reg_811(4),
      R => '0'
    );
\j_cast_i_reg_811_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[5]\,
      Q => j_cast_i_reg_811(5),
      R => '0'
    );
\j_cast_i_reg_811_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[6]\,
      Q => j_cast_i_reg_811(6),
      R => '0'
    );
\j_cast_i_reg_811_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \j_i_reg_244_reg_n_2_[7]\,
      Q => j_cast_i_reg_811(7),
      R => '0'
    );
\j_i_reg_244[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => comp_d_map_COST_BUS_m_axi_U_n_13,
      I2 => \ni_reg_220_reg_n_2_[3]\,
      I3 => \ni_reg_220_reg_n_2_[6]\,
      I4 => \ni_reg_220_reg_n_2_[7]\,
      I5 => \ni_reg_220_reg_n_2_[4]\,
      O => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(0),
      Q => \j_i_reg_244_reg_n_2_[0]\,
      R => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(1),
      Q => \j_i_reg_244_reg_n_2_[1]\,
      R => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(2),
      Q => \j_i_reg_244_reg_n_2_[2]\,
      R => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(3),
      Q => \j_i_reg_244_reg_n_2_[3]\,
      R => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(4),
      Q => \j_i_reg_244_reg_n_2_[4]\,
      R => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(5),
      Q => \j_i_reg_244_reg_n_2_[5]\,
      R => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(6),
      Q => \j_i_reg_244_reg_n_2_[6]\,
      R => ap_NS_fsm127_out
    );
\j_i_reg_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY,
      D => j_1_reg_820(7),
      Q => \j_i_reg_244_reg_n_2_[7]\,
      R => ap_NS_fsm127_out
    );
\j_reg_949[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_assign_reg_336(0),
      O => j_fu_771_p2(0)
    );
\j_reg_949[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_assign_reg_336(0),
      I1 => j_assign_reg_336(1),
      O => j_fu_771_p2(1)
    );
\j_reg_949[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_assign_reg_336(2),
      I1 => j_assign_reg_336(0),
      I2 => j_assign_reg_336(1),
      O => j_fu_771_p2(2)
    );
\j_reg_949[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_assign_reg_336(3),
      I1 => j_assign_reg_336(1),
      I2 => j_assign_reg_336(0),
      I3 => j_assign_reg_336(2),
      O => j_fu_771_p2(3)
    );
\j_reg_949[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_assign_reg_336(4),
      I1 => j_assign_reg_336(2),
      I2 => j_assign_reg_336(0),
      I3 => j_assign_reg_336(1),
      I4 => j_assign_reg_336(3),
      O => j_fu_771_p2(4)
    );
\j_reg_949[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_assign_reg_336(3),
      I1 => j_assign_reg_336(1),
      I2 => j_assign_reg_336(0),
      I3 => j_assign_reg_336(2),
      I4 => j_assign_reg_336(4),
      I5 => j_assign_reg_336(5),
      O => j_fu_771_p2(5)
    );
\j_reg_949[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_assign_reg_336(6),
      I1 => \j_reg_949[7]_i_3_n_2\,
      O => j_fu_771_p2(6)
    );
\j_reg_949[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_assign_reg_336(7),
      I1 => \j_reg_949[7]_i_3_n_2\,
      I2 => j_assign_reg_336(6),
      O => j_fu_771_p2(7)
    );
\j_reg_949[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_assign_reg_336(5),
      I1 => j_assign_reg_336(4),
      I2 => j_assign_reg_336(2),
      I3 => j_assign_reg_336(0),
      I4 => j_assign_reg_336(1),
      I5 => j_assign_reg_336(3),
      O => \j_reg_949[7]_i_3_n_2\
    );
\j_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(0),
      Q => j_reg_949(0),
      R => '0'
    );
\j_reg_949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(1),
      Q => j_reg_949(1),
      R => '0'
    );
\j_reg_949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(2),
      Q => j_reg_949(2),
      R => '0'
    );
\j_reg_949_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(3),
      Q => j_reg_949(3),
      R => '0'
    );
\j_reg_949_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(4),
      Q => j_reg_949(4),
      R => '0'
    );
\j_reg_949_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(5),
      Q => j_reg_949(5),
      R => '0'
    );
\j_reg_949_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(6),
      Q => j_reg_949(6),
      R => '0'
    );
\j_reg_949_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_9490,
      D => j_fu_771_p2(7),
      Q => j_reg_949(7),
      R => '0'
    );
\li_cast_i_i_reg_849[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => cj_reg_255(3),
      I2 => cj_reg_255(2),
      I3 => cj_reg_255(4),
      I4 => cj_reg_255(1),
      I5 => cj_reg_255(0),
      O => p_1_in
    );
\li_cast_i_i_reg_849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[0]\,
      Q => li_cast_i_i_reg_849(0),
      R => '0'
    );
\li_cast_i_i_reg_849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[1]\,
      Q => li_cast_i_i_reg_849(1),
      R => '0'
    );
\li_cast_i_i_reg_849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[2]\,
      Q => li_cast_i_i_reg_849(2),
      R => '0'
    );
\li_cast_i_i_reg_849_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[3]\,
      Q => li_cast_i_i_reg_849(3),
      R => '0'
    );
\li_cast_i_i_reg_849_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[4]\,
      Q => li_cast_i_i_reg_849(4),
      R => '0'
    );
\li_cast_i_i_reg_849_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[5]\,
      Q => li_cast_i_i_reg_849(5),
      R => '0'
    );
\li_cast_i_i_reg_849_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[6]\,
      Q => li_cast_i_i_reg_849(6),
      R => '0'
    );
\li_cast_i_i_reg_849_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \ni_reg_220_reg_n_2_[7]\,
      Q => li_cast_i_i_reg_849(7),
      R => '0'
    );
\next_mul1_reg_926[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_325(0),
      O => next_mul1_fu_728_p2(0)
    );
\next_mul1_reg_926[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_325(7),
      O => \next_mul1_reg_926[8]_i_2_n_2\
    );
\next_mul1_reg_926[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_325(6),
      O => \next_mul1_reg_926[8]_i_3_n_2\
    );
\next_mul1_reg_926[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_325(5),
      O => \next_mul1_reg_926[8]_i_4_n_2\
    );
\next_mul1_reg_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(0),
      Q => next_mul1_reg_926(0),
      R => '0'
    );
\next_mul1_reg_926_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(10),
      Q => next_mul1_reg_926(10),
      R => '0'
    );
\next_mul1_reg_926_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(11),
      Q => next_mul1_reg_926(11),
      R => '0'
    );
\next_mul1_reg_926_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(12),
      Q => next_mul1_reg_926(12),
      R => '0'
    );
\next_mul1_reg_926_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_926_reg[8]_i_1_n_2\,
      CO(3) => \next_mul1_reg_926_reg[12]_i_1_n_2\,
      CO(2) => \next_mul1_reg_926_reg[12]_i_1_n_3\,
      CO(1) => \next_mul1_reg_926_reg[12]_i_1_n_4\,
      CO(0) => \next_mul1_reg_926_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_mul1_fu_728_p2(12 downto 9),
      S(3 downto 0) => phi_mul1_reg_325(12 downto 9)
    );
\next_mul1_reg_926_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(13),
      Q => next_mul1_reg_926(13),
      R => '0'
    );
\next_mul1_reg_926_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(14),
      Q => next_mul1_reg_926(14),
      R => '0'
    );
\next_mul1_reg_926_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(15),
      Q => next_mul1_reg_926(15),
      R => '0'
    );
\next_mul1_reg_926_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_926_reg[12]_i_1_n_2\,
      CO(3 downto 2) => \NLW_next_mul1_reg_926_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \next_mul1_reg_926_reg[15]_i_1_n_4\,
      CO(0) => \next_mul1_reg_926_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_next_mul1_reg_926_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => next_mul1_fu_728_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => phi_mul1_reg_325(15 downto 13)
    );
\next_mul1_reg_926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(1),
      Q => next_mul1_reg_926(1),
      R => '0'
    );
\next_mul1_reg_926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(2),
      Q => next_mul1_reg_926(2),
      R => '0'
    );
\next_mul1_reg_926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(3),
      Q => next_mul1_reg_926(3),
      R => '0'
    );
\next_mul1_reg_926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(4),
      Q => next_mul1_reg_926(4),
      R => '0'
    );
\next_mul1_reg_926_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul1_reg_926_reg[4]_i_1_n_2\,
      CO(2) => \next_mul1_reg_926_reg[4]_i_1_n_3\,
      CO(1) => \next_mul1_reg_926_reg[4]_i_1_n_4\,
      CO(0) => \next_mul1_reg_926_reg[4]_i_1_n_5\,
      CYINIT => phi_mul1_reg_325(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_mul1_fu_728_p2(4 downto 1),
      S(3 downto 0) => phi_mul1_reg_325(4 downto 1)
    );
\next_mul1_reg_926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(5),
      Q => next_mul1_reg_926(5),
      R => '0'
    );
\next_mul1_reg_926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(6),
      Q => next_mul1_reg_926(6),
      R => '0'
    );
\next_mul1_reg_926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(7),
      Q => next_mul1_reg_926(7),
      R => '0'
    );
\next_mul1_reg_926_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(8),
      Q => next_mul1_reg_926(8),
      R => '0'
    );
\next_mul1_reg_926_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_926_reg[4]_i_1_n_2\,
      CO(3) => \next_mul1_reg_926_reg[8]_i_1_n_2\,
      CO(2) => \next_mul1_reg_926_reg[8]_i_1_n_3\,
      CO(1) => \next_mul1_reg_926_reg[8]_i_1_n_4\,
      CO(0) => \next_mul1_reg_926_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul1_reg_325(7 downto 5),
      O(3 downto 0) => next_mul1_fu_728_p2(8 downto 5),
      S(3) => phi_mul1_reg_325(8),
      S(2) => \next_mul1_reg_926[8]_i_2_n_2\,
      S(1) => \next_mul1_reg_926[8]_i_3_n_2\,
      S(0) => \next_mul1_reg_926[8]_i_4_n_2\
    );
\next_mul1_reg_926_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => next_mul1_fu_728_p2(9),
      Q => next_mul1_reg_926(9),
      R => '0'
    );
\next_mul_reg_798[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_232(0),
      O => next_mul_fu_367_p2(0)
    );
\next_mul_reg_798[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_232(7),
      O => \next_mul_reg_798[8]_i_2_n_2\
    );
\next_mul_reg_798[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_232(6),
      O => \next_mul_reg_798[8]_i_3_n_2\
    );
\next_mul_reg_798[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_232(5),
      O => \next_mul_reg_798[8]_i_4_n_2\
    );
\next_mul_reg_798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(0),
      Q => next_mul_reg_798(0),
      R => '0'
    );
\next_mul_reg_798_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(10),
      Q => next_mul_reg_798(10),
      R => '0'
    );
\next_mul_reg_798_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(11),
      Q => next_mul_reg_798(11),
      R => '0'
    );
\next_mul_reg_798_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(12),
      Q => next_mul_reg_798(12),
      R => '0'
    );
\next_mul_reg_798_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_798_reg[8]_i_1_n_2\,
      CO(3) => \next_mul_reg_798_reg[12]_i_1_n_2\,
      CO(2) => \next_mul_reg_798_reg[12]_i_1_n_3\,
      CO(1) => \next_mul_reg_798_reg[12]_i_1_n_4\,
      CO(0) => \next_mul_reg_798_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_mul_fu_367_p2(12 downto 9),
      S(3 downto 0) => phi_mul_reg_232(12 downto 9)
    );
\next_mul_reg_798_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(13),
      Q => next_mul_reg_798(13),
      R => '0'
    );
\next_mul_reg_798_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(14),
      Q => next_mul_reg_798(14),
      R => '0'
    );
\next_mul_reg_798_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(15),
      Q => next_mul_reg_798(15),
      R => '0'
    );
\next_mul_reg_798_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_798_reg[12]_i_1_n_2\,
      CO(3 downto 2) => \NLW_next_mul_reg_798_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \next_mul_reg_798_reg[15]_i_1_n_4\,
      CO(0) => \next_mul_reg_798_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_next_mul_reg_798_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => next_mul_fu_367_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_232(15 downto 13)
    );
\next_mul_reg_798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(1),
      Q => next_mul_reg_798(1),
      R => '0'
    );
\next_mul_reg_798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(2),
      Q => next_mul_reg_798(2),
      R => '0'
    );
\next_mul_reg_798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(3),
      Q => next_mul_reg_798(3),
      R => '0'
    );
\next_mul_reg_798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(4),
      Q => next_mul_reg_798(4),
      R => '0'
    );
\next_mul_reg_798_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul_reg_798_reg[4]_i_1_n_2\,
      CO(2) => \next_mul_reg_798_reg[4]_i_1_n_3\,
      CO(1) => \next_mul_reg_798_reg[4]_i_1_n_4\,
      CO(0) => \next_mul_reg_798_reg[4]_i_1_n_5\,
      CYINIT => phi_mul_reg_232(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_mul_fu_367_p2(4 downto 1),
      S(3 downto 0) => phi_mul_reg_232(4 downto 1)
    );
\next_mul_reg_798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(5),
      Q => next_mul_reg_798(5),
      R => '0'
    );
\next_mul_reg_798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(6),
      Q => next_mul_reg_798(6),
      R => '0'
    );
\next_mul_reg_798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(7),
      Q => next_mul_reg_798(7),
      R => '0'
    );
\next_mul_reg_798_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(8),
      Q => next_mul_reg_798(8),
      R => '0'
    );
\next_mul_reg_798_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_798_reg[4]_i_1_n_2\,
      CO(3) => \next_mul_reg_798_reg[8]_i_1_n_2\,
      CO(2) => \next_mul_reg_798_reg[8]_i_1_n_3\,
      CO(1) => \next_mul_reg_798_reg[8]_i_1_n_4\,
      CO(0) => \next_mul_reg_798_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_232(7 downto 5),
      O(3 downto 0) => next_mul_fu_367_p2(8 downto 5),
      S(3) => phi_mul_reg_232(8),
      S(2) => \next_mul_reg_798[8]_i_2_n_2\,
      S(1) => \next_mul_reg_798[8]_i_3_n_2\,
      S(0) => \next_mul_reg_798[8]_i_4_n_2\
    );
\next_mul_reg_798_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_367_p2(9),
      Q => next_mul_reg_798(9),
      R => '0'
    );
\ni_reg_220[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \tmp_4_i9_reg_825[21]_i_3_n_2\,
      I2 => \j_i_reg_244_reg_n_2_[3]\,
      I3 => \j_i_reg_244_reg_n_2_[1]\,
      I4 => \j_i_reg_244_reg_n_2_[4]\,
      I5 => \j_i_reg_244_reg_n_2_[2]\,
      O => ap_NS_fsm126_out
    );
\ni_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(0),
      Q => \ni_reg_220_reg_n_2_[0]\,
      R => ni_reg_220
    );
\ni_reg_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(1),
      Q => \ni_reg_220_reg_n_2_[1]\,
      R => ni_reg_220
    );
\ni_reg_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(2),
      Q => \ni_reg_220_reg_n_2_[2]\,
      R => ni_reg_220
    );
\ni_reg_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(3),
      Q => \ni_reg_220_reg_n_2_[3]\,
      R => ni_reg_220
    );
\ni_reg_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(4),
      Q => \ni_reg_220_reg_n_2_[4]\,
      R => ni_reg_220
    );
\ni_reg_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(5),
      Q => \ni_reg_220_reg_n_2_[5]\,
      R => ni_reg_220
    );
\ni_reg_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(6),
      Q => \ni_reg_220_reg_n_2_[6]\,
      R => ni_reg_220
    );
\ni_reg_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => i_1_reg_806(7),
      Q => \ni_reg_220_reg_n_2_[7]\,
      R => ni_reg_220
    );
\nj_reg_844[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(3),
      I1 => cj_reg_255(3),
      O => \nj_reg_844[3]_i_2_n_2\
    );
\nj_reg_844[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(2),
      I1 => cj_reg_255(2),
      O => \nj_reg_844[3]_i_3_n_2\
    );
\nj_reg_844[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(1),
      I1 => cj_reg_255(1),
      O => \nj_reg_844[3]_i_4_n_2\
    );
\nj_reg_844[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(0),
      I1 => cj_reg_255(0),
      O => \nj_reg_844[3]_i_5_n_2\
    );
\nj_reg_844[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_cast_i_reg_811(7),
      O => \nj_reg_844[7]_i_2_n_2\
    );
\nj_reg_844[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_cast_i_reg_811(6),
      O => \nj_reg_844[7]_i_3_n_2\
    );
\nj_reg_844[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_cast_i_reg_811(5),
      O => \nj_reg_844[7]_i_4_n_2\
    );
\nj_reg_844[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(4),
      I1 => cj_reg_255(4),
      O => \nj_reg_844[7]_i_5_n_2\
    );
\nj_reg_844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(0),
      Q => nj_reg_844(0),
      R => '0'
    );
\nj_reg_844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(1),
      Q => nj_reg_844(1),
      R => '0'
    );
\nj_reg_844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(2),
      Q => nj_reg_844(2),
      R => '0'
    );
\nj_reg_844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(3),
      Q => nj_reg_844(3),
      R => '0'
    );
\nj_reg_844_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nj_reg_844_reg[3]_i_1_n_2\,
      CO(2) => \nj_reg_844_reg[3]_i_1_n_3\,
      CO(1) => \nj_reg_844_reg[3]_i_1_n_4\,
      CO(0) => \nj_reg_844_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => j_cast_i_reg_811(3 downto 0),
      O(3 downto 0) => nj_fu_471_p20_out(3 downto 0),
      S(3) => \nj_reg_844[3]_i_2_n_2\,
      S(2) => \nj_reg_844[3]_i_3_n_2\,
      S(1) => \nj_reg_844[3]_i_4_n_2\,
      S(0) => \nj_reg_844[3]_i_5_n_2\
    );
\nj_reg_844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(4),
      Q => nj_reg_844(4),
      R => '0'
    );
\nj_reg_844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(5),
      Q => nj_reg_844(5),
      R => '0'
    );
\nj_reg_844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(6),
      Q => nj_reg_844(6),
      R => '0'
    );
\nj_reg_844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(7),
      Q => nj_reg_844(7),
      R => '0'
    );
\nj_reg_844_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nj_reg_844_reg[3]_i_1_n_2\,
      CO(3) => \nj_reg_844_reg[7]_i_1_n_2\,
      CO(2) => \nj_reg_844_reg[7]_i_1_n_3\,
      CO(1) => \nj_reg_844_reg[7]_i_1_n_4\,
      CO(0) => \nj_reg_844_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => j_cast_i_reg_811(7 downto 4),
      O(3 downto 0) => nj_fu_471_p20_out(7 downto 4),
      S(3) => \nj_reg_844[7]_i_2_n_2\,
      S(2) => \nj_reg_844[7]_i_3_n_2\,
      S(1) => \nj_reg_844[7]_i_4_n_2\,
      S(0) => \nj_reg_844[7]_i_5_n_2\
    );
\nj_reg_844_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => nj_fu_471_p20_out(8),
      Q => nj_reg_844(8),
      R => '0'
    );
\nj_reg_844_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nj_reg_844_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_nj_reg_844_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_nj_reg_844_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => nj_fu_471_p20_out(8),
      S(3 downto 0) => B"0001"
    );
\phi_mul1_reg_325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(0),
      Q => phi_mul1_reg_325(0),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(10),
      Q => phi_mul1_reg_325(10),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(11),
      Q => phi_mul1_reg_325(11),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(12),
      Q => phi_mul1_reg_325(12),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(13),
      Q => phi_mul1_reg_325(13),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(14),
      Q => phi_mul1_reg_325(14),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(15),
      Q => phi_mul1_reg_325(15),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(1),
      Q => phi_mul1_reg_325(1),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(2),
      Q => phi_mul1_reg_325(2),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(3),
      Q => phi_mul1_reg_325(3),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(4),
      Q => phi_mul1_reg_325(4),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(5),
      Q => phi_mul1_reg_325(5),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(6),
      Q => phi_mul1_reg_325(6),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(7),
      Q => phi_mul1_reg_325(7),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(8),
      Q => phi_mul1_reg_325(8),
      R => i_assign_reg_314
    );
\phi_mul1_reg_325_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_BREADY1,
      D => next_mul1_reg_926(9),
      Q => phi_mul1_reg_325(9),
      R => i_assign_reg_314
    );
\phi_mul_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(0),
      Q => phi_mul_reg_232(0),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(10),
      Q => phi_mul_reg_232(10),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(11),
      Q => phi_mul_reg_232(11),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(12),
      Q => phi_mul_reg_232(12),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(13),
      Q => phi_mul_reg_232(13),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(14),
      Q => phi_mul_reg_232(14),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(15),
      Q => phi_mul_reg_232(15),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(1),
      Q => phi_mul_reg_232(1),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(2),
      Q => phi_mul_reg_232(2),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(3),
      Q => phi_mul_reg_232(3),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(4),
      Q => phi_mul_reg_232(4),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(5),
      Q => phi_mul_reg_232(5),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(6),
      Q => phi_mul_reg_232(6),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(7),
      Q => phi_mul_reg_232(7),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(8),
      Q => phi_mul_reg_232(8),
      R => ni_reg_220
    );
\phi_mul_reg_232_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => next_mul_reg_798(9),
      Q => phi_mul_reg_232(9),
      R => ni_reg_220
    );
\sum_1_i_i_reg_291[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBBBBBBB"
    )
        port map (
      I0 => ap_NS_fsm122_out,
      I1 => \sum_1_i_i_reg_291[0]_i_3_n_2\,
      I2 => \sum_1_i_i_reg_291[0]_i_4_n_2\,
      I3 => crj_reg_877(6),
      I4 => crj_reg_877(7),
      I5 => crj_reg_877(5),
      O => sel
    );
\sum_1_i_i_reg_291[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF659A0000659A"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(2),
      I1 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I2 => \sum_1_i_i_reg_291[0]_i_16_n_2\,
      I3 => sum_1_i_i_reg_291_reg(2),
      I4 => ap_NS_fsm122_out,
      I5 => sum_i_i_reg_266(2),
      O => \sum_1_i_i_reg_291[0]_i_10_n_2\
    );
\sum_1_i_i_reg_291[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF659A0000659A"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(1),
      I1 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I2 => a_assign_i_i_fu_664_p2(0),
      I3 => sum_1_i_i_reg_291_reg(1),
      I4 => ap_NS_fsm122_out,
      I5 => sum_i_i_reg_266(1),
      O => \sum_1_i_i_reg_291[0]_i_11_n_2\
    );
\sum_1_i_i_reg_291[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(0),
      I1 => sum_1_i_i_reg_291_reg(0),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(0),
      O => \sum_1_i_i_reg_291[0]_i_12_n_2\
    );
\sum_1_i_i_reg_291[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(2),
      I1 => a_assign_i_i_fu_664_p2(1),
      I2 => a_assign_i_i_fu_664_p2(0),
      O => \sum_1_i_i_reg_291[0]_i_15_n_2\
    );
\sum_1_i_i_reg_291[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(0),
      I1 => a_assign_i_i_fu_664_p2(1),
      O => \sum_1_i_i_reg_291[0]_i_16_n_2\
    );
\sum_1_i_i_reg_291[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(3),
      I1 => IMG_BUS_addr_2_read_reg_916(3),
      O => \sum_1_i_i_reg_291[0]_i_17_n_2\
    );
\sum_1_i_i_reg_291[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(2),
      I1 => IMG_BUS_addr_2_read_reg_916(2),
      O => \sum_1_i_i_reg_291[0]_i_18_n_2\
    );
\sum_1_i_i_reg_291[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(1),
      I1 => IMG_BUS_addr_2_read_reg_916(1),
      O => \sum_1_i_i_reg_291[0]_i_19_n_2\
    );
\sum_1_i_i_reg_291[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(0),
      I1 => IMG_BUS_addr_2_read_reg_916(0),
      O => \sum_1_i_i_reg_291[0]_i_20_n_2\
    );
\sum_1_i_i_reg_291[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => crj_reg_877(8),
      I2 => tmp_8_i_i_i_8_reg_883,
      I3 => cli_reg_857(8),
      O => \sum_1_i_i_reg_291[0]_i_3_n_2\
    );
\sum_1_i_i_reg_291[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => crj_reg_877(3),
      I1 => crj_reg_877(1),
      I2 => crj_reg_877(0),
      I3 => crj_reg_877(4),
      I4 => crj_reg_877(2),
      O => \sum_1_i_i_reg_291[0]_i_4_n_2\
    );
\sum_1_i_i_reg_291[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0001FE"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(2),
      I1 => a_assign_i_i_fu_664_p2(1),
      I2 => a_assign_i_i_fu_664_p2(0),
      I3 => a_assign_i_i_fu_664_p2(3),
      I4 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I5 => ap_NS_fsm122_out,
      O => \sum_1_i_i_reg_291[0]_i_5_n_2\
    );
\sum_1_i_i_reg_291[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F10E"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(1),
      I1 => a_assign_i_i_fu_664_p2(0),
      I2 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I3 => a_assign_i_i_fu_664_p2(2),
      I4 => ap_NS_fsm122_out,
      O => \sum_1_i_i_reg_291[0]_i_6_n_2\
    );
\sum_1_i_i_reg_291[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(0),
      I1 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I2 => a_assign_i_i_fu_664_p2(1),
      I3 => ap_NS_fsm122_out,
      O => \sum_1_i_i_reg_291[0]_i_7_n_2\
    );
\sum_1_i_i_reg_291[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000AAAA"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(0),
      I1 => \di_i_i_reg_279_reg_n_2_[2]\,
      I2 => \di_i_i_reg_279_reg_n_2_[1]\,
      I3 => \di_i_i_reg_279_reg_n_2_[0]\,
      I4 => ap_CS_fsm_state6,
      O => \sum_1_i_i_reg_291[0]_i_8_n_2\
    );
\sum_1_i_i_reg_291[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF639C0000639C"
    )
        port map (
      I0 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I1 => a_assign_i_i_fu_664_p2(3),
      I2 => \sum_1_i_i_reg_291[0]_i_15_n_2\,
      I3 => sum_1_i_i_reg_291_reg(3),
      I4 => ap_NS_fsm122_out,
      I5 => sum_i_i_reg_266(3),
      O => \sum_1_i_i_reg_291[0]_i_9_n_2\
    );
\sum_1_i_i_reg_291[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(15),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(15),
      O => \sum_1_i_i_reg_291[12]_i_2_n_2\
    );
\sum_1_i_i_reg_291[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(14),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(14),
      O => \sum_1_i_i_reg_291[12]_i_3_n_2\
    );
\sum_1_i_i_reg_291[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(13),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(13),
      O => \sum_1_i_i_reg_291[12]_i_4_n_2\
    );
\sum_1_i_i_reg_291[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(12),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(12),
      O => \sum_1_i_i_reg_291[12]_i_5_n_2\
    );
\sum_1_i_i_reg_291[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(19),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(19),
      O => \sum_1_i_i_reg_291[16]_i_2_n_2\
    );
\sum_1_i_i_reg_291[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(18),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(18),
      O => \sum_1_i_i_reg_291[16]_i_3_n_2\
    );
\sum_1_i_i_reg_291[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(17),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(17),
      O => \sum_1_i_i_reg_291[16]_i_4_n_2\
    );
\sum_1_i_i_reg_291[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(16),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(16),
      O => \sum_1_i_i_reg_291[16]_i_5_n_2\
    );
\sum_1_i_i_reg_291[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(23),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(23),
      O => \sum_1_i_i_reg_291[20]_i_2_n_2\
    );
\sum_1_i_i_reg_291[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(22),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(22),
      O => \sum_1_i_i_reg_291[20]_i_3_n_2\
    );
\sum_1_i_i_reg_291[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(21),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(21),
      O => \sum_1_i_i_reg_291[20]_i_4_n_2\
    );
\sum_1_i_i_reg_291[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(20),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(20),
      O => \sum_1_i_i_reg_291[20]_i_5_n_2\
    );
\sum_1_i_i_reg_291[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(27),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(27),
      O => \sum_1_i_i_reg_291[24]_i_2_n_2\
    );
\sum_1_i_i_reg_291[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(26),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(26),
      O => \sum_1_i_i_reg_291[24]_i_3_n_2\
    );
\sum_1_i_i_reg_291[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(25),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(25),
      O => \sum_1_i_i_reg_291[24]_i_4_n_2\
    );
\sum_1_i_i_reg_291[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(24),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(24),
      O => \sum_1_i_i_reg_291[24]_i_5_n_2\
    );
\sum_1_i_i_reg_291[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(31),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(31),
      O => \sum_1_i_i_reg_291[28]_i_2_n_2\
    );
\sum_1_i_i_reg_291[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(30),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(30),
      O => \sum_1_i_i_reg_291[28]_i_3_n_2\
    );
\sum_1_i_i_reg_291[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(29),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(29),
      O => \sum_1_i_i_reg_291[28]_i_4_n_2\
    );
\sum_1_i_i_reg_291[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(28),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(28),
      O => \sum_1_i_i_reg_291[28]_i_5_n_2\
    );
\sum_1_i_i_reg_291[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(5),
      I1 => a_assign_i_i_fu_664_p2(3),
      I2 => a_assign_i_i_fu_664_p2(0),
      I3 => a_assign_i_i_fu_664_p2(1),
      I4 => a_assign_i_i_fu_664_p2(2),
      I5 => a_assign_i_i_fu_664_p2(4),
      O => \sum_1_i_i_reg_291[4]_i_11_n_2\
    );
\sum_1_i_i_reg_291[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(4),
      I1 => a_assign_i_i_fu_664_p2(2),
      I2 => a_assign_i_i_fu_664_p2(1),
      I3 => a_assign_i_i_fu_664_p2(0),
      I4 => a_assign_i_i_fu_664_p2(3),
      O => \sum_1_i_i_reg_291[4]_i_12_n_2\
    );
\sum_1_i_i_reg_291[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(3),
      I1 => a_assign_i_i_fu_664_p2(0),
      I2 => a_assign_i_i_fu_664_p2(1),
      I3 => a_assign_i_i_fu_664_p2(2),
      O => \sum_1_i_i_reg_291[4]_i_13_n_2\
    );
\sum_1_i_i_reg_291[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a_assign_i_i_fu_664_p2(6),
      I1 => \sum_1_i_i_reg_291[4]_i_11_n_2\,
      O => \sum_1_i_i_reg_291[4]_i_14_n_2\
    );
\sum_1_i_i_reg_291[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(7),
      I1 => IMG_BUS_addr_2_read_reg_916(7),
      O => \sum_1_i_i_reg_291[4]_i_15_n_2\
    );
\sum_1_i_i_reg_291[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(6),
      I1 => IMG_BUS_addr_2_read_reg_916(6),
      O => \sum_1_i_i_reg_291[4]_i_16_n_2\
    );
\sum_1_i_i_reg_291[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(5),
      I1 => IMG_BUS_addr_2_read_reg_916(5),
      O => \sum_1_i_i_reg_291[4]_i_17_n_2\
    );
\sum_1_i_i_reg_291[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => IMG_BUS_addr_1_read_reg_911(4),
      I1 => IMG_BUS_addr_2_read_reg_916(4),
      O => \sum_1_i_i_reg_291[4]_i_18_n_2\
    );
\sum_1_i_i_reg_291[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55000154"
    )
        port map (
      I0 => ap_NS_fsm122_out,
      I1 => a_assign_i_i_fu_664_p2(6),
      I2 => \sum_1_i_i_reg_291[4]_i_11_n_2\,
      I3 => a_assign_i_i_fu_664_p2(7),
      I4 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      O => \sum_1_i_i_reg_291[4]_i_2_n_2\
    );
\sum_1_i_i_reg_291[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5014"
    )
        port map (
      I0 => ap_NS_fsm122_out,
      I1 => \sum_1_i_i_reg_291[4]_i_11_n_2\,
      I2 => a_assign_i_i_fu_664_p2(6),
      I3 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      O => \sum_1_i_i_reg_291[4]_i_3_n_2\
    );
\sum_1_i_i_reg_291[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[4]_i_12_n_2\,
      I1 => a_assign_i_i_fu_664_p2(5),
      I2 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I3 => ap_NS_fsm122_out,
      O => \sum_1_i_i_reg_291[4]_i_4_n_2\
    );
\sum_1_i_i_reg_291[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[4]_i_13_n_2\,
      I1 => a_assign_i_i_fu_664_p2(4),
      I2 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I3 => ap_NS_fsm122_out,
      O => \sum_1_i_i_reg_291[4]_i_5_n_2\
    );
\sum_1_i_i_reg_291[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF36C9000036C9"
    )
        port map (
      I0 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I1 => a_assign_i_i_fu_664_p2(7),
      I2 => \sum_1_i_i_reg_291[4]_i_14_n_2\,
      I3 => sum_1_i_i_reg_291_reg(7),
      I4 => ap_NS_fsm122_out,
      I5 => sum_i_i_reg_266(7),
      O => \sum_1_i_i_reg_291[4]_i_6_n_2\
    );
\sum_1_i_i_reg_291[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF639C0000639C"
    )
        port map (
      I0 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I1 => a_assign_i_i_fu_664_p2(6),
      I2 => \sum_1_i_i_reg_291[4]_i_11_n_2\,
      I3 => sum_1_i_i_reg_291_reg(6),
      I4 => ap_NS_fsm122_out,
      I5 => sum_i_i_reg_266(6),
      O => \sum_1_i_i_reg_291[4]_i_7_n_2\
    );
\sum_1_i_i_reg_291[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF639C0000639C"
    )
        port map (
      I0 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I1 => a_assign_i_i_fu_664_p2(5),
      I2 => \sum_1_i_i_reg_291[4]_i_12_n_2\,
      I3 => sum_1_i_i_reg_291_reg(5),
      I4 => ap_NS_fsm122_out,
      I5 => sum_i_i_reg_266(5),
      O => \sum_1_i_i_reg_291[4]_i_8_n_2\
    );
\sum_1_i_i_reg_291[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF639C0000639C"
    )
        port map (
      I0 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I1 => a_assign_i_i_fu_664_p2(4),
      I2 => \sum_1_i_i_reg_291[4]_i_13_n_2\,
      I3 => sum_1_i_i_reg_291_reg(4),
      I4 => ap_NS_fsm122_out,
      I5 => sum_i_i_reg_266(4),
      O => \sum_1_i_i_reg_291[4]_i_9_n_2\
    );
\sum_1_i_i_reg_291[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[4]_i_11_n_2\,
      I1 => a_assign_i_i_fu_664_p2(6),
      I2 => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      I3 => a_assign_i_i_fu_664_p2(7),
      I4 => ap_NS_fsm122_out,
      O => \sum_1_i_i_reg_291[8]_i_2_n_2\
    );
\sum_1_i_i_reg_291[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(11),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(11),
      O => \sum_1_i_i_reg_291[8]_i_3_n_2\
    );
\sum_1_i_i_reg_291[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(10),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(10),
      O => \sum_1_i_i_reg_291[8]_i_4_n_2\
    );
\sum_1_i_i_reg_291[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(9),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(9),
      O => \sum_1_i_i_reg_291[8]_i_5_n_2\
    );
\sum_1_i_i_reg_291[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      I1 => sum_1_i_i_reg_291_reg(8),
      I2 => ap_NS_fsm122_out,
      I3 => sum_i_i_reg_266(8),
      O => \sum_1_i_i_reg_291[8]_i_6_n_2\
    );
\sum_1_i_i_reg_291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[0]_i_2_n_9\,
      Q => sum_1_i_i_reg_291_reg(0),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_1_i_i_reg_291_reg[0]_i_13_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[0]_i_13_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[0]_i_13_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[0]_i_13_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => IMG_BUS_addr_1_read_reg_911(3 downto 0),
      O(3 downto 0) => a_assign_i_i_fu_664_p2(3 downto 0),
      S(3) => \sum_1_i_i_reg_291[0]_i_17_n_2\,
      S(2) => \sum_1_i_i_reg_291[0]_i_18_n_2\,
      S(1) => \sum_1_i_i_reg_291[0]_i_19_n_2\,
      S(0) => \sum_1_i_i_reg_291[0]_i_20_n_2\
    );
\sum_1_i_i_reg_291_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[4]_i_10_n_2\,
      CO(3 downto 1) => \NLW_sum_1_i_i_reg_291_reg[0]_i_14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_1_i_i_reg_291_reg[0]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_1_i_i_reg_291_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_1_i_i_reg_291_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_1_i_i_reg_291_reg[0]_i_2_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[0]_i_2_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[0]_i_2_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \sum_1_i_i_reg_291[0]_i_5_n_2\,
      DI(2) => \sum_1_i_i_reg_291[0]_i_6_n_2\,
      DI(1) => \sum_1_i_i_reg_291[0]_i_7_n_2\,
      DI(0) => \sum_1_i_i_reg_291[0]_i_8_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[0]_i_2_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[0]_i_2_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[0]_i_2_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[0]_i_2_n_9\,
      S(3) => \sum_1_i_i_reg_291[0]_i_9_n_2\,
      S(2) => \sum_1_i_i_reg_291[0]_i_10_n_2\,
      S(1) => \sum_1_i_i_reg_291[0]_i_11_n_2\,
      S(0) => \sum_1_i_i_reg_291[0]_i_12_n_2\
    );
\sum_1_i_i_reg_291_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[8]_i_1_n_7\,
      Q => sum_1_i_i_reg_291_reg(10),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[8]_i_1_n_6\,
      Q => sum_1_i_i_reg_291_reg(11),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[12]_i_1_n_9\,
      Q => sum_1_i_i_reg_291_reg(12),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[8]_i_1_n_2\,
      CO(3) => \sum_1_i_i_reg_291_reg[12]_i_1_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[12]_i_1_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[12]_i_1_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(2) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(1) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(0) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[12]_i_1_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[12]_i_1_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[12]_i_1_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[12]_i_1_n_9\,
      S(3) => \sum_1_i_i_reg_291[12]_i_2_n_2\,
      S(2) => \sum_1_i_i_reg_291[12]_i_3_n_2\,
      S(1) => \sum_1_i_i_reg_291[12]_i_4_n_2\,
      S(0) => \sum_1_i_i_reg_291[12]_i_5_n_2\
    );
\sum_1_i_i_reg_291_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[12]_i_1_n_8\,
      Q => sum_1_i_i_reg_291_reg(13),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[12]_i_1_n_7\,
      Q => sum_1_i_i_reg_291_reg(14),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[12]_i_1_n_6\,
      Q => sum_1_i_i_reg_291_reg(15),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[16]_i_1_n_9\,
      Q => sum_1_i_i_reg_291_reg(16),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[12]_i_1_n_2\,
      CO(3) => \sum_1_i_i_reg_291_reg[16]_i_1_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[16]_i_1_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[16]_i_1_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(2) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(1) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(0) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[16]_i_1_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[16]_i_1_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[16]_i_1_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[16]_i_1_n_9\,
      S(3) => \sum_1_i_i_reg_291[16]_i_2_n_2\,
      S(2) => \sum_1_i_i_reg_291[16]_i_3_n_2\,
      S(1) => \sum_1_i_i_reg_291[16]_i_4_n_2\,
      S(0) => \sum_1_i_i_reg_291[16]_i_5_n_2\
    );
\sum_1_i_i_reg_291_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[16]_i_1_n_8\,
      Q => sum_1_i_i_reg_291_reg(17),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[16]_i_1_n_7\,
      Q => sum_1_i_i_reg_291_reg(18),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[16]_i_1_n_6\,
      Q => sum_1_i_i_reg_291_reg(19),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[0]_i_2_n_8\,
      Q => sum_1_i_i_reg_291_reg(1),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[20]_i_1_n_9\,
      Q => sum_1_i_i_reg_291_reg(20),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[16]_i_1_n_2\,
      CO(3) => \sum_1_i_i_reg_291_reg[20]_i_1_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[20]_i_1_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[20]_i_1_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(2) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(1) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(0) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[20]_i_1_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[20]_i_1_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[20]_i_1_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[20]_i_1_n_9\,
      S(3) => \sum_1_i_i_reg_291[20]_i_2_n_2\,
      S(2) => \sum_1_i_i_reg_291[20]_i_3_n_2\,
      S(1) => \sum_1_i_i_reg_291[20]_i_4_n_2\,
      S(0) => \sum_1_i_i_reg_291[20]_i_5_n_2\
    );
\sum_1_i_i_reg_291_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[20]_i_1_n_8\,
      Q => sum_1_i_i_reg_291_reg(21),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[20]_i_1_n_7\,
      Q => sum_1_i_i_reg_291_reg(22),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[20]_i_1_n_6\,
      Q => sum_1_i_i_reg_291_reg(23),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[24]_i_1_n_9\,
      Q => sum_1_i_i_reg_291_reg(24),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[20]_i_1_n_2\,
      CO(3) => \sum_1_i_i_reg_291_reg[24]_i_1_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[24]_i_1_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[24]_i_1_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(2) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(1) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(0) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[24]_i_1_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[24]_i_1_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[24]_i_1_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[24]_i_1_n_9\,
      S(3) => \sum_1_i_i_reg_291[24]_i_2_n_2\,
      S(2) => \sum_1_i_i_reg_291[24]_i_3_n_2\,
      S(1) => \sum_1_i_i_reg_291[24]_i_4_n_2\,
      S(0) => \sum_1_i_i_reg_291[24]_i_5_n_2\
    );
\sum_1_i_i_reg_291_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[24]_i_1_n_8\,
      Q => sum_1_i_i_reg_291_reg(25),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[24]_i_1_n_7\,
      Q => sum_1_i_i_reg_291_reg(26),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[24]_i_1_n_6\,
      Q => sum_1_i_i_reg_291_reg(27),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[28]_i_1_n_9\,
      Q => sum_1_i_i_reg_291_reg(28),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[24]_i_1_n_2\,
      CO(3) => \NLW_sum_1_i_i_reg_291_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sum_1_i_i_reg_291_reg[28]_i_1_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[28]_i_1_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(1) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(0) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[28]_i_1_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[28]_i_1_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[28]_i_1_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[28]_i_1_n_9\,
      S(3) => \sum_1_i_i_reg_291[28]_i_2_n_2\,
      S(2) => \sum_1_i_i_reg_291[28]_i_3_n_2\,
      S(1) => \sum_1_i_i_reg_291[28]_i_4_n_2\,
      S(0) => \sum_1_i_i_reg_291[28]_i_5_n_2\
    );
\sum_1_i_i_reg_291_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[28]_i_1_n_8\,
      Q => sum_1_i_i_reg_291_reg(29),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[0]_i_2_n_7\,
      Q => sum_1_i_i_reg_291_reg(2),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[28]_i_1_n_7\,
      Q => sum_1_i_i_reg_291_reg(30),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[28]_i_1_n_6\,
      Q => sum_1_i_i_reg_291_reg(31),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[0]_i_2_n_6\,
      Q => sum_1_i_i_reg_291_reg(3),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[4]_i_1_n_9\,
      Q => sum_1_i_i_reg_291_reg(4),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[0]_i_2_n_2\,
      CO(3) => \sum_1_i_i_reg_291_reg[4]_i_1_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[4]_i_1_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[4]_i_1_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \sum_1_i_i_reg_291[4]_i_2_n_2\,
      DI(2) => \sum_1_i_i_reg_291[4]_i_3_n_2\,
      DI(1) => \sum_1_i_i_reg_291[4]_i_4_n_2\,
      DI(0) => \sum_1_i_i_reg_291[4]_i_5_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[4]_i_1_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[4]_i_1_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[4]_i_1_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[4]_i_1_n_9\,
      S(3) => \sum_1_i_i_reg_291[4]_i_6_n_2\,
      S(2) => \sum_1_i_i_reg_291[4]_i_7_n_2\,
      S(1) => \sum_1_i_i_reg_291[4]_i_8_n_2\,
      S(0) => \sum_1_i_i_reg_291[4]_i_9_n_2\
    );
\sum_1_i_i_reg_291_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[0]_i_13_n_2\,
      CO(3) => \sum_1_i_i_reg_291_reg[4]_i_10_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[4]_i_10_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[4]_i_10_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[4]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => IMG_BUS_addr_1_read_reg_911(7 downto 4),
      O(3 downto 0) => a_assign_i_i_fu_664_p2(7 downto 4),
      S(3) => \sum_1_i_i_reg_291[4]_i_15_n_2\,
      S(2) => \sum_1_i_i_reg_291[4]_i_16_n_2\,
      S(1) => \sum_1_i_i_reg_291[4]_i_17_n_2\,
      S(0) => \sum_1_i_i_reg_291[4]_i_18_n_2\
    );
\sum_1_i_i_reg_291_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[4]_i_1_n_8\,
      Q => sum_1_i_i_reg_291_reg(5),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[4]_i_1_n_7\,
      Q => sum_1_i_i_reg_291_reg(6),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[4]_i_1_n_6\,
      Q => sum_1_i_i_reg_291_reg(7),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[8]_i_1_n_9\,
      Q => sum_1_i_i_reg_291_reg(8),
      R => '0'
    );
\sum_1_i_i_reg_291_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_i_i_reg_291_reg[4]_i_1_n_2\,
      CO(3) => \sum_1_i_i_reg_291_reg[8]_i_1_n_2\,
      CO(2) => \sum_1_i_i_reg_291_reg[8]_i_1_n_3\,
      CO(1) => \sum_1_i_i_reg_291_reg[8]_i_1_n_4\,
      CO(0) => \sum_1_i_i_reg_291_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(2) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(1) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      DI(0) => \sum_1_i_i_reg_291[8]_i_2_n_2\,
      O(3) => \sum_1_i_i_reg_291_reg[8]_i_1_n_6\,
      O(2) => \sum_1_i_i_reg_291_reg[8]_i_1_n_7\,
      O(1) => \sum_1_i_i_reg_291_reg[8]_i_1_n_8\,
      O(0) => \sum_1_i_i_reg_291_reg[8]_i_1_n_9\,
      S(3) => \sum_1_i_i_reg_291[8]_i_3_n_2\,
      S(2) => \sum_1_i_i_reg_291[8]_i_4_n_2\,
      S(1) => \sum_1_i_i_reg_291[8]_i_5_n_2\,
      S(0) => \sum_1_i_i_reg_291[8]_i_6_n_2\
    );
\sum_1_i_i_reg_291_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \sum_1_i_i_reg_291_reg[8]_i_1_n_8\,
      Q => sum_1_i_i_reg_291_reg(9),
      R => '0'
    );
\sum_i_i_reg_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(0),
      Q => sum_i_i_reg_266(0),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(10),
      Q => sum_i_i_reg_266(10),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(11),
      Q => sum_i_i_reg_266(11),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(12),
      Q => sum_i_i_reg_266(12),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(13),
      Q => sum_i_i_reg_266(13),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(14),
      Q => sum_i_i_reg_266(14),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(15),
      Q => sum_i_i_reg_266(15),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(16),
      Q => sum_i_i_reg_266(16),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(17),
      Q => sum_i_i_reg_266(17),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(18),
      Q => sum_i_i_reg_266(18),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(19),
      Q => sum_i_i_reg_266(19),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(1),
      Q => sum_i_i_reg_266(1),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(20),
      Q => sum_i_i_reg_266(20),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(21),
      Q => sum_i_i_reg_266(21),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(22),
      Q => sum_i_i_reg_266(22),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(23),
      Q => sum_i_i_reg_266(23),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(24),
      Q => sum_i_i_reg_266(24),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(25),
      Q => sum_i_i_reg_266(25),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(26),
      Q => sum_i_i_reg_266(26),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(27),
      Q => sum_i_i_reg_266(27),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(28),
      Q => sum_i_i_reg_266(28),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(29),
      Q => sum_i_i_reg_266(29),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(2),
      Q => sum_i_i_reg_266(2),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(30),
      Q => sum_i_i_reg_266(30),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(31),
      Q => sum_i_i_reg_266(31),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(3),
      Q => sum_i_i_reg_266(3),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(4),
      Q => sum_i_i_reg_266(4),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(5),
      Q => sum_i_i_reg_266(5),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(6),
      Q => sum_i_i_reg_266(6),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(7),
      Q => sum_i_i_reg_266(7),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(8),
      Q => sum_i_i_reg_266(8),
      R => di_i_i_reg_279
    );
\sum_i_i_reg_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => sum_1_i_i_reg_291_reg(9),
      Q => sum_i_i_reg_266(9),
      R => di_i_i_reg_279
    );
\tmp_1_cast_reg_783_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(0),
      Q => tmp_1_cast_reg_783(0),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(10),
      Q => tmp_1_cast_reg_783(10),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(11),
      Q => tmp_1_cast_reg_783(11),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(12),
      Q => tmp_1_cast_reg_783(12),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(13),
      Q => tmp_1_cast_reg_783(13),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(14),
      Q => tmp_1_cast_reg_783(14),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(15),
      Q => tmp_1_cast_reg_783(15),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(16),
      Q => tmp_1_cast_reg_783(16),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(17),
      Q => tmp_1_cast_reg_783(17),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(18),
      Q => tmp_1_cast_reg_783(18),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(19),
      Q => tmp_1_cast_reg_783(19),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(1),
      Q => tmp_1_cast_reg_783(1),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(20),
      Q => tmp_1_cast_reg_783(20),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(21),
      Q => tmp_1_cast_reg_783(21),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(22),
      Q => tmp_1_cast_reg_783(22),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(23),
      Q => tmp_1_cast_reg_783(23),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(24),
      Q => tmp_1_cast_reg_783(24),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(25),
      Q => tmp_1_cast_reg_783(25),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(26),
      Q => tmp_1_cast_reg_783(26),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(27),
      Q => tmp_1_cast_reg_783(27),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(28),
      Q => tmp_1_cast_reg_783(28),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(29),
      Q => tmp_1_cast_reg_783(29),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(2),
      Q => tmp_1_cast_reg_783(2),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(30),
      Q => tmp_1_cast_reg_783(30),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(31),
      Q => tmp_1_cast_reg_783(31),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(3),
      Q => tmp_1_cast_reg_783(3),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(4),
      Q => tmp_1_cast_reg_783(4),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(5),
      Q => tmp_1_cast_reg_783(5),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(6),
      Q => tmp_1_cast_reg_783(6),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(7),
      Q => tmp_1_cast_reg_783(7),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(8),
      Q => tmp_1_cast_reg_783(8),
      R => '0'
    );
\tmp_1_cast_reg_783_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => disp_out(9),
      Q => tmp_1_cast_reg_783(9),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(0),
      Q => tmp_2_cast_reg_788(0),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(10),
      Q => tmp_2_cast_reg_788(10),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(11),
      Q => tmp_2_cast_reg_788(11),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(12),
      Q => tmp_2_cast_reg_788(12),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(13),
      Q => tmp_2_cast_reg_788(13),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(14),
      Q => tmp_2_cast_reg_788(14),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(15),
      Q => tmp_2_cast_reg_788(15),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(16),
      Q => tmp_2_cast_reg_788(16),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(17),
      Q => tmp_2_cast_reg_788(17),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(18),
      Q => tmp_2_cast_reg_788(18),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(19),
      Q => tmp_2_cast_reg_788(19),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(1),
      Q => tmp_2_cast_reg_788(1),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(20),
      Q => tmp_2_cast_reg_788(20),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(21),
      Q => tmp_2_cast_reg_788(21),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(22),
      Q => tmp_2_cast_reg_788(22),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(23),
      Q => tmp_2_cast_reg_788(23),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(24),
      Q => tmp_2_cast_reg_788(24),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(25),
      Q => tmp_2_cast_reg_788(25),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(26),
      Q => tmp_2_cast_reg_788(26),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(27),
      Q => tmp_2_cast_reg_788(27),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(28),
      Q => tmp_2_cast_reg_788(28),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(29),
      Q => tmp_2_cast_reg_788(29),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(2),
      Q => tmp_2_cast_reg_788(2),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(30),
      Q => tmp_2_cast_reg_788(30),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(31),
      Q => tmp_2_cast_reg_788(31),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(3),
      Q => tmp_2_cast_reg_788(3),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(4),
      Q => tmp_2_cast_reg_788(4),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(5),
      Q => tmp_2_cast_reg_788(5),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(6),
      Q => tmp_2_cast_reg_788(6),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(7),
      Q => tmp_2_cast_reg_788(7),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(8),
      Q => tmp_2_cast_reg_788(8),
      R => '0'
    );
\tmp_2_cast_reg_788_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_right(9),
      Q => tmp_2_cast_reg_788(9),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(0),
      Q => tmp_3_cast_reg_793(0),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(10),
      Q => tmp_3_cast_reg_793(10),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(11),
      Q => tmp_3_cast_reg_793(11),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(12),
      Q => tmp_3_cast_reg_793(12),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(13),
      Q => tmp_3_cast_reg_793(13),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(14),
      Q => tmp_3_cast_reg_793(14),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(15),
      Q => tmp_3_cast_reg_793(15),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(16),
      Q => tmp_3_cast_reg_793(16),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(17),
      Q => tmp_3_cast_reg_793(17),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(18),
      Q => tmp_3_cast_reg_793(18),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(19),
      Q => tmp_3_cast_reg_793(19),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(1),
      Q => tmp_3_cast_reg_793(1),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(20),
      Q => tmp_3_cast_reg_793(20),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(21),
      Q => tmp_3_cast_reg_793(21),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(22),
      Q => tmp_3_cast_reg_793(22),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(23),
      Q => tmp_3_cast_reg_793(23),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(24),
      Q => tmp_3_cast_reg_793(24),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(25),
      Q => tmp_3_cast_reg_793(25),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(26),
      Q => tmp_3_cast_reg_793(26),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(27),
      Q => tmp_3_cast_reg_793(27),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(28),
      Q => tmp_3_cast_reg_793(28),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(29),
      Q => tmp_3_cast_reg_793(29),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(2),
      Q => tmp_3_cast_reg_793(2),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(30),
      Q => tmp_3_cast_reg_793(30),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(31),
      Q => tmp_3_cast_reg_793(31),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(3),
      Q => tmp_3_cast_reg_793(3),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(4),
      Q => tmp_3_cast_reg_793(4),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(5),
      Q => tmp_3_cast_reg_793(5),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(6),
      Q => tmp_3_cast_reg_793(6),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(7),
      Q => tmp_3_cast_reg_793(7),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(8),
      Q => tmp_3_cast_reg_793(8),
      R => '0'
    );
\tmp_3_cast_reg_793_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => img_left(9),
      Q => tmp_3_cast_reg_793(9),
      R => '0'
    );
tmp_3_i_i_fu_599_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(8),
      A(28) => A(8),
      A(27) => A(8),
      A(26) => A(8),
      A(25) => A(8),
      A(24) => A(8),
      A(23) => A(8),
      A(22) => A(8),
      A(21) => A(8),
      A(20) => A(8),
      A(19) => A(8),
      A(18) => A(8),
      A(17) => A(8),
      A(16) => A(8),
      A(15) => A(8),
      A(14) => A(8),
      A(13) => A(8),
      A(12) => A(8),
      A(11) => A(8),
      A(10) => A(8),
      A(9) => A(8),
      A(8 downto 0) => A(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_3_i_i_fu_599_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_3_i_i_fu_599_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(8),
      C(46) => C(8),
      C(45) => C(8),
      C(44) => C(8),
      C(43) => C(8),
      C(42) => C(8),
      C(41) => C(8),
      C(40) => C(8),
      C(39) => C(8),
      C(38) => C(8),
      C(37) => C(8),
      C(36) => C(8),
      C(35) => C(8),
      C(34) => C(8),
      C(33) => C(8),
      C(32) => C(8),
      C(31) => C(8),
      C(30) => C(8),
      C(29) => C(8),
      C(28) => C(8),
      C(27) => C(8),
      C(26) => C(8),
      C(25) => C(8),
      C(24) => C(8),
      C(23) => C(8),
      C(22) => C(8),
      C(21) => C(8),
      C(20) => C(8),
      C(19) => C(8),
      C(18) => C(8),
      C(17) => C(8),
      C(16) => C(8),
      C(15) => C(8),
      C(14) => C(8),
      C(13) => C(8),
      C(12) => C(8),
      C(11) => C(8),
      C(10) => C(8),
      C(9) => C(8),
      C(8 downto 0) => C(8 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_3_i_i_fu_599_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_3_i_i_fu_599_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_NS_fsm122_out,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_3_i_i_fu_599_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp_3_i_i_fu_599_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp_3_i_i_fu_599_p2_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => \tmp_3_i_i_fu_599_p2__0\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_3_i_i_fu_599_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_3_i_i_fu_599_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_3_i_i_fu_599_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_3_i_i_fu_599_p2_UNDERFLOW_UNCONNECTED
    );
tmp_3_i_i_fu_599_p2_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_3_i_i_fu_599_p2_i_2_n_2,
      CO(3 downto 0) => NLW_tmp_3_i_i_fu_599_p2_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp_3_i_i_fu_599_p2_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => C(8),
      S(3 downto 1) => B"000",
      S(0) => tmp_3_i_i_fu_599_p2_i_4_n_2
    );
tmp_3_i_i_fu_599_p2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      I1 => nj_reg_844(3),
      O => tmp_3_i_i_fu_599_p2_i_10_n_2
    );
tmp_3_i_i_fu_599_p2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      I1 => nj_reg_844(2),
      O => tmp_3_i_i_fu_599_p2_i_11_n_2
    );
tmp_3_i_i_fu_599_p2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nj_reg_844(1),
      I1 => dj_i_i_reg_303(1),
      O => tmp_3_i_i_fu_599_p2_i_12_n_2
    );
tmp_3_i_i_fu_599_p2_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nj_reg_844(0),
      I1 => dj_i_i_reg_303(0),
      O => tmp_3_i_i_fu_599_p2_i_13_n_2
    );
tmp_3_i_i_fu_599_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_3_i_i_fu_599_p2_i_3_n_2,
      CO(3) => tmp_3_i_i_fu_599_p2_i_2_n_2,
      CO(2) => tmp_3_i_i_fu_599_p2_i_2_n_3,
      CO(1) => tmp_3_i_i_fu_599_p2_i_2_n_4,
      CO(0) => tmp_3_i_i_fu_599_p2_i_2_n_5,
      CYINIT => '0',
      DI(3 downto 0) => nj_reg_844(6 downto 3),
      O(3 downto 0) => C(7 downto 4),
      S(3) => tmp_3_i_i_fu_599_p2_i_5_n_2,
      S(2) => tmp_3_i_i_fu_599_p2_i_6_n_2,
      S(1) => tmp_3_i_i_fu_599_p2_i_7_n_2,
      S(0) => tmp_3_i_i_fu_599_p2_i_8_n_2
    );
tmp_3_i_i_fu_599_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_3_i_i_fu_599_p2_i_3_n_2,
      CO(2) => tmp_3_i_i_fu_599_p2_i_3_n_3,
      CO(1) => tmp_3_i_i_fu_599_p2_i_3_n_4,
      CO(0) => tmp_3_i_i_fu_599_p2_i_3_n_5,
      CYINIT => '0',
      DI(3) => tmp_3_i_i_fu_599_p2_i_9_n_2,
      DI(2) => dj_i_i_reg_303(2),
      DI(1 downto 0) => nj_reg_844(1 downto 0),
      O(3 downto 0) => C(3 downto 0),
      S(3) => tmp_3_i_i_fu_599_p2_i_10_n_2,
      S(2) => tmp_3_i_i_fu_599_p2_i_11_n_2,
      S(1) => tmp_3_i_i_fu_599_p2_i_12_n_2,
      S(0) => tmp_3_i_i_fu_599_p2_i_13_n_2
    );
tmp_3_i_i_fu_599_p2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nj_reg_844(7),
      I1 => nj_reg_844(8),
      O => tmp_3_i_i_fu_599_p2_i_4_n_2
    );
tmp_3_i_i_fu_599_p2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nj_reg_844(6),
      I1 => nj_reg_844(7),
      O => tmp_3_i_i_fu_599_p2_i_5_n_2
    );
tmp_3_i_i_fu_599_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nj_reg_844(5),
      I1 => nj_reg_844(6),
      O => tmp_3_i_i_fu_599_p2_i_6_n_2
    );
tmp_3_i_i_fu_599_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nj_reg_844(4),
      I1 => nj_reg_844(5),
      O => tmp_3_i_i_fu_599_p2_i_7_n_2
    );
tmp_3_i_i_fu_599_p2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nj_reg_844(3),
      I1 => nj_reg_844(4),
      O => tmp_3_i_i_fu_599_p2_i_8_n_2
    );
tmp_3_i_i_fu_599_p2_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      O => tmp_3_i_i_fu_599_p2_i_9_n_2
    );
\tmp_4_i9_reg_825[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(0),
      I1 => \j_i_reg_244_reg_n_2_[0]\,
      O => \tmp_4_i9_reg_825[11]_i_10_n_2\
    );
\tmp_4_i9_reg_825[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(6),
      I1 => ci_fu_405_p2(10),
      O => \tmp_4_i9_reg_825[11]_i_3_n_2\
    );
\tmp_4_i9_reg_825[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(5),
      I1 => ci_fu_405_p2(9),
      O => \tmp_4_i9_reg_825[11]_i_4_n_2\
    );
\tmp_4_i9_reg_825[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(4),
      I1 => ci_fu_405_p2(8),
      O => \tmp_4_i9_reg_825[11]_i_5_n_2\
    );
\tmp_4_i9_reg_825[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(3),
      I1 => ci_fu_405_p2(7),
      O => \tmp_4_i9_reg_825[11]_i_6_n_2\
    );
\tmp_4_i9_reg_825[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(3),
      I1 => \j_i_reg_244_reg_n_2_[3]\,
      O => \tmp_4_i9_reg_825[11]_i_7_n_2\
    );
\tmp_4_i9_reg_825[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(2),
      I1 => \j_i_reg_244_reg_n_2_[2]\,
      O => \tmp_4_i9_reg_825[11]_i_8_n_2\
    );
\tmp_4_i9_reg_825[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(1),
      I1 => \j_i_reg_244_reg_n_2_[1]\,
      O => \tmp_4_i9_reg_825[11]_i_9_n_2\
    );
\tmp_4_i9_reg_825[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(4),
      I1 => \j_i_reg_244_reg_n_2_[4]\,
      O => \tmp_4_i9_reg_825[15]_i_10_n_2\
    );
\tmp_4_i9_reg_825[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(10),
      I1 => ci_fu_405_p2(14),
      O => \tmp_4_i9_reg_825[15]_i_3_n_2\
    );
\tmp_4_i9_reg_825[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(9),
      I1 => ci_fu_405_p2(13),
      O => \tmp_4_i9_reg_825[15]_i_4_n_2\
    );
\tmp_4_i9_reg_825[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(8),
      I1 => ci_fu_405_p2(12),
      O => \tmp_4_i9_reg_825[15]_i_5_n_2\
    );
\tmp_4_i9_reg_825[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(7),
      I1 => ci_fu_405_p2(11),
      O => \tmp_4_i9_reg_825[15]_i_6_n_2\
    );
\tmp_4_i9_reg_825[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(7),
      I1 => \j_i_reg_244_reg_n_2_[7]\,
      O => \tmp_4_i9_reg_825[15]_i_7_n_2\
    );
\tmp_4_i9_reg_825[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(6),
      I1 => \j_i_reg_244_reg_n_2_[6]\,
      O => \tmp_4_i9_reg_825[15]_i_8_n_2\
    );
\tmp_4_i9_reg_825[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_232(5),
      I1 => \j_i_reg_244_reg_n_2_[5]\,
      O => \tmp_4_i9_reg_825[15]_i_9_n_2\
    );
\tmp_4_i9_reg_825[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(14),
      O => \tmp_4_i9_reg_825[19]_i_3_n_2\
    );
\tmp_4_i9_reg_825[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(13),
      O => \tmp_4_i9_reg_825[19]_i_4_n_2\
    );
\tmp_4_i9_reg_825[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(12),
      O => \tmp_4_i9_reg_825[19]_i_5_n_2\
    );
\tmp_4_i9_reg_825[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(11),
      I1 => ci_fu_405_p2(15),
      O => \tmp_4_i9_reg_825[19]_i_6_n_2\
    );
\tmp_4_i9_reg_825[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \tmp_4_i9_reg_825[21]_i_3_n_2\,
      I2 => \j_i_reg_244_reg_n_2_[3]\,
      I3 => \j_i_reg_244_reg_n_2_[1]\,
      I4 => \j_i_reg_244_reg_n_2_[4]\,
      I5 => \j_i_reg_244_reg_n_2_[2]\,
      O => tmp_4_i9_reg_8251
    );
\tmp_4_i9_reg_825[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \j_i_reg_244_reg_n_2_[6]\,
      I1 => \j_i_reg_244_reg_n_2_[0]\,
      I2 => \j_i_reg_244_reg_n_2_[7]\,
      I3 => \j_i_reg_244_reg_n_2_[5]\,
      O => \tmp_4_i9_reg_825[21]_i_3_n_2\
    );
\tmp_4_i9_reg_825[21]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(15),
      O => \tmp_4_i9_reg_825[21]_i_5_n_2\
    );
\tmp_4_i9_reg_825[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(0),
      O => p_0_in(1)
    );
\tmp_4_i9_reg_825[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(2),
      O => p_0_in(3)
    );
\tmp_4_i9_reg_825[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(1),
      O => p_0_in(2)
    );
\tmp_4_i9_reg_825[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(2),
      I1 => ci_fu_405_p2(6),
      O => \tmp_4_i9_reg_825[7]_i_2_n_2\
    );
\tmp_4_i9_reg_825[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(1),
      I1 => ci_fu_405_p2(5),
      O => \tmp_4_i9_reg_825[7]_i_3_n_2\
    );
\tmp_4_i9_reg_825[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ci_fu_405_p2(0),
      I1 => ci_fu_405_p2(4),
      O => \tmp_4_i9_reg_825[7]_i_4_n_2\
    );
\tmp_4_i9_reg_825[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ci_fu_405_p2(3),
      O => p_0_in(4)
    );
\tmp_4_i9_reg_825_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(10),
      Q => tmp_4_i9_reg_825(10),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(11),
      Q => tmp_4_i9_reg_825(11),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[7]_i_1_n_2\,
      CO(3) => \tmp_4_i9_reg_825_reg[11]_i_1_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[11]_i_1_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[11]_i_1_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ci_fu_405_p2(6 downto 3),
      O(3 downto 0) => tmp_4_i9_fu_435_p2(11 downto 8),
      S(3) => \tmp_4_i9_reg_825[11]_i_3_n_2\,
      S(2) => \tmp_4_i9_reg_825[11]_i_4_n_2\,
      S(1) => \tmp_4_i9_reg_825[11]_i_5_n_2\,
      S(0) => \tmp_4_i9_reg_825[11]_i_6_n_2\
    );
\tmp_4_i9_reg_825_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_4_i9_reg_825_reg[11]_i_2_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[11]_i_2_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[11]_i_2_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_232(3 downto 0),
      O(3 downto 0) => ci_fu_405_p2(3 downto 0),
      S(3) => \tmp_4_i9_reg_825[11]_i_7_n_2\,
      S(2) => \tmp_4_i9_reg_825[11]_i_8_n_2\,
      S(1) => \tmp_4_i9_reg_825[11]_i_9_n_2\,
      S(0) => \tmp_4_i9_reg_825[11]_i_10_n_2\
    );
\tmp_4_i9_reg_825_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(12),
      Q => tmp_4_i9_reg_825(12),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(13),
      Q => tmp_4_i9_reg_825(13),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(14),
      Q => tmp_4_i9_reg_825(14),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(15),
      Q => tmp_4_i9_reg_825(15),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[11]_i_1_n_2\,
      CO(3) => \tmp_4_i9_reg_825_reg[15]_i_1_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[15]_i_1_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[15]_i_1_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ci_fu_405_p2(10 downto 7),
      O(3 downto 0) => tmp_4_i9_fu_435_p2(15 downto 12),
      S(3) => \tmp_4_i9_reg_825[15]_i_3_n_2\,
      S(2) => \tmp_4_i9_reg_825[15]_i_4_n_2\,
      S(1) => \tmp_4_i9_reg_825[15]_i_5_n_2\,
      S(0) => \tmp_4_i9_reg_825[15]_i_6_n_2\
    );
\tmp_4_i9_reg_825_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[11]_i_2_n_2\,
      CO(3) => \tmp_4_i9_reg_825_reg[15]_i_2_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[15]_i_2_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[15]_i_2_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_232(7 downto 4),
      O(3 downto 0) => ci_fu_405_p2(7 downto 4),
      S(3) => \tmp_4_i9_reg_825[15]_i_7_n_2\,
      S(2) => \tmp_4_i9_reg_825[15]_i_8_n_2\,
      S(1) => \tmp_4_i9_reg_825[15]_i_9_n_2\,
      S(0) => \tmp_4_i9_reg_825[15]_i_10_n_2\
    );
\tmp_4_i9_reg_825_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(16),
      Q => tmp_4_i9_reg_825(16),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(17),
      Q => tmp_4_i9_reg_825(17),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(18),
      Q => tmp_4_i9_reg_825(18),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(19),
      Q => tmp_4_i9_reg_825(19),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[15]_i_1_n_2\,
      CO(3) => \tmp_4_i9_reg_825_reg[19]_i_1_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[19]_i_1_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[19]_i_1_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ci_fu_405_p2(14 downto 11),
      O(3 downto 0) => tmp_4_i9_fu_435_p2(19 downto 16),
      S(3) => \tmp_4_i9_reg_825[19]_i_3_n_2\,
      S(2) => \tmp_4_i9_reg_825[19]_i_4_n_2\,
      S(1) => \tmp_4_i9_reg_825[19]_i_5_n_2\,
      S(0) => \tmp_4_i9_reg_825[19]_i_6_n_2\
    );
\tmp_4_i9_reg_825_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[15]_i_2_n_2\,
      CO(3) => \tmp_4_i9_reg_825_reg[19]_i_2_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[19]_i_2_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[19]_i_2_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[19]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ci_fu_405_p2(11 downto 8),
      S(3 downto 0) => phi_mul_reg_232(11 downto 8)
    );
\tmp_4_i9_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(1),
      Q => tmp_4_i9_reg_825(1),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(20),
      Q => tmp_4_i9_reg_825(20),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(21),
      Q => tmp_4_i9_reg_825(21),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[19]_i_1_n_2\,
      CO(3 downto 1) => \NLW_tmp_4_i9_reg_825_reg[21]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_4_i9_reg_825_reg[21]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ci_fu_405_p2(15),
      O(3 downto 2) => \NLW_tmp_4_i9_reg_825_reg[21]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_4_i9_fu_435_p2(21 downto 20),
      S(3 downto 1) => B"001",
      S(0) => \tmp_4_i9_reg_825[21]_i_5_n_2\
    );
\tmp_4_i9_reg_825_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[19]_i_2_n_2\,
      CO(3) => \NLW_tmp_4_i9_reg_825_reg[21]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \tmp_4_i9_reg_825_reg[21]_i_4_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[21]_i_4_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[21]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ci_fu_405_p2(15 downto 12),
      S(3 downto 0) => phi_mul_reg_232(15 downto 12)
    );
\tmp_4_i9_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(2),
      Q => tmp_4_i9_reg_825(2),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(3),
      Q => tmp_4_i9_reg_825(3),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_4_i9_reg_825_reg[3]_i_1_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[3]_i_1_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[3]_i_1_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in(1),
      DI(0) => '0',
      O(3 downto 1) => tmp_4_i9_fu_435_p2(3 downto 1),
      O(0) => \NLW_tmp_4_i9_reg_825_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => p_0_in(3 downto 2),
      S(1) => ci_fu_405_p2(0),
      S(0) => '0'
    );
\tmp_4_i9_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(4),
      Q => tmp_4_i9_reg_825(4),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(5),
      Q => tmp_4_i9_reg_825(5),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(6),
      Q => tmp_4_i9_reg_825(6),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(7),
      Q => tmp_4_i9_reg_825(7),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i9_reg_825_reg[3]_i_1_n_2\,
      CO(3) => \tmp_4_i9_reg_825_reg[7]_i_1_n_2\,
      CO(2) => \tmp_4_i9_reg_825_reg[7]_i_1_n_3\,
      CO(1) => \tmp_4_i9_reg_825_reg[7]_i_1_n_4\,
      CO(0) => \tmp_4_i9_reg_825_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => ci_fu_405_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp_4_i9_fu_435_p2(7 downto 4),
      S(3) => \tmp_4_i9_reg_825[7]_i_2_n_2\,
      S(2) => \tmp_4_i9_reg_825[7]_i_3_n_2\,
      S(1) => \tmp_4_i9_reg_825[7]_i_4_n_2\,
      S(0) => p_0_in(4)
    );
\tmp_4_i9_reg_825_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(8),
      Q => tmp_4_i9_reg_825(8),
      R => '0'
    );
\tmp_4_i9_reg_825_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_4_i9_reg_8251,
      D => tmp_4_i9_fu_435_p2(9),
      Q => tmp_4_i9_reg_825(9),
      R => '0'
    );
\tmp_7_i_i_i_reg_863[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => \tmp_7_i_i_i_reg_863[0]_i_2_n_2\,
      I1 => A(7),
      I2 => A(8),
      I3 => ap_NS_fsm122_out,
      I4 => tmp_7_i_i_i_reg_863,
      O => \tmp_7_i_i_i_reg_863[0]_i_1_n_2\
    );
\tmp_7_i_i_i_reg_863[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => A(4),
      I1 => A(5),
      I2 => A(2),
      I3 => A(3),
      I4 => A(6),
      O => \tmp_7_i_i_i_reg_863[0]_i_2_n_2\
    );
\tmp_7_i_i_i_reg_863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_7_i_i_i_reg_863[0]_i_1_n_2\,
      Q => tmp_7_i_i_i_reg_863,
      R => '0'
    );
\tmp_8_i_i_i_8_reg_883[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
        port map (
      I0 => clj_fu_521_p2(5),
      I1 => clj_fu_521_p2(7),
      I2 => clj_fu_521_p2(6),
      I3 => \tmp_8_i_i_i_8_reg_883[0]_i_2_n_2\,
      I4 => \tmp_8_i_i_i_8_reg_883[0]_i_3_n_2\,
      O => tmp_8_i_i_i_8_fu_569_p2
    );
\tmp_8_i_i_i_8_reg_883[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => clj_fu_521_p2(4),
      I1 => clj_fu_521_p2(1),
      I2 => clj_fu_521_p2(0),
      I3 => clj_fu_521_p2(2),
      I4 => clj_fu_521_p2(3),
      O => \tmp_8_i_i_i_8_reg_883[0]_i_2_n_2\
    );
\tmp_8_i_i_i_8_reg_883[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => tmp_7_i_i_i_reg_863,
      I1 => clj_fu_521_p2(8),
      I2 => cli_reg_857(8),
      O => \tmp_8_i_i_i_8_reg_883[0]_i_3_n_2\
    );
\tmp_8_i_i_i_8_reg_883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IMG_BUS_addr_1_reg_8890,
      D => tmp_8_i_i_i_8_fu_569_p2,
      Q => tmp_8_i_i_i_8_reg_883,
      R => '0'
    );
tmp_i_i_9_fu_575_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(8),
      A(28) => A(8),
      A(27) => A(8),
      A(26) => A(8),
      A(25) => A(8),
      A(24) => A(8),
      A(23) => A(8),
      A(22) => A(8),
      A(21) => A(8),
      A(20) => A(8),
      A(19) => A(8),
      A(18) => A(8),
      A(17) => A(8),
      A(16) => A(8),
      A(15) => A(8),
      A(14) => A(8),
      A(13) => A(8),
      A(12) => A(8),
      A(11) => A(8),
      A(10) => A(8),
      A(9) => A(8),
      A(8 downto 0) => A(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_i_i_9_fu_575_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_i_i_9_fu_575_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => clj_fu_521_p2(8),
      C(46) => clj_fu_521_p2(8),
      C(45) => clj_fu_521_p2(8),
      C(44) => clj_fu_521_p2(8),
      C(43) => clj_fu_521_p2(8),
      C(42) => clj_fu_521_p2(8),
      C(41) => clj_fu_521_p2(8),
      C(40) => clj_fu_521_p2(8),
      C(39) => clj_fu_521_p2(8),
      C(38) => clj_fu_521_p2(8),
      C(37) => clj_fu_521_p2(8),
      C(36) => clj_fu_521_p2(8),
      C(35) => clj_fu_521_p2(8),
      C(34) => clj_fu_521_p2(8),
      C(33) => clj_fu_521_p2(8),
      C(32) => clj_fu_521_p2(8),
      C(31) => clj_fu_521_p2(8),
      C(30) => clj_fu_521_p2(8),
      C(29) => clj_fu_521_p2(8),
      C(28) => clj_fu_521_p2(8),
      C(27) => clj_fu_521_p2(8),
      C(26) => clj_fu_521_p2(8),
      C(25) => clj_fu_521_p2(8),
      C(24) => clj_fu_521_p2(8),
      C(23) => clj_fu_521_p2(8),
      C(22) => clj_fu_521_p2(8),
      C(21) => clj_fu_521_p2(8),
      C(20) => clj_fu_521_p2(8),
      C(19) => clj_fu_521_p2(8),
      C(18) => clj_fu_521_p2(8),
      C(17) => clj_fu_521_p2(8),
      C(16) => clj_fu_521_p2(8),
      C(15) => clj_fu_521_p2(8),
      C(14) => clj_fu_521_p2(8),
      C(13) => clj_fu_521_p2(8),
      C(12) => clj_fu_521_p2(8),
      C(11) => clj_fu_521_p2(8),
      C(10) => clj_fu_521_p2(8),
      C(9) => clj_fu_521_p2(8),
      C(8 downto 0) => clj_fu_521_p2(8 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_i_i_9_fu_575_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_i_i_9_fu_575_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_NS_fsm122_out,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_i_i_9_fu_575_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp_i_i_9_fu_575_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp_i_i_9_fu_575_p2_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => \tmp_i_i_9_fu_575_p2__0\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_i_i_9_fu_575_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_i_i_9_fu_575_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_i_i_9_fu_575_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_i_i_9_fu_575_p2_UNDERFLOW_UNCONNECTED
    );
tmp_i_i_9_fu_575_p2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \di_i_i_reg_279_reg_n_2_[0]\,
      I2 => \di_i_i_reg_279_reg_n_2_[1]\,
      I3 => \di_i_i_reg_279_reg_n_2_[2]\,
      O => ap_NS_fsm122_out
    );
tmp_i_i_9_fu_575_p2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => li_cast_i_i_reg_849(5),
      I1 => li_cast_i_i_reg_849(6),
      O => tmp_i_i_9_fu_575_p2_i_10_n_2
    );
tmp_i_i_9_fu_575_p2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => li_cast_i_i_reg_849(4),
      I1 => li_cast_i_i_reg_849(5),
      O => tmp_i_i_9_fu_575_p2_i_11_n_2
    );
tmp_i_i_9_fu_575_p2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => li_cast_i_i_reg_849(3),
      I1 => li_cast_i_i_reg_849(4),
      O => tmp_i_i_9_fu_575_p2_i_12_n_2
    );
tmp_i_i_9_fu_575_p2_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \di_i_i_reg_279_reg_n_2_[2]\,
      O => tmp_i_i_9_fu_575_p2_i_13_n_2
    );
tmp_i_i_9_fu_575_p2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => li_cast_i_i_reg_849(2),
      I1 => li_cast_i_i_reg_849(3),
      O => tmp_i_i_9_fu_575_p2_i_14_n_2
    );
tmp_i_i_9_fu_575_p2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => li_cast_i_i_reg_849(2),
      I1 => \di_i_i_reg_279_reg_n_2_[2]\,
      O => tmp_i_i_9_fu_575_p2_i_15_n_2
    );
tmp_i_i_9_fu_575_p2_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \di_i_i_reg_279_reg_n_2_[1]\,
      I1 => li_cast_i_i_reg_849(1),
      O => tmp_i_i_9_fu_575_p2_i_16_n_2
    );
tmp_i_i_9_fu_575_p2_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \di_i_i_reg_279_reg_n_2_[0]\,
      I1 => li_cast_i_i_reg_849(0),
      O => tmp_i_i_9_fu_575_p2_i_17_n_2
    );
tmp_i_i_9_fu_575_p2_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_cast_i_reg_811(7),
      O => tmp_i_i_9_fu_575_p2_i_18_n_2
    );
tmp_i_i_9_fu_575_p2_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(6),
      I1 => j_cast_i_reg_811(7),
      O => tmp_i_i_9_fu_575_p2_i_19_n_2
    );
tmp_i_i_9_fu_575_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_i_i_9_fu_575_p2_i_3_n_2,
      CO(3 downto 0) => NLW_tmp_i_i_9_fu_575_p2_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp_i_i_9_fu_575_p2_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => A(8),
      S(3 downto 1) => B"000",
      S(0) => tmp_i_i_9_fu_575_p2_i_8_n_2
    );
tmp_i_i_9_fu_575_p2_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(5),
      I1 => j_cast_i_reg_811(6),
      O => tmp_i_i_9_fu_575_p2_i_20_n_2
    );
tmp_i_i_9_fu_575_p2_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(4),
      I1 => j_cast_i_reg_811(5),
      O => tmp_i_i_9_fu_575_p2_i_21_n_2
    );
tmp_i_i_9_fu_575_p2_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_cast_i_reg_811(3),
      I1 => j_cast_i_reg_811(4),
      O => tmp_i_i_9_fu_575_p2_i_22_n_2
    );
tmp_i_i_9_fu_575_p2_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      O => tmp_i_i_9_fu_575_p2_i_23_n_2
    );
tmp_i_i_9_fu_575_p2_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      I1 => j_cast_i_reg_811(3),
      O => tmp_i_i_9_fu_575_p2_i_24_n_2
    );
tmp_i_i_9_fu_575_p2_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dj_i_i_reg_303(2),
      I1 => j_cast_i_reg_811(2),
      O => tmp_i_i_9_fu_575_p2_i_25_n_2
    );
tmp_i_i_9_fu_575_p2_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_cast_i_reg_811(1),
      I1 => dj_i_i_reg_303(1),
      O => tmp_i_i_9_fu_575_p2_i_26_n_2
    );
tmp_i_i_9_fu_575_p2_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_cast_i_reg_811(0),
      I1 => dj_i_i_reg_303(0),
      O => tmp_i_i_9_fu_575_p2_i_27_n_2
    );
tmp_i_i_9_fu_575_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_i_i_9_fu_575_p2_i_4_n_2,
      CO(3) => tmp_i_i_9_fu_575_p2_i_3_n_2,
      CO(2) => tmp_i_i_9_fu_575_p2_i_3_n_3,
      CO(1) => tmp_i_i_9_fu_575_p2_i_3_n_4,
      CO(0) => tmp_i_i_9_fu_575_p2_i_3_n_5,
      CYINIT => '0',
      DI(3 downto 0) => li_cast_i_i_reg_849(6 downto 3),
      O(3 downto 0) => A(7 downto 4),
      S(3) => tmp_i_i_9_fu_575_p2_i_9_n_2,
      S(2) => tmp_i_i_9_fu_575_p2_i_10_n_2,
      S(1) => tmp_i_i_9_fu_575_p2_i_11_n_2,
      S(0) => tmp_i_i_9_fu_575_p2_i_12_n_2
    );
tmp_i_i_9_fu_575_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_i_i_9_fu_575_p2_i_4_n_2,
      CO(2) => tmp_i_i_9_fu_575_p2_i_4_n_3,
      CO(1) => tmp_i_i_9_fu_575_p2_i_4_n_4,
      CO(0) => tmp_i_i_9_fu_575_p2_i_4_n_5,
      CYINIT => '0',
      DI(3) => li_cast_i_i_reg_849(2),
      DI(2) => tmp_i_i_9_fu_575_p2_i_13_n_2,
      DI(1) => \di_i_i_reg_279_reg_n_2_[1]\,
      DI(0) => \di_i_i_reg_279_reg_n_2_[0]\,
      O(3 downto 0) => A(3 downto 0),
      S(3) => tmp_i_i_9_fu_575_p2_i_14_n_2,
      S(2) => tmp_i_i_9_fu_575_p2_i_15_n_2,
      S(1) => tmp_i_i_9_fu_575_p2_i_16_n_2,
      S(0) => tmp_i_i_9_fu_575_p2_i_17_n_2
    );
tmp_i_i_9_fu_575_p2_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_i_i_9_fu_575_p2_i_6_n_2,
      CO(3 downto 0) => NLW_tmp_i_i_9_fu_575_p2_i_5_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp_i_i_9_fu_575_p2_i_5_O_UNCONNECTED(3 downto 1),
      O(0) => clj_fu_521_p2(8),
      S(3 downto 1) => B"000",
      S(0) => tmp_i_i_9_fu_575_p2_i_18_n_2
    );
tmp_i_i_9_fu_575_p2_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_i_i_9_fu_575_p2_i_7_n_2,
      CO(3) => tmp_i_i_9_fu_575_p2_i_6_n_2,
      CO(2) => tmp_i_i_9_fu_575_p2_i_6_n_3,
      CO(1) => tmp_i_i_9_fu_575_p2_i_6_n_4,
      CO(0) => tmp_i_i_9_fu_575_p2_i_6_n_5,
      CYINIT => '0',
      DI(3 downto 0) => j_cast_i_reg_811(6 downto 3),
      O(3 downto 0) => clj_fu_521_p2(7 downto 4),
      S(3) => tmp_i_i_9_fu_575_p2_i_19_n_2,
      S(2) => tmp_i_i_9_fu_575_p2_i_20_n_2,
      S(1) => tmp_i_i_9_fu_575_p2_i_21_n_2,
      S(0) => tmp_i_i_9_fu_575_p2_i_22_n_2
    );
tmp_i_i_9_fu_575_p2_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_i_i_9_fu_575_p2_i_7_n_2,
      CO(2) => tmp_i_i_9_fu_575_p2_i_7_n_3,
      CO(1) => tmp_i_i_9_fu_575_p2_i_7_n_4,
      CO(0) => tmp_i_i_9_fu_575_p2_i_7_n_5,
      CYINIT => '0',
      DI(3) => tmp_i_i_9_fu_575_p2_i_23_n_2,
      DI(2) => dj_i_i_reg_303(2),
      DI(1 downto 0) => j_cast_i_reg_811(1 downto 0),
      O(3 downto 0) => clj_fu_521_p2(3 downto 0),
      S(3) => tmp_i_i_9_fu_575_p2_i_24_n_2,
      S(2) => tmp_i_i_9_fu_575_p2_i_25_n_2,
      S(1) => tmp_i_i_9_fu_575_p2_i_26_n_2,
      S(0) => tmp_i_i_9_fu_575_p2_i_27_n_2
    );
tmp_i_i_9_fu_575_p2_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => li_cast_i_i_reg_849(7),
      O => tmp_i_i_9_fu_575_p2_i_8_n_2
    );
tmp_i_i_9_fu_575_p2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => li_cast_i_i_reg_849(6),
      I1 => li_cast_i_i_reg_849(7),
      O => tmp_i_i_9_fu_575_p2_i_9_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    s_axi_IMG_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_IMG_BUS_AWVALID : in STD_LOGIC;
    s_axi_IMG_BUS_AWREADY : out STD_LOGIC;
    s_axi_IMG_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_IMG_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_IMG_BUS_WVALID : in STD_LOGIC;
    s_axi_IMG_BUS_WREADY : out STD_LOGIC;
    s_axi_IMG_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_IMG_BUS_BVALID : out STD_LOGIC;
    s_axi_IMG_BUS_BREADY : in STD_LOGIC;
    s_axi_IMG_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_IMG_BUS_ARVALID : in STD_LOGIC;
    s_axi_IMG_BUS_ARREADY : out STD_LOGIC;
    s_axi_IMG_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_IMG_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_IMG_BUS_RVALID : out STD_LOGIC;
    s_axi_IMG_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_IMG_BUS_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IMG_BUS_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_AWVALID : out STD_LOGIC;
    m_axi_IMG_BUS_AWREADY : in STD_LOGIC;
    m_axi_IMG_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_WLAST : out STD_LOGIC;
    m_axi_IMG_BUS_WVALID : out STD_LOGIC;
    m_axi_IMG_BUS_WREADY : in STD_LOGIC;
    m_axi_IMG_BUS_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_BVALID : in STD_LOGIC;
    m_axi_IMG_BUS_BREADY : out STD_LOGIC;
    m_axi_IMG_BUS_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IMG_BUS_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IMG_BUS_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IMG_BUS_ARVALID : out STD_LOGIC;
    m_axi_IMG_BUS_ARREADY : in STD_LOGIC;
    m_axi_IMG_BUS_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IMG_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IMG_BUS_RLAST : in STD_LOGIC;
    m_axi_IMG_BUS_RVALID : in STD_LOGIC;
    m_axi_IMG_BUS_RREADY : out STD_LOGIC;
    m_axi_COST_BUS_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_COST_BUS_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_AWVALID : out STD_LOGIC;
    m_axi_COST_BUS_AWREADY : in STD_LOGIC;
    m_axi_COST_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_WLAST : out STD_LOGIC;
    m_axi_COST_BUS_WVALID : out STD_LOGIC;
    m_axi_COST_BUS_WREADY : in STD_LOGIC;
    m_axi_COST_BUS_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_BVALID : in STD_LOGIC;
    m_axi_COST_BUS_BREADY : out STD_LOGIC;
    m_axi_COST_BUS_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_COST_BUS_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_COST_BUS_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_COST_BUS_ARVALID : out STD_LOGIC;
    m_axi_COST_BUS_ARREADY : in STD_LOGIC;
    m_axi_COST_BUS_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_COST_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_COST_BUS_RLAST : in STD_LOGIC;
    m_axi_COST_BUS_RVALID : in STD_LOGIC;
    m_axi_COST_BUS_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,comp_d_map,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of bd_0_hls_inst_0 : entity is "HLS";
  attribute x_core_info : string;
  attribute x_core_info of bd_0_hls_inst_0 : entity is "comp_d_map,Vivado 2018.3";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  signal NLW_U0_m_axi_COST_BUS_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_COST_BUS_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_COST_BUS_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_COST_BUS_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_COST_BUS_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_COST_BUS_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_IMG_BUS_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_IMG_BUS_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_IMG_BUS_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_IMG_BUS_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_IMG_BUS_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_IMG_BUS_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_COST_BUS_ADDR_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_COST_BUS_ARUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_COST_BUS_AWUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_COST_BUS_BUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_COST_BUS_CACHE_VALUE : integer;
  attribute C_M_AXI_COST_BUS_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_COST_BUS_DATA_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_COST_BUS_ID_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_COST_BUS_PROT_VALUE : integer;
  attribute C_M_AXI_COST_BUS_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_COST_BUS_RUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_COST_BUS_USER_VALUE : integer;
  attribute C_M_AXI_COST_BUS_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_COST_BUS_WUSER_WIDTH : integer;
  attribute C_M_AXI_COST_BUS_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IMG_BUS_ADDR_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IMG_BUS_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IMG_BUS_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IMG_BUS_BUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IMG_BUS_CACHE_VALUE : integer;
  attribute C_M_AXI_IMG_BUS_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_IMG_BUS_DATA_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IMG_BUS_ID_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IMG_BUS_PROT_VALUE : integer;
  attribute C_M_AXI_IMG_BUS_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_IMG_BUS_RUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IMG_BUS_USER_VALUE : integer;
  attribute C_M_AXI_IMG_BUS_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_IMG_BUS_WUSER_WIDTH : integer;
  attribute C_M_AXI_IMG_BUS_WUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_IMG_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_IMG_BUS_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_IMG_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_IMG_BUS_DATA_WIDTH of U0 : label is 32;
  attribute x_interface_info : string;
  attribute x_interface_info of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_IMG_BUS:m_axi_IMG_BUS:m_axi_COST_BUS, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute x_interface_info of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute x_interface_parameter of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute x_interface_info of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute x_interface_parameter of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute x_interface_info of m_axi_COST_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARREADY";
  attribute x_interface_info of m_axi_COST_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARVALID";
  attribute x_interface_info of m_axi_COST_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWREADY";
  attribute x_interface_info of m_axi_COST_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWVALID";
  attribute x_interface_info of m_axi_COST_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS BREADY";
  attribute x_interface_info of m_axi_COST_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS BVALID";
  attribute x_interface_info of m_axi_COST_BUS_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS RLAST";
  attribute x_interface_info of m_axi_COST_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS RREADY";
  attribute x_interface_info of m_axi_COST_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS RVALID";
  attribute x_interface_info of m_axi_COST_BUS_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS WLAST";
  attribute x_interface_info of m_axi_COST_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS WREADY";
  attribute x_interface_info of m_axi_COST_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS WVALID";
  attribute x_interface_info of m_axi_IMG_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARREADY";
  attribute x_interface_info of m_axi_IMG_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARVALID";
  attribute x_interface_info of m_axi_IMG_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWREADY";
  attribute x_interface_info of m_axi_IMG_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWVALID";
  attribute x_interface_info of m_axi_IMG_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS BREADY";
  attribute x_interface_info of m_axi_IMG_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS BVALID";
  attribute x_interface_info of m_axi_IMG_BUS_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS RLAST";
  attribute x_interface_info of m_axi_IMG_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS RREADY";
  attribute x_interface_info of m_axi_IMG_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS RVALID";
  attribute x_interface_info of m_axi_IMG_BUS_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS WLAST";
  attribute x_interface_info of m_axi_IMG_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS WREADY";
  attribute x_interface_info of m_axi_IMG_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS WVALID";
  attribute x_interface_info of s_axi_IMG_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS ARREADY";
  attribute x_interface_info of s_axi_IMG_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS ARVALID";
  attribute x_interface_info of s_axi_IMG_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS AWREADY";
  attribute x_interface_info of s_axi_IMG_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS AWVALID";
  attribute x_interface_info of s_axi_IMG_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS BREADY";
  attribute x_interface_info of s_axi_IMG_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS BVALID";
  attribute x_interface_info of s_axi_IMG_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS RREADY";
  attribute x_interface_info of s_axi_IMG_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS RVALID";
  attribute x_interface_info of s_axi_IMG_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS WREADY";
  attribute x_interface_info of s_axi_IMG_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS WVALID";
  attribute x_interface_info of m_axi_COST_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARADDR";
  attribute x_interface_info of m_axi_COST_BUS_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARBURST";
  attribute x_interface_info of m_axi_COST_BUS_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARCACHE";
  attribute x_interface_info of m_axi_COST_BUS_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARLEN";
  attribute x_interface_info of m_axi_COST_BUS_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARLOCK";
  attribute x_interface_info of m_axi_COST_BUS_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARPROT";
  attribute x_interface_info of m_axi_COST_BUS_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARQOS";
  attribute x_interface_info of m_axi_COST_BUS_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARREGION";
  attribute x_interface_info of m_axi_COST_BUS_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS ARSIZE";
  attribute x_interface_info of m_axi_COST_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWADDR";
  attribute x_interface_parameter of m_axi_COST_BUS_AWADDR : signal is "XIL_INTERFACENAME m_axi_COST_BUS, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_COST_BUS_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWBURST";
  attribute x_interface_info of m_axi_COST_BUS_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWCACHE";
  attribute x_interface_info of m_axi_COST_BUS_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWLEN";
  attribute x_interface_info of m_axi_COST_BUS_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWLOCK";
  attribute x_interface_info of m_axi_COST_BUS_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWPROT";
  attribute x_interface_info of m_axi_COST_BUS_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWQOS";
  attribute x_interface_info of m_axi_COST_BUS_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWREGION";
  attribute x_interface_info of m_axi_COST_BUS_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS AWSIZE";
  attribute x_interface_info of m_axi_COST_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS BRESP";
  attribute x_interface_info of m_axi_COST_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS RDATA";
  attribute x_interface_info of m_axi_COST_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS RRESP";
  attribute x_interface_info of m_axi_COST_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS WDATA";
  attribute x_interface_info of m_axi_COST_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_COST_BUS WSTRB";
  attribute x_interface_info of m_axi_IMG_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARADDR";
  attribute x_interface_info of m_axi_IMG_BUS_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARBURST";
  attribute x_interface_info of m_axi_IMG_BUS_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARCACHE";
  attribute x_interface_info of m_axi_IMG_BUS_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARLEN";
  attribute x_interface_info of m_axi_IMG_BUS_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARLOCK";
  attribute x_interface_info of m_axi_IMG_BUS_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARPROT";
  attribute x_interface_info of m_axi_IMG_BUS_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARQOS";
  attribute x_interface_info of m_axi_IMG_BUS_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARREGION";
  attribute x_interface_info of m_axi_IMG_BUS_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS ARSIZE";
  attribute x_interface_info of m_axi_IMG_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWADDR";
  attribute x_interface_parameter of m_axi_IMG_BUS_AWADDR : signal is "XIL_INTERFACENAME m_axi_IMG_BUS, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_IMG_BUS_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWBURST";
  attribute x_interface_info of m_axi_IMG_BUS_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWCACHE";
  attribute x_interface_info of m_axi_IMG_BUS_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWLEN";
  attribute x_interface_info of m_axi_IMG_BUS_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWLOCK";
  attribute x_interface_info of m_axi_IMG_BUS_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWPROT";
  attribute x_interface_info of m_axi_IMG_BUS_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWQOS";
  attribute x_interface_info of m_axi_IMG_BUS_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWREGION";
  attribute x_interface_info of m_axi_IMG_BUS_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS AWSIZE";
  attribute x_interface_info of m_axi_IMG_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS BRESP";
  attribute x_interface_info of m_axi_IMG_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS RDATA";
  attribute x_interface_info of m_axi_IMG_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS RRESP";
  attribute x_interface_info of m_axi_IMG_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS WDATA";
  attribute x_interface_info of m_axi_IMG_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_IMG_BUS WSTRB";
  attribute x_interface_info of s_axi_IMG_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS ARADDR";
  attribute x_interface_info of s_axi_IMG_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS AWADDR";
  attribute x_interface_parameter of s_axi_IMG_BUS_AWADDR : signal is "XIL_INTERFACENAME s_axi_IMG_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_IMG_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS BRESP";
  attribute x_interface_info of s_axi_IMG_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS RDATA";
  attribute x_interface_info of s_axi_IMG_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS RRESP";
  attribute x_interface_info of s_axi_IMG_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS WDATA";
  attribute x_interface_info of s_axi_IMG_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_IMG_BUS WSTRB";
begin
U0: entity work.bd_0_hls_inst_0_comp_d_map
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_COST_BUS_ARADDR(31 downto 0) => m_axi_COST_BUS_ARADDR(31 downto 0),
      m_axi_COST_BUS_ARBURST(1 downto 0) => m_axi_COST_BUS_ARBURST(1 downto 0),
      m_axi_COST_BUS_ARCACHE(3 downto 0) => m_axi_COST_BUS_ARCACHE(3 downto 0),
      m_axi_COST_BUS_ARID(0) => NLW_U0_m_axi_COST_BUS_ARID_UNCONNECTED(0),
      m_axi_COST_BUS_ARLEN(7 downto 0) => m_axi_COST_BUS_ARLEN(7 downto 0),
      m_axi_COST_BUS_ARLOCK(1 downto 0) => m_axi_COST_BUS_ARLOCK(1 downto 0),
      m_axi_COST_BUS_ARPROT(2 downto 0) => m_axi_COST_BUS_ARPROT(2 downto 0),
      m_axi_COST_BUS_ARQOS(3 downto 0) => m_axi_COST_BUS_ARQOS(3 downto 0),
      m_axi_COST_BUS_ARREADY => m_axi_COST_BUS_ARREADY,
      m_axi_COST_BUS_ARREGION(3 downto 0) => m_axi_COST_BUS_ARREGION(3 downto 0),
      m_axi_COST_BUS_ARSIZE(2 downto 0) => m_axi_COST_BUS_ARSIZE(2 downto 0),
      m_axi_COST_BUS_ARUSER(0) => NLW_U0_m_axi_COST_BUS_ARUSER_UNCONNECTED(0),
      m_axi_COST_BUS_ARVALID => m_axi_COST_BUS_ARVALID,
      m_axi_COST_BUS_AWADDR(31 downto 0) => m_axi_COST_BUS_AWADDR(31 downto 0),
      m_axi_COST_BUS_AWBURST(1 downto 0) => m_axi_COST_BUS_AWBURST(1 downto 0),
      m_axi_COST_BUS_AWCACHE(3 downto 0) => m_axi_COST_BUS_AWCACHE(3 downto 0),
      m_axi_COST_BUS_AWID(0) => NLW_U0_m_axi_COST_BUS_AWID_UNCONNECTED(0),
      m_axi_COST_BUS_AWLEN(7 downto 0) => m_axi_COST_BUS_AWLEN(7 downto 0),
      m_axi_COST_BUS_AWLOCK(1 downto 0) => m_axi_COST_BUS_AWLOCK(1 downto 0),
      m_axi_COST_BUS_AWPROT(2 downto 0) => m_axi_COST_BUS_AWPROT(2 downto 0),
      m_axi_COST_BUS_AWQOS(3 downto 0) => m_axi_COST_BUS_AWQOS(3 downto 0),
      m_axi_COST_BUS_AWREADY => m_axi_COST_BUS_AWREADY,
      m_axi_COST_BUS_AWREGION(3 downto 0) => m_axi_COST_BUS_AWREGION(3 downto 0),
      m_axi_COST_BUS_AWSIZE(2 downto 0) => m_axi_COST_BUS_AWSIZE(2 downto 0),
      m_axi_COST_BUS_AWUSER(0) => NLW_U0_m_axi_COST_BUS_AWUSER_UNCONNECTED(0),
      m_axi_COST_BUS_AWVALID => m_axi_COST_BUS_AWVALID,
      m_axi_COST_BUS_BID(0) => '0',
      m_axi_COST_BUS_BREADY => m_axi_COST_BUS_BREADY,
      m_axi_COST_BUS_BRESP(1 downto 0) => m_axi_COST_BUS_BRESP(1 downto 0),
      m_axi_COST_BUS_BUSER(0) => '0',
      m_axi_COST_BUS_BVALID => m_axi_COST_BUS_BVALID,
      m_axi_COST_BUS_RDATA(31 downto 0) => m_axi_COST_BUS_RDATA(31 downto 0),
      m_axi_COST_BUS_RID(0) => '0',
      m_axi_COST_BUS_RLAST => m_axi_COST_BUS_RLAST,
      m_axi_COST_BUS_RREADY => m_axi_COST_BUS_RREADY,
      m_axi_COST_BUS_RRESP(1 downto 0) => m_axi_COST_BUS_RRESP(1 downto 0),
      m_axi_COST_BUS_RUSER(0) => '0',
      m_axi_COST_BUS_RVALID => m_axi_COST_BUS_RVALID,
      m_axi_COST_BUS_WDATA(31 downto 0) => m_axi_COST_BUS_WDATA(31 downto 0),
      m_axi_COST_BUS_WID(0) => NLW_U0_m_axi_COST_BUS_WID_UNCONNECTED(0),
      m_axi_COST_BUS_WLAST => m_axi_COST_BUS_WLAST,
      m_axi_COST_BUS_WREADY => m_axi_COST_BUS_WREADY,
      m_axi_COST_BUS_WSTRB(3 downto 0) => m_axi_COST_BUS_WSTRB(3 downto 0),
      m_axi_COST_BUS_WUSER(0) => NLW_U0_m_axi_COST_BUS_WUSER_UNCONNECTED(0),
      m_axi_COST_BUS_WVALID => m_axi_COST_BUS_WVALID,
      m_axi_IMG_BUS_ARADDR(31 downto 0) => m_axi_IMG_BUS_ARADDR(31 downto 0),
      m_axi_IMG_BUS_ARBURST(1 downto 0) => m_axi_IMG_BUS_ARBURST(1 downto 0),
      m_axi_IMG_BUS_ARCACHE(3 downto 0) => m_axi_IMG_BUS_ARCACHE(3 downto 0),
      m_axi_IMG_BUS_ARID(0) => NLW_U0_m_axi_IMG_BUS_ARID_UNCONNECTED(0),
      m_axi_IMG_BUS_ARLEN(7 downto 0) => m_axi_IMG_BUS_ARLEN(7 downto 0),
      m_axi_IMG_BUS_ARLOCK(1 downto 0) => m_axi_IMG_BUS_ARLOCK(1 downto 0),
      m_axi_IMG_BUS_ARPROT(2 downto 0) => m_axi_IMG_BUS_ARPROT(2 downto 0),
      m_axi_IMG_BUS_ARQOS(3 downto 0) => m_axi_IMG_BUS_ARQOS(3 downto 0),
      m_axi_IMG_BUS_ARREADY => m_axi_IMG_BUS_ARREADY,
      m_axi_IMG_BUS_ARREGION(3 downto 0) => m_axi_IMG_BUS_ARREGION(3 downto 0),
      m_axi_IMG_BUS_ARSIZE(2 downto 0) => m_axi_IMG_BUS_ARSIZE(2 downto 0),
      m_axi_IMG_BUS_ARUSER(0) => NLW_U0_m_axi_IMG_BUS_ARUSER_UNCONNECTED(0),
      m_axi_IMG_BUS_ARVALID => m_axi_IMG_BUS_ARVALID,
      m_axi_IMG_BUS_AWADDR(31 downto 0) => m_axi_IMG_BUS_AWADDR(31 downto 0),
      m_axi_IMG_BUS_AWBURST(1 downto 0) => m_axi_IMG_BUS_AWBURST(1 downto 0),
      m_axi_IMG_BUS_AWCACHE(3 downto 0) => m_axi_IMG_BUS_AWCACHE(3 downto 0),
      m_axi_IMG_BUS_AWID(0) => NLW_U0_m_axi_IMG_BUS_AWID_UNCONNECTED(0),
      m_axi_IMG_BUS_AWLEN(7 downto 0) => m_axi_IMG_BUS_AWLEN(7 downto 0),
      m_axi_IMG_BUS_AWLOCK(1 downto 0) => m_axi_IMG_BUS_AWLOCK(1 downto 0),
      m_axi_IMG_BUS_AWPROT(2 downto 0) => m_axi_IMG_BUS_AWPROT(2 downto 0),
      m_axi_IMG_BUS_AWQOS(3 downto 0) => m_axi_IMG_BUS_AWQOS(3 downto 0),
      m_axi_IMG_BUS_AWREADY => m_axi_IMG_BUS_AWREADY,
      m_axi_IMG_BUS_AWREGION(3 downto 0) => m_axi_IMG_BUS_AWREGION(3 downto 0),
      m_axi_IMG_BUS_AWSIZE(2 downto 0) => m_axi_IMG_BUS_AWSIZE(2 downto 0),
      m_axi_IMG_BUS_AWUSER(0) => NLW_U0_m_axi_IMG_BUS_AWUSER_UNCONNECTED(0),
      m_axi_IMG_BUS_AWVALID => m_axi_IMG_BUS_AWVALID,
      m_axi_IMG_BUS_BID(0) => '0',
      m_axi_IMG_BUS_BREADY => m_axi_IMG_BUS_BREADY,
      m_axi_IMG_BUS_BRESP(1 downto 0) => m_axi_IMG_BUS_BRESP(1 downto 0),
      m_axi_IMG_BUS_BUSER(0) => '0',
      m_axi_IMG_BUS_BVALID => m_axi_IMG_BUS_BVALID,
      m_axi_IMG_BUS_RDATA(31 downto 0) => m_axi_IMG_BUS_RDATA(31 downto 0),
      m_axi_IMG_BUS_RID(0) => '0',
      m_axi_IMG_BUS_RLAST => m_axi_IMG_BUS_RLAST,
      m_axi_IMG_BUS_RREADY => m_axi_IMG_BUS_RREADY,
      m_axi_IMG_BUS_RRESP(1 downto 0) => m_axi_IMG_BUS_RRESP(1 downto 0),
      m_axi_IMG_BUS_RUSER(0) => '0',
      m_axi_IMG_BUS_RVALID => m_axi_IMG_BUS_RVALID,
      m_axi_IMG_BUS_WDATA(31 downto 0) => m_axi_IMG_BUS_WDATA(31 downto 0),
      m_axi_IMG_BUS_WID(0) => NLW_U0_m_axi_IMG_BUS_WID_UNCONNECTED(0),
      m_axi_IMG_BUS_WLAST => m_axi_IMG_BUS_WLAST,
      m_axi_IMG_BUS_WREADY => m_axi_IMG_BUS_WREADY,
      m_axi_IMG_BUS_WSTRB(3 downto 0) => m_axi_IMG_BUS_WSTRB(3 downto 0),
      m_axi_IMG_BUS_WUSER(0) => NLW_U0_m_axi_IMG_BUS_WUSER_UNCONNECTED(0),
      m_axi_IMG_BUS_WVALID => m_axi_IMG_BUS_WVALID,
      s_axi_IMG_BUS_ARADDR(5 downto 0) => s_axi_IMG_BUS_ARADDR(5 downto 0),
      s_axi_IMG_BUS_ARREADY => s_axi_IMG_BUS_ARREADY,
      s_axi_IMG_BUS_ARVALID => s_axi_IMG_BUS_ARVALID,
      s_axi_IMG_BUS_AWADDR(5 downto 0) => s_axi_IMG_BUS_AWADDR(5 downto 0),
      s_axi_IMG_BUS_AWREADY => s_axi_IMG_BUS_AWREADY,
      s_axi_IMG_BUS_AWVALID => s_axi_IMG_BUS_AWVALID,
      s_axi_IMG_BUS_BREADY => s_axi_IMG_BUS_BREADY,
      s_axi_IMG_BUS_BRESP(1 downto 0) => s_axi_IMG_BUS_BRESP(1 downto 0),
      s_axi_IMG_BUS_BVALID => s_axi_IMG_BUS_BVALID,
      s_axi_IMG_BUS_RDATA(31 downto 0) => s_axi_IMG_BUS_RDATA(31 downto 0),
      s_axi_IMG_BUS_RREADY => s_axi_IMG_BUS_RREADY,
      s_axi_IMG_BUS_RRESP(1 downto 0) => s_axi_IMG_BUS_RRESP(1 downto 0),
      s_axi_IMG_BUS_RVALID => s_axi_IMG_BUS_RVALID,
      s_axi_IMG_BUS_WDATA(31 downto 0) => s_axi_IMG_BUS_WDATA(31 downto 0),
      s_axi_IMG_BUS_WREADY => s_axi_IMG_BUS_WREADY,
      s_axi_IMG_BUS_WSTRB(3 downto 0) => s_axi_IMG_BUS_WSTRB(3 downto 0),
      s_axi_IMG_BUS_WVALID => s_axi_IMG_BUS_WVALID
    );
end STRUCTURE;
