// Seed: 2311923314
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply1 id_6
);
  assign id_8[1==1] = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri id_9
);
  wire id_11;
  nand (id_8, id_4, id_0, id_1, id_5, id_3, id_9, id_7);
  module_0(
      id_0, id_7, id_1, id_9, id_7, id_1, id_4
  );
endmodule
