// Seed: 1852070846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input  uwire id_0
    , id_4,
    input  wand  id_1,
    output wand  id_2
);
  tri1 id_6 = id_0;
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_2 = 1;
endmodule
module module_2 (
    input  tri  id_0,
    output wand id_1,
    output wand id_2,
    input  tri0 id_3,
    input  wire id_4
);
  wire id_6 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
