{
  "_comment": "PGA112 - Zero-Drift Programmable Gain Amplifier",
  "model": "PGA112",
  "description": "PGA112 Zero-Drift Programmable Gain Amplifier with binary gain steps, rail-to-rail I/O",
  "G_min": 0,
  "_comment_G_min": "Minimum gain, dB (0 dB = gain of 1)",
  "G_max": 42,
  "_comment_G_max": "Maximum gain, dB (42 dB = gain of 128, 20*log10(128) ≈ 42.14 dB)",
  "G": 24,
  "_comment_G": "Typical/nominal gain, dB (mid-range, 24 dB = gain of 16)",
  "delta_G": 6,
  "_comment_delta_G": "Gain step resolution, dB (binary gain steps: 0, 6, 12, 18, 24, 30, 36, 42 dB corresponding to gains 1, 2, 4, 8, 16, 32, 64, 128)",
  "BW_VGA": 1000000,
  "_comment_BW_VGA": "Bandwidth, Hz (1 MHz typical, frequency response depends on gain setting)",
  "T_set": 2e-7,
  "_comment_T_set": "Settling time, seconds (200 ns typical for gain changes)",
  "V_supply_min": 2.7,
  "_comment_V_supply_min": "Minimum supply voltage, V",
  "V_supply_max": 5.5,
  "_comment_V_supply_max": "Maximum supply voltage, V",
  "I_supply": 0.0005,
  "_comment_I_supply": "Supply current, A (0.5 mA typical)",
  "input_noise": 12e-9,
  "_comment_input_noise": "Input voltage noise, V/√Hz (12 nV/√Hz typical)",
  "offset_voltage": 25e-6,
  "_comment_offset_voltage": "Input offset voltage, V (25 µV typical, 100 µV maximum)",
  "offset_drift": 0.35e-6,
  "_comment_offset_drift": "Offset drift, V/°C (0.35 µV/°C typical, 1.2 µV/°C maximum)",
  "gain_control": "SPI",
  "_comment_gain_control": "Gain controlled via SPI interface (10 MHz)",
  "channels": 2,
  "_comment_channels": "2-channel input multiplexer",
  "zero_drift": true,
  "_comment_zero_drift": "Zero-drift architecture for low offset and drift",
  "rail_to_rail": true,
  "_comment_rail_to_rail": "Rail-to-rail input and output",
  "source": "PGA112 Datasheet (Texas Instruments)",
  "version": "1.0"
}

