{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702339820627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702339820638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 19:10:20 2023 " "Processing started: Mon Dec 11 19:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702339820638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339820638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339820638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702339821130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702339821131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_SYNC vga_sync skeleton.v(25) " "Verilog HDL Declaration information at skeleton.v(25): object \"VGA_SYNC\" differs only in case from object \"vga_sync\" in the same scope" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702339828985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339828988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339828988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339828990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339828990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339828992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339828992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_32bit " "Found entity 1: dffe_32bit" {  } { { "dffe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339828994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339828994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339828998 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "regfile.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339828998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339828998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "control.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339828999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339828999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_config.v 3 3 " "Found 3 design units, including 3 entities, in source file clock_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div2 " "Found entity 1: clk_div2" {  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829001 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_div4 " "Found entity 2: clk_div4" {  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829001 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_config " "Found entity 3: clk_config" {  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "virtual_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file virtual_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 virtual_mem " "Found entity 1: virtual_mem" {  } { { "virtual_mem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/virtual_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_generator " "Found entity 1: pipe_generator" {  } { { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file game_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pressed_times_cnt " "Found entity 1: pressed_times_cnt" {  } { { "game_counter.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/game_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829008 ""} { "Info" "ISGN_ENTITY_NAME" "2 paly_time_cnt " "Found entity 2: paly_time_cnt" {  } { { "game_counter.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/game_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_interface.v(49) " "Verilog HDL information at ps2_interface.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702339829014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_interface " "Found entity 1: ps2_interface" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "ps2_controller.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_reset " "Found entity 1: vga_reset" {  } { { "vga_reset.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_mask " "Found entity 1: vga_image_mask" {  } { { "vga_image_mask.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_generator " "Found entity 1: vga_address_generator" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_sync_generator " "Found entity 1: vga_video_sync_generator" {  } { { "vga_video_sync_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_video_sync_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_aduio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_aduio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_aduio_pll " "Found entity 1: vga_aduio_pll" {  } { { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_index.v 1 1 " "Found 1 design units, including 1 entities, in source file color_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_index " "Found entity 1: color_index" {  } { { "color_index.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title.v 1 1 " "Found 1 design units, including 1 entities, in source file title.v" { { "Info" "ISGN_ENTITY_NAME" "1 title " "Found entity 1: title" {  } { { "title.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "gameover.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702339829094 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(25) " "Output port \"VGA_SYNC\" at skeleton.v(25) has no driver" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702339829107 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_config processor:myprocessor\|clk_config:myconfig " "Elaborating entity \"clk_config\" for hierarchy \"processor:myprocessor\|clk_config:myconfig\"" {  } { { "processor.v" "myconfig" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div4 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk " "Elaborating entity \"clk_div4\" for hierarchy \"processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\"" {  } { { "clock_config.v" "pc_clk" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div2 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2 " "Elaborating entity \"clk_div2\" for hierarchy \"processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\"" {  } { { "clock_config.v" "div2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_32bit processor:myprocessor\|dffe_32bit:pc1 " "Elaborating entity \"dffe_32bit\" for hierarchy \"processor:myprocessor\|dffe_32bit:pc1\"" {  } { { "processor.v" "pc1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:pc_alu " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:pc_alu\"" {  } { { "processor.v" "pc_alu" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit processor:myprocessor\|ctrl_unit:control " "Elaborating entity \"ctrl_unit\" for hierarchy \"processor:myprocessor\|ctrl_unit:control\"" {  } { { "processor.v" "control" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:my_imem\"" {  } { { "processor.v" "my_imem" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829422 ""}  } { { "imem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339829422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8591 " "Found entity 1: altsyncram_8591" {  } { { "db/altsyncram_8591.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_8591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8591 processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_8591:auto_generated " "Elaborating entity \"altsyncram_8591\" for hierarchy \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_8591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829521 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 4096 E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.mif " "Memory depth (1024) in the design file differs from memory depth (4096) in the Memory Initialization File \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "imem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 82 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1702339829546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\"" {  } { { "processor.v" "my_dmem" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339829676 ""}  } { { "dmem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339829676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vff1 " "Found entity 1: altsyncram_vff1" {  } { { "db/altsyncram_vff1.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_vff1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339829731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339829731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vff1 processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_vff1:auto_generated " "Elaborating entity \"altsyncram_vff1\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_vff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\"" {  } { { "processor.v" "my_regfile" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:myprocessor\|regfile:my_regfile\|decoder:drA " "Elaborating entity \"decoder\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\|decoder:drA\"" {  } { { "regfile.v" "drA" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_mem virtual_mem:my_vmem " "Elaborating entity \"virtual_mem\" for hierarchy \"virtual_mem:my_vmem\"" {  } { { "skeleton.v" "my_vmem" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_interface ps2_interface:myps2 " "Elaborating entity \"ps2_interface\" for hierarchy \"ps2_interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829852 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ps2_interface.v(107) " "Verilog HDL Case Statement information at ps2_interface.v(107): all case item expressions in this case statement are onehot" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702339829854 "|skeleton|ps2_interface:myps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller ps2_interface:myps2\|ps2_controller:PS2 " "Elaborating entity \"ps2_controller\" for hierarchy \"ps2_interface:myps2\|ps2_controller:PS2\"" {  } { { "ps2_interface.v" "PS2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pressed_times_cnt pressed_times_cnt:pcnt_inst " "Elaborating entity \"pressed_times_cnt\" for hierarchy \"pressed_times_cnt:pcnt_inst\"" {  } { { "skeleton.v" "pcnt_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paly_time_cnt paly_time_cnt:gcnt_inst " "Elaborating entity \"paly_time_cnt\" for hierarchy \"paly_time_cnt:gcnt_inst\"" {  } { { "skeleton.v" "gcnt_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_reset vga_reset:r0 " "Elaborating entity \"vga_reset\" for hierarchy \"vga_reset:r0\"" {  } { { "skeleton.v" "r0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_aduio_pll vga_aduio_pll:p1 " "Elaborating entity \"vga_aduio_pll\" for hierarchy \"vga_aduio_pll:p1\"" {  } { { "skeleton.v" "p1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339829963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_aduio_pll:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_aduio_pll:p1\|altpll:altpll_component\"" {  } { { "vga_aduio_pll.v" "altpll_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_aduio_pll:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_aduio_pll:p1\|altpll:altpll_component\"" {  } { { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_aduio_pll:p1\|altpll:altpll_component " "Instantiated megafunction \"vga_aduio_pll:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_aduio_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_aduio_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830051 ""}  } { { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339830051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_aduio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_aduio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_aduio_pll_altpll " "Found entity 1: vga_aduio_pll_altpll" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339830124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339830124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_aduio_pll_altpll vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated " "Elaborating entity \"vga_aduio_pll_altpll\" for hierarchy \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_sync_generator vga_controller:vga_ins\|vga_video_sync_generator:LTM_ins " "Elaborating entity \"vga_video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|vga_video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_generator vga_controller:vga_ins\|vga_address_generator:ADR_ins " "Elaborating entity \"vga_address_generator\" for hierarchy \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\"" {  } { { "vga_controller.v" "ADR_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830181 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_address_generator.v(117) " "Verilog HDL Case Statement information at vga_address_generator.v(117): all case item expressions in this case statement are onehot" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 117 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702339830184 "|skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_address_generator.v(189) " "Verilog HDL assignment warning at vga_address_generator.v(189): truncated value with size 8 to match size of target (4)" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702339830187 "|skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_address_generator.v(190) " "Verilog HDL assignment warning at vga_address_generator.v(190): truncated value with size 8 to match size of target (4)" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702339830188 "|skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_generator vga_controller:vga_ins\|pipe_generator:PIPE_ins " "Elaborating entity \"pipe_generator\" for hierarchy \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\"" {  } { { "vga_controller.v" "PIPE_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_mask vga_controller:vga_ins\|vga_image_mask:mask_ins " "Elaborating entity \"vga_image_mask\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\"" {  } { { "vga_controller.v" "mask_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst " "Elaborating entity \"background\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\"" {  } { { "vga_image_mask.v" "background_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\"" {  } { { "background.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\"" {  } { { "background.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../background.mif " "Parameter \"init_file\" = \"../background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339830554 ""}  } { { "background.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339830554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv91 " "Found entity 1: altsyncram_cv91" {  } { { "db/altsyncram_cv91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339830643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339830643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated " "Elaborating entity \"altsyncram_cv91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339830643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339833645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339833645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_cv91.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339833646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339833740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339833740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_cv91.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339833740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flappy_bird vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst " "Elaborating entity \"flappy_bird\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\"" {  } { { "vga_image_mask.v" "flappy_bird_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339833853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "flappy_bird.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339833895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "flappy_bird.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339833922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file flappy_bird.mif " "Parameter \"init_file\" = \"flappy_bird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1200 " "Parameter \"numwords_a\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339833922 ""}  } { { "flappy_bird.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339833922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sq91 " "Found entity 1: altsyncram_sq91" {  } { { "db/altsyncram_sq91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_sq91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339834091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339834091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sq91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\|altsyncram_sq91:auto_generated " "Elaborating entity \"altsyncram_sq91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\|altsyncram_sq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339834091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst " "Elaborating entity \"pipe\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\"" {  } { { "vga_image_mask.v" "pipe_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339834146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\"" {  } { { "pipe.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339834252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\"" {  } { { "pipe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339834289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pipe.mif " "Parameter \"init_file\" = \"pipe.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 58800 " "Parameter \"numwords_a\" = \"58800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339834289 ""}  } { { "pipe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339834289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5691 " "Found entity 1: altsyncram_5691" {  } { { "db/altsyncram_5691.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339834417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339834417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5691 vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated " "Elaborating entity \"altsyncram_5691\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339834417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339835309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339835309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_5691.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339835310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339835499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339835499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_5691.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339835500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst " "Elaborating entity \"number\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\"" {  } { { "vga_image_mask.v" "number_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339835549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\"" {  } { { "number.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339835614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\"" {  } { { "number.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339835655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../number.mif " "Parameter \"init_file\" = \"../number.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339835655 ""}  } { { "number.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339835655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ng91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ng91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ng91 " "Found entity 1: altsyncram_ng91" {  } { { "db/altsyncram_ng91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339835801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339835801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ng91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated " "Elaborating entity \"altsyncram_ng91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339835802 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "400 20400 0 1 1 " "400 out of 20400 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "20000 20399 " "Addresses ranging from 20000 to 20399 are not initialized" {  } { { "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.mif" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1702339835997 ""}  } { { "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.mif" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1702339835997 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "20000 20400 E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.mif " "Memory depth (20000) in the design file differs from memory depth (20400) in the Memory Initialization File \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "number.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 82 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1702339835998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339836129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339836129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|decode_e8a:rden_decode " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|decode_e8a:rden_decode\"" {  } { { "db/altsyncram_ng91.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nb " "Found entity 1: mux_5nb" {  } { { "db/mux_5nb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_5nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339836202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339836202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nb vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|mux_5nb:mux2 " "Elaborating entity \"mux_5nb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|mux_5nb:mux2\"" {  } { { "db/altsyncram_ng91.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst " "Elaborating entity \"gameover\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\"" {  } { { "vga_image_mask.v" "gg_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../gameover.mif " "Parameter \"init_file\" = \"../gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25425 " "Parameter \"numwords_a\" = \"25425\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836266 ""}  } { { "gameover.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339836266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn91 " "Found entity 1: altsyncram_kn91" {  } { { "db/altsyncram_kn91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339836343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339836343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kn91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated " "Elaborating entity \"altsyncram_kn91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339836556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339836556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_kn91.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339836615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339836615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_kn91.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst " "Elaborating entity \"title\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\"" {  } { { "vga_image_mask.v" "title_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\"" {  } { { "title.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\"" {  } { { "title.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../title.mif " "Parameter \"init_file\" = \"../title.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 17286 " "Parameter \"numwords_a\" = \"17286\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836666 ""}  } { { "title.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339836666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e91 " "Found entity 1: altsyncram_6e91" {  } { { "db/altsyncram_6e91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_6e91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339836724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339836724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6e91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\|altsyncram_6e91:auto_generated " "Elaborating entity \"altsyncram_6e91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\|altsyncram_6e91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_index vga_controller:vga_ins\|color_index:index_inst " "Elaborating entity \"color_index\" for hierarchy \"vga_controller:vga_ins\|color_index:index_inst\"" {  } { { "vga_controller.v" "index_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\"" {  } { { "color_index.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\"" {  } { { "color_index.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../color_index.mif " "Parameter \"init_file\" = \"../color_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339836901 ""}  } { { "color_index.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339836901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu91 " "Found entity 1: altsyncram_fu91" {  } { { "db/altsyncram_fu91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_fu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339836958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339836958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fu91 vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\|altsyncram_fu91:auto_generated " "Elaborating entity \"altsyncram_fu91\" for hierarchy \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\|altsyncram_fu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339836959 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "217 256 0 1 1 " "217 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "39 255 " "Addresses ranging from 39 to 255 are not initialized" {  } { { "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.mif" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1702339836962 ""}  } { { "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.mif" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1702339836962 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702339838523 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702339838523 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod0\"" {  } { { "vga_address_generator.v" "Mod0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div0\"" {  } { { "vga_address_generator.v" "Div0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|pipe_generator:PIPE_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\|Mod0\"" {  } { { "pipe_generator.v" "Mod0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult1\"" {  } { { "vga_address_generator.v" "Mult1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult3\"" {  } { { "vga_address_generator.v" "Mult3" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 123 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult2\"" {  } { { "vga_address_generator.v" "Mult2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult5\"" {  } { { "vga_address_generator.v" "Mult5" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod1\"" {  } { { "vga_address_generator.v" "Mod1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div1\"" {  } { { "vga_address_generator.v" "Div1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult0\"" {  } { { "vga_address_generator.v" "Mult0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult4\"" {  } { { "vga_address_generator.v" "Mult4" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339916873 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702339916873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339917142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917142 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339917142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339917280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339917280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339917369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339917369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339917471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339917471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339917693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339917693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339917822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339917822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339917885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339917885 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339917885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339918027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339918027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0\"" {  } { { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339918145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918146 ""}  } { { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339918146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339918283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339918283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339918352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339918352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339918457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339918457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339918668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339918668 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339918668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339918802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339918862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339918945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ckh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339919105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339919105 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339919278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339919278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339919440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339919440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339919738 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339919738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ekh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339919898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339919898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339919933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339920070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339920070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339920273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339920273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|altshift:external_latency_ffs vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920323 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339920323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920352 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339920352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339920484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339920484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339920555 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339920555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339920789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339920789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339920852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339920993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339920993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339921019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339921048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702339921048 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702339921048 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702339923461 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/lcd.sv" 48 -1 0 } } { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702339923598 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702339923598 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339930766 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702339930766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702339931436 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702339954918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.map.smsg " "Generated suppressed messages file E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339955675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702339956833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339956833 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } } { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 114 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1702339957229 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } } { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 114 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1702339957229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7945 " "Implemented 7945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702339958008 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702339958008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7290 " "Implemented 7290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702339958008 ""} { "Info" "ICUT_CUT_TM_RAMS" "544 " "Implemented 544 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702339958008 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702339958008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702339958008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702339958125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 19:12:38 2023 " "Processing ended: Mon Dec 11 19:12:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702339958125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702339958125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702339958125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339958125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702339960014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702339960025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 19:12:39 2023 " "Processing started: Mon Dec 11 19:12:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702339960025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702339960025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702339960025 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702339960207 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1702339960207 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1702339960207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702339960448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702339960448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702339960517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702339960580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702339960582 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1702339960630 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1702339960647 ""}  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1702339960647 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702339960967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702339960979 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339961159 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702339961159 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 19733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339961196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 19735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339961196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 19737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339961196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 19739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339961196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 19741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339961196 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702339961196 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702339961209 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702339962035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702339963730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702339963730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702339963758 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702339963815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702339963816 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702339963817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339964354 ""}  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 19722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339964354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339964354 ""}  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339964354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "Automatically promoted node processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339964354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out~0 " "Destination node processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out~0" {  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 11325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964354 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702339964354 ""}  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339964354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "Automatically promoted node vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339964354 ""}  } { { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339964354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga_ins\|vga_sync  " "Automatically promoted node vga_controller:vga_ins\|vga_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339964354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "virtual_mem:my_vmem\|vga_int_handler~2 " "Destination node virtual_mem:my_vmem\|vga_int_handler~2" {  } { { "virtual_mem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/virtual_mem.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 8813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964354 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702339964354 ""}  } { { "vga_controller.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339964354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "Automatically promoted node ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339964355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_interface:myps2\|ps2_key_data\[2\] " "Destination node ps2_interface:myps2\|ps2_key_data\[2\]" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_interface:myps2\|ps2_key_data\[1\] " "Destination node ps2_interface:myps2\|ps2_key_data\[1\]" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_interface:myps2\|ps2_key_data\[0\] " "Destination node ps2_interface:myps2\|ps2_key_data\[0\]" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_interface:myps2\|ps2_key_data\[4\] " "Destination node ps2_interface:myps2\|ps2_key_data\[4\]" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_interface:myps2\|ps2_key_data\[3\]~16 " "Destination node ps2_interface:myps2\|ps2_key_data\[3\]~16" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 6611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_interface:myps2\|ps2_controller:PS2\|Selector1~0 " "Destination node ps2_interface:myps2\|ps2_controller:PS2\|Selector1~0" {  } { { "ps2_controller.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_controller.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 8893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_interface:myps2\|ps2_key_pressed~1 " "Destination node ps2_interface:myps2\|ps2_key_pressed~1" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 11317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702339964355 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702339964355 ""}  } { { "ps2_controller.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_controller.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339964355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702339965142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702339965147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702339965147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702339965154 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702339965163 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702339965173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702339965173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702339965177 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702339965617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702339965624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702339965624 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1 clk\[2\] VGA_CLK~output " "PLL \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } } { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 114 0 0 } } { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1702339965775 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702339966710 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702339966729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702339971395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702339974526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702339974746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702340015196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702340015196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702340017911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "51 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/" { { 1 { 0 "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702340038028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702340038028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702340136769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702340136769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:53 " "Fitter routing operations ending: elapsed time is 00:01:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702340136777 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.55 " "Total time spent on timing analysis during the Fitter is 17.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702340137397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702340137544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702340139132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702340139139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702340140706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702340144087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.fit.smsg " "Generated suppressed messages file E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702340148439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6695 " "Peak virtual memory: 6695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702340154601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 19:15:54 2023 " "Processing ended: Mon Dec 11 19:15:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702340154601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:15 " "Elapsed time: 00:03:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702340154601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702340154601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702340154601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702340157078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702340157087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 19:15:56 2023 " "Processing started: Mon Dec 11 19:15:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702340157087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702340157087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702340157087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702340157782 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702340161238 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702340161342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702340161817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 19:16:01 2023 " "Processing ended: Mon Dec 11 19:16:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702340161817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702340161817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702340161817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702340161817 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702340162649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702340163420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702340163429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 19:16:02 2023 " "Processing started: Mon Dec 11 19:16:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702340163429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340163429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340163429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1702340163584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340163927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340163927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340163989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340163989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340164678 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340164679 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1702340164696 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1702340164696 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340164696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340164696 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_interface:myps2\|ps2_controller:PS2\|received_data_en ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " "create_clock -period 1.000 -name ps2_interface:myps2\|ps2_controller:PS2\|received_data_en ps2_interface:myps2\|ps2_controller:PS2\|received_data_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702340164700 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " "create_clock -period 1.000 -name processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702340164700 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " "create_clock -period 1.000 -name processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702340164700 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " "create_clock -period 1.000 -name vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702340164700 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|vga_sync vga_controller:vga_ins\|vga_sync " "create_clock -period 1.000 -name vga_controller:vga_ins\|vga_sync vga_controller:vga_ins\|vga_sync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702340164700 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340164700 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340164732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340164733 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1702340164734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702340164821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702340165381 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340165381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.741 " "Worst-case setup slack is -20.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.741          -20415.836 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "  -20.741          -20415.836 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.390            -602.706 clock  " "  -15.390            -602.706 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.558            -190.350 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -12.558            -190.350 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.103            -367.823 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "  -12.103            -367.823 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295              -3.641 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "   -1.295              -3.641 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -7.622 vga_controller:vga_ins\|vga_sync  " "   -1.091              -7.622 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -0.519 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "   -0.519              -0.519 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340165383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clock  " "    0.384               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "    0.402               0.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "    0.404               0.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 vga_controller:vga_ins\|vga_sync  " "    0.410               0.000 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.433               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "    0.484               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.565               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "    1.565               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340165427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.507 " "Worst-case recovery slack is 9.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.507               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.507               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340165431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 8.248 " "Worst-case removal slack is 8.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.248               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.248               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340165433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1315.840 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "   -1.285           -1315.840 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -83.525 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "   -1.285             -83.525 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 vga_controller:vga_ins\|vga_sync  " "   -1.285             -11.565 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "   -1.285              -6.425 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "   -1.285              -1.285 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 clock  " "    9.629               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.711               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340165436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340165436 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340165991 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340165991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702340165997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340166026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340166751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702340167138 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.034 " "Worst-case setup slack is -19.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.034          -18719.354 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "  -19.034          -18719.354 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.109            -548.346 clock  " "  -14.109            -548.346 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.164            -170.191 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -11.164            -170.191 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.926            -331.077 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "  -10.926            -331.077 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069              -2.905 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "   -1.069              -2.905 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -5.935 vga_controller:vga_ins\|vga_sync  " "   -0.888              -5.935 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -0.421 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "   -0.421              -0.421 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clock  " "    0.338               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "    0.353               0.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "    0.354               0.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 vga_controller:vga_ins\|vga_sync  " "    0.371               0.000 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.398               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "    0.431               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "    1.416               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.573 " "Worst-case recovery slack is 10.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.573               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.573               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 7.420 " "Worst-case removal slack is 7.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.420               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.420               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1315.840 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "   -1.285           -1315.840 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -83.525 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "   -1.285             -83.525 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 vga_controller:vga_ins\|vga_sync  " "   -1.285             -11.565 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "   -1.285              -6.425 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "   -1.285              -1.285 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 clock  " "    9.650               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.695               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.695               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340167200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167200 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340167789 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340167789 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702340167800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702340168071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.447 " "Worst-case setup slack is -10.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.447          -10266.094 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "  -10.447          -10266.094 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.155            -268.104 clock  " "   -7.155            -268.104 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.815             -88.925 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.815             -88.925 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308            -153.576 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "   -5.308            -153.576 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.145 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "   -0.145              -0.145 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 vga_controller:vga_ins\|vga_sync  " "   -0.024              -0.024 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "    0.019               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clock  " "    0.120               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "    0.181               0.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "    0.181               0.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 vga_controller:vga_ins\|vga_sync  " "    0.184               0.000 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "    0.219               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "    0.710               0.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.169 " "Worst-case recovery slack is 14.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.169               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.169               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.180 " "Worst-case removal slack is 4.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.180               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.180               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1024.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out  " "   -1.000           -1024.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div4\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div  " "   -1.000             -65.000 vga_controller:vga_ins\|pipe_generator:PIPE_ins\|clock_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 vga_controller:vga_ins\|vga_sync  " "   -1.000              -9.000 vga_controller:vga_ins\|vga_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en  " "   -1.000              -5.000 ps2_interface:myps2\|ps2_controller:PS2\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out  " "   -1.000              -1.000 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 clock  " "    9.373               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.749               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702340168157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340168857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340168857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340168857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340168857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.815 ns " "Worst Case Available Settling Time: 0.815 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340168857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702340168857 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340168857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340169341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340169345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5070 " "Peak virtual memory: 5070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702340169570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 19:16:09 2023 " "Processing ended: Mon Dec 11 19:16:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702340169570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702340169570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702340169570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340169570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702340171029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702340171041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 19:16:10 2023 " "Processing started: Mon Dec 11 19:16:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702340171041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702340171041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702340171041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702340171837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340173120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340174004 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340174796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340175645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340176307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340176861 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340177498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702340178123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702340178340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 19:16:18 2023 " "Processing ended: Mon Dec 11 19:16:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702340178340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702340178340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702340178340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702340178340 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702340179126 ""}
