#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 25 11:06:21 2020
# Process ID: 747095
# Current directory: /home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1
# Command line: vivado -log memory.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory.tcl
# Log file: /home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1/memory.vds
# Journal file: /home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source memory.tcl -notrace
Command: synth_design -top memory -part xc7z020clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 747229 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.250 ; gain = 215.469 ; free physical = 196 ; free virtual = 30205
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memory' [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/memory.vhd:49]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'memory' (1#1) [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/memory.vhd:49]
WARNING: [Synth 8-3917] design memory has port o_valid driven by constant 1
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1781.000 ; gain = 276.219 ; free physical = 258 ; free virtual = 30236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.906 ; gain = 285.125 ; free physical = 252 ; free virtual = 30233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1797.910 ; gain = 293.129 ; free physical = 252 ; free virtual = 30233
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.770 ; gain = 323.988 ; free physical = 159 ; free virtual = 30129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 65    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 54    
	   2 Input      8 Bit        Muxes := 230   
	   5 Input      8 Bit        Muxes := 20    
	   3 Input      8 Bit        Muxes := 26    
	   5 Input      3 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 65    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 54    
	   2 Input      8 Bit        Muxes := 230   
	   5 Input      8 Bit        Muxes := 20    
	   3 Input      8 Bit        Muxes := 26    
	   5 Input      3 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design memory has port o_valid driven by constant 1
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[12]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[11]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[10]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[9]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[8]
WARNING: [Synth 8-3331] design memory has unconnected port i_addr[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 379 ; free virtual = 30028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 371 ; free virtual = 30027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 361 ; free virtual = 30031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 330 ; free virtual = 30032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 330 ; free virtual = 30032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 359 ; free virtual = 30067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    49|
|3     |LUT3  |   156|
|4     |LUT4  |   118|
|5     |LUT5  |   336|
|6     |LUT6  |  2861|
|7     |MUXF7 |   191|
|8     |MUXF8 |    74|
|9     |FDRE  |   552|
|10    |IBUF  |    47|
|11    |OBUF  |    33|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4418|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 359 ; free virtual = 30067
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2175.543 ; gain = 670.762 ; free physical = 360 ; free virtual = 30068
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2175.551 ; gain = 670.762 ; free physical = 359 ; free virtual = 30067
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2175.551 ; gain = 0.000 ; free physical = 410 ; free virtual = 30134
INFO: [Netlist 29-17] Analyzing 265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'memory' is not ideal for floorplanning, since the cellview 'memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.570 ; gain = 0.000 ; free physical = 342 ; free virtual = 30068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2231.570 ; gain = 750.758 ; free physical = 476 ; free virtual = 30202
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.570 ; gain = 0.000 ; free physical = 476 ; free virtual = 30202
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1/memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_utilization_synth.rpt -pb memory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 25 11:06:59 2020...
