#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d66e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d64c90 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x1d99b50 .functor NOT 1, L_0x1d9b6f0, C4<0>, C4<0>, C4<0>;
L_0x1d9aec0 .functor XOR 1, L_0x1d9b250, L_0x1d9b380, C4<0>, C4<0>;
L_0x1d9b5e0 .functor XOR 1, L_0x1d9aec0, L_0x1d9b510, C4<0>, C4<0>;
v0x1d98f80_0 .net *"_ivl_10", 0 0, L_0x1d9b510;  1 drivers
v0x1d99080_0 .net *"_ivl_12", 0 0, L_0x1d9b5e0;  1 drivers
v0x1d99160_0 .net *"_ivl_2", 0 0, L_0x1d9b1b0;  1 drivers
v0x1d99250_0 .net *"_ivl_4", 0 0, L_0x1d9b250;  1 drivers
v0x1d99330_0 .net *"_ivl_6", 0 0, L_0x1d9b380;  1 drivers
v0x1d99460_0 .net *"_ivl_8", 0 0, L_0x1d9aec0;  1 drivers
v0x1d99540_0 .var "clk", 0 0;
v0x1d995e0_0 .net "in", 7 0, v0x1d62a90_0;  1 drivers
v0x1d99680_0 .net "parity_dut", 0 0, L_0x1d9af30;  1 drivers
v0x1d997b0_0 .net "parity_ref", 0 0, L_0x1d99c40;  1 drivers
v0x1d99850_0 .var/2u "stats1", 159 0;
v0x1d99910_0 .var/2u "strobe", 0 0;
v0x1d999d0_0 .net "tb_match", 0 0, L_0x1d9b6f0;  1 drivers
v0x1d99a90_0 .net "tb_mismatch", 0 0, L_0x1d99b50;  1 drivers
L_0x1d9b1b0 .concat [ 1 0 0 0], L_0x1d99c40;
L_0x1d9b250 .concat [ 1 0 0 0], L_0x1d99c40;
L_0x1d9b380 .concat [ 1 0 0 0], L_0x1d9af30;
L_0x1d9b510 .concat [ 1 0 0 0], L_0x1d99c40;
L_0x1d9b6f0 .cmp/eeq 1, L_0x1d9b1b0, L_0x1d9b5e0;
S_0x1d58eb0 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x1d64c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x1d6ca60_0 .net "in", 7 0, v0x1d62a90_0;  alias, 1 drivers
v0x1d64af0_0 .net "parity", 0 0, L_0x1d99c40;  alias, 1 drivers
L_0x1d99c40 .reduce/xor v0x1d62a90_0;
S_0x1d964c0 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x1d64c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x1d63ac0_0 .net "clk", 0 0, v0x1d99540_0;  1 drivers
v0x1d62a90_0 .var "in", 7 0;
E_0x1d6c720/0 .event negedge, v0x1d63ac0_0;
E_0x1d6c720/1 .event posedge, v0x1d63ac0_0;
E_0x1d6c720 .event/or E_0x1d6c720/0, E_0x1d6c720/1;
S_0x1d96730 .scope module, "top_module1" "top_module" 3 70, 4 11 0, S_0x1d64c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
o0x7f7e1f573948 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x1d989c0_0 name=_ivl_42
v0x1d98aa0_0 .net "in", 7 0, v0x1d62a90_0;  alias, 1 drivers
v0x1d98bb0_0 .net "parity", 0 0, L_0x1d9af30;  alias, 1 drivers
v0x1d98c80_0 .net "xor_output", 7 0, L_0x1d9b880;  1 drivers
L_0x1d99eb0 .part v0x1d62a90_0, 0, 1;
L_0x1d99f50 .part v0x1d62a90_0, 1, 1;
L_0x1d9a0e0 .part v0x1d62a90_0, 2, 1;
L_0x1d9a1d0 .part v0x1d62a90_0, 3, 1;
L_0x1d9a4a0 .part v0x1d62a90_0, 4, 1;
L_0x1d9a590 .part v0x1d62a90_0, 5, 1;
L_0x1d9a730 .part L_0x1d9b880, 0, 1;
L_0x1d9a820 .part L_0x1d9b880, 1, 1;
L_0x1d9aa50 .part v0x1d62a90_0, 6, 1;
L_0x1d9ab40 .part v0x1d62a90_0, 7, 1;
L_0x1d9ad30 .part L_0x1d9b880, 2, 1;
L_0x1d9add0 .part L_0x1d9b880, 3, 1;
L_0x1d9afa0 .part L_0x1d9b880, 4, 1;
L_0x1d9b040 .part L_0x1d9b880, 5, 1;
LS_0x1d9b880_0_0 .concat [ 1 1 1 1], L_0x1d99dc0, L_0x1d9a040, L_0x1d9a400, L_0x1d9a6c0;
LS_0x1d9b880_0_4 .concat [ 1 1 2 0], L_0x1d9a9b0, L_0x1d9ac90, o0x7f7e1f573948;
L_0x1d9b880 .concat [ 4 4 0 0], LS_0x1d9b880_0_0, LS_0x1d9b880_0_4;
S_0x1d968c0 .scope module, "xor1" "xor_gate" 4 20, 4 1 0, S_0x1d96730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d99dc0 .functor XOR 1, L_0x1d99eb0, L_0x1d99f50, C4<0>, C4<0>;
v0x1d61a60_0 .net "a", 0 0, L_0x1d99eb0;  1 drivers
v0x1d60a30_0 .net "b", 0 0, L_0x1d99f50;  1 drivers
v0x1d5f9d0_0 .net "z", 0 0, L_0x1d99dc0;  1 drivers
S_0x1d96b50 .scope module, "xor2" "xor_gate" 4 25, 4 1 0, S_0x1d96730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d9a040 .functor XOR 1, L_0x1d9a0e0, L_0x1d9a1d0, C4<0>, C4<0>;
v0x1d96d30_0 .net "a", 0 0, L_0x1d9a0e0;  1 drivers
v0x1d96e10_0 .net "b", 0 0, L_0x1d9a1d0;  1 drivers
v0x1d96ed0_0 .net "z", 0 0, L_0x1d9a040;  1 drivers
S_0x1d96ff0 .scope module, "xor3" "xor_gate" 4 30, 4 1 0, S_0x1d96730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d9a400 .functor XOR 1, L_0x1d9a4a0, L_0x1d9a590, C4<0>, C4<0>;
v0x1d971d0_0 .net "a", 0 0, L_0x1d9a4a0;  1 drivers
v0x1d97290_0 .net "b", 0 0, L_0x1d9a590;  1 drivers
v0x1d97350_0 .net "z", 0 0, L_0x1d9a400;  1 drivers
S_0x1d974a0 .scope module, "xor4" "xor_gate" 4 35, 4 1 0, S_0x1d96730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d9a6c0 .functor XOR 1, L_0x1d9a730, L_0x1d9a820, C4<0>, C4<0>;
v0x1d976f0_0 .net "a", 0 0, L_0x1d9a730;  1 drivers
v0x1d977d0_0 .net "b", 0 0, L_0x1d9a820;  1 drivers
v0x1d97890_0 .net "z", 0 0, L_0x1d9a6c0;  1 drivers
S_0x1d979e0 .scope module, "xor5" "xor_gate" 4 40, 4 1 0, S_0x1d96730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d9a9b0 .functor XOR 1, L_0x1d9aa50, L_0x1d9ab40, C4<0>, C4<0>;
v0x1d97c80_0 .net "a", 0 0, L_0x1d9aa50;  1 drivers
v0x1d97d60_0 .net "b", 0 0, L_0x1d9ab40;  1 drivers
v0x1d97e20_0 .net "z", 0 0, L_0x1d9a9b0;  1 drivers
S_0x1d97f40 .scope module, "xor6" "xor_gate" 4 45, 4 1 0, S_0x1d96730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d9ac90 .functor XOR 1, L_0x1d9ad30, L_0x1d9add0, C4<0>, C4<0>;
v0x1d98190_0 .net "a", 0 0, L_0x1d9ad30;  1 drivers
v0x1d98270_0 .net "b", 0 0, L_0x1d9add0;  1 drivers
v0x1d98330_0 .net "z", 0 0, L_0x1d9ac90;  1 drivers
S_0x1d98480 .scope module, "xor7" "xor_gate" 4 50, 4 1 0, S_0x1d96730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d9af30 .functor XOR 1, L_0x1d9afa0, L_0x1d9b040, C4<0>, C4<0>;
v0x1d986d0_0 .net "a", 0 0, L_0x1d9afa0;  1 drivers
v0x1d987b0_0 .net "b", 0 0, L_0x1d9b040;  1 drivers
v0x1d98870_0 .net "z", 0 0, L_0x1d9af30;  alias, 1 drivers
S_0x1d98d80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x1d64c90;
 .timescale -12 -12;
E_0x1d6c4d0 .event anyedge, v0x1d99910_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d99910_0;
    %nor/r;
    %assign/vec4 v0x1d99910_0, 0;
    %wait E_0x1d6c4d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d964c0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d6c720;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1d62a90_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d64c90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d99540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d99910_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1d64c90;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d99540_0;
    %inv;
    %store/vec4 v0x1d99540_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1d64c90;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d63ac0_0, v0x1d99a90_0, v0x1d995e0_0, v0x1d997b0_0, v0x1d99680_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d64c90;
T_5 ;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1d64c90;
T_6 ;
    %wait E_0x1d6c720;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d99850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d99850_0, 4, 32;
    %load/vec4 v0x1d999d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d99850_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d99850_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d99850_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d997b0_0;
    %load/vec4 v0x1d997b0_0;
    %load/vec4 v0x1d99680_0;
    %xor;
    %load/vec4 v0x1d997b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d99850_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d99850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d99850_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/reduction/iter2/response0/top_module.sv";
