

================================================================
== Vitis HLS Report for 'module2_coarse_cfo_Pipeline_CFO_ESTIMATE'
================================================================
* Date:           Wed Feb  4 08:41:04 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        module2_coarse_cfo
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.680 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|      148|  20.000 ns|  1.480 us|    1|  144|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- CFO_ESTIMATE  |        0|      146|         5|          1|          1|  0 ~ 143|       yes|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    246|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     12|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     422|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     422|    344|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_32_1_1_U9   |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U10  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  12|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_32s_33_4_1_U11  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_16s_32s_32_4_1_U12  |mac_mulsub_16s_16s_32s_32_4_1  |  i0 - i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |C_im_1_fu_284_p2      |         +|   0|  0|  39|          32|          32|
    |C_re_1_fu_265_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln119_fu_181_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln121_fu_191_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln122_fu_202_p2   |         +|   0|  0|  12|          11|          11|
    |icmp_ln119_fu_176_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 246|         215|         153|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |C_im_fu_60               |   9|          2|   32|         64|
    |C_re_fu_64               |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  131|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |C_im_fu_60                          |  32|   0|   32|          0|
    |C_re_fu_64                          |  32|   0|   32|          0|
    |add_ln119_1_cast_cast_reg_359       |  64|   0|   64|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |i_fu_68                             |  64|   0|   64|          0|
    |icmp_ln119_reg_364                  |   1|   0|    1|          0|
    |sext_ln125_2_reg_405                |  32|   0|   32|          0|
    |sext_ln125_2_reg_405_pp0_iter3_reg  |  32|   0|   32|          0|
    |sext_ln125_reg_393                  |  32|   0|   32|          0|
    |sext_ln125_reg_393_pp0_iter3_reg    |  32|   0|   32|          0|
    |sx_im_reg_411                       |  16|   0|   16|          0|
    |zext_ln123_reg_368                  |  11|   0|   64|         53|
    |icmp_ln119_reg_364                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 422|  32|  412|         53|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_CFO_ESTIMATE|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_CFO_ESTIMATE|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_CFO_ESTIMATE|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_CFO_ESTIMATE|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_CFO_ESTIMATE|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_CFO_ESTIMATE|  return value|
|add_ln119_1_cast       |   in|   32|     ap_none|                          add_ln119_1_cast|        scalar|
|add                    |   in|   11|     ap_none|                                       add|        scalar|
|add24                  |   in|   11|     ap_none|                                     add24|        scalar|
|C_re_out               |  out|   32|      ap_vld|                                  C_re_out|       pointer|
|C_re_out_ap_vld        |  out|    1|      ap_vld|                                  C_re_out|       pointer|
|C_im_out               |  out|   32|      ap_vld|                                  C_im_out|       pointer|
|C_im_out_ap_vld        |  out|    1|      ap_vld|                                  C_im_out|       pointer|
|early_buf_re_address0  |  out|   11|   ap_memory|                              early_buf_re|         array|
|early_buf_re_ce0       |  out|    1|   ap_memory|                              early_buf_re|         array|
|early_buf_re_q0        |   in|   16|   ap_memory|                              early_buf_re|         array|
|early_buf_re_address1  |  out|   11|   ap_memory|                              early_buf_re|         array|
|early_buf_re_ce1       |  out|    1|   ap_memory|                              early_buf_re|         array|
|early_buf_re_q1        |   in|   16|   ap_memory|                              early_buf_re|         array|
|early_buf_im_address0  |  out|   11|   ap_memory|                              early_buf_im|         array|
|early_buf_im_ce0       |  out|    1|   ap_memory|                              early_buf_im|         array|
|early_buf_im_q0        |   in|   16|   ap_memory|                              early_buf_im|         array|
|early_buf_im_address1  |  out|   11|   ap_memory|                              early_buf_im|         array|
|early_buf_im_ce1       |  out|    1|   ap_memory|                              early_buf_im|         array|
|early_buf_im_q1        |   in|   16|   ap_memory|                              early_buf_im|         array|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

