// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "10/02/2023 14:18:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Taller1 (
	clk,
	rst_n,
	switch,
	switch2,
	btn,
	btn0,
	btn1,
	btn2,
	btn3,
	seg0,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	leds);
input 	clk;
input 	rst_n;
input 	switch;
input 	switch2;
input 	btn;
input 	btn0;
input 	btn1;
input 	btn2;
input 	btn3;
output 	[6:0] seg0;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[2:0] leds;

// Design Ports Information
// seg0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch2	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn0	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn1	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn2	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn3	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_n~input_o ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \plat|rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \plat|rst_controller|r_sync_rst_chain~1_combout ;
wire \plat|rst_controller|r_sync_rst_chain~0_combout ;
wire \plat|rst_controller|WideOr0~0_combout ;
wire \plat|rst_controller|r_sync_rst~q ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|always2~0_combout ;
wire \plat|rst_controller|r_early_rst~q ;
wire \~GND~combout ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ;
wire \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|cpu|cpu|i_read_nxt~0_combout ;
wire \plat|cpu|cpu|i_read~q ;
wire \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|cpu|cpu|F_valid~0_combout ;
wire \plat|cpu|cpu|D_iw[4]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_valid~q ;
wire \plat|cpu|cpu|R_valid~DUPLICATE_q ;
wire \plat|cpu|cpu|R_valid~q ;
wire \plat|cpu|cpu|E_src2[8]~feeder_combout ;
wire \plat|cpu|cpu|Add0~2 ;
wire \plat|cpu|cpu|Add0~6 ;
wire \plat|cpu|cpu|Add0~10 ;
wire \plat|cpu|cpu|Add0~58 ;
wire \plat|cpu|cpu|Add0~54 ;
wire \plat|cpu|cpu|Add0~14 ;
wire \plat|cpu|cpu|Add0~18 ;
wire \plat|cpu|cpu|Add0~25_sumout ;
wire \plat|cpu|cpu|Add0~26 ;
wire \plat|cpu|cpu|Add0~29_sumout ;
wire \plat|cpu|cpu|E_src2[12]~feeder_combout ;
wire \plat|cpu|cpu|D_iw[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|F_iw~9_combout ;
wire \plat|cpu|cpu|E_src2[13]~feeder_combout ;
wire \plat|cpu|cpu|Equal0~9_combout ;
wire \plat|cpu|cpu|F_iw~10_combout ;
wire \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ;
wire \plat|cpu|cpu|D_dst_regnum[4]~6_combout ;
wire \plat|cpu|cpu|D_dst_regnum[4]~7_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \plat|cpu|cpu|F_iw~3_combout ;
wire \plat|cpu|cpu|D_iw[15]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \plat|cpu|cpu|D_logic_op[0]~1_combout ;
wire \plat|cpu|cpu|D_logic_op_raw[1]~0_combout ;
wire \plat|cpu|cpu|D_logic_op[1]~0_combout ;
wire \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_iw[7]~feeder_combout ;
wire \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \plat|cpu|cpu|R_src2_use_imm~5_combout ;
wire \plat|cpu|cpu|R_ctrl_br_nxt~0_combout ;
wire \plat|cpu|cpu|R_src2_use_imm~1_combout ;
wire \plat|cpu|cpu|R_src2_use_imm~0_combout ;
wire \plat|cpu|cpu|R_src2_use_imm~q ;
wire \plat|cpu|cpu|R_src2_lo~0_combout ;
wire \plat|cpu|cpu|Equal62~3_combout ;
wire \plat|cpu|cpu|D_op_rdctl~combout ;
wire \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ;
wire \plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \plat|cpu|cpu|R_ctrl_shift_rot_right~q ;
wire \plat|cpu|cpu|Add0~1_sumout ;
wire \plat|cpu|cpu|D_iw[6]~feeder_combout ;
wire \plat|cpu|cpu|D_iw[29]~feeder_combout ;
wire \plat|cpu|cpu|D_iw[30]~feeder_combout ;
wire \plat|cpu|cpu|D_iw[31]~feeder_combout ;
wire \plat|cpu|cpu|D_ctrl_ld~0_combout ;
wire \plat|cpu|cpu|R_ctrl_ld~q ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ;
wire \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|cpu|cpu|D_iw[9]~feeder_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[6]~feeder_combout ;
wire \plat|cpu|cpu|Equal0~7_combout ;
wire \plat|cpu|cpu|Equal0~1_combout ;
wire \plat|cpu|cpu|Equal62~4_combout ;
wire \plat|cpu|cpu|Equal62~5_combout ;
wire \plat|cpu|cpu|D_ctrl_br_cmp~0_combout ;
wire \plat|cpu|cpu|Equal0~6_combout ;
wire \plat|cpu|cpu|Equal0~2_combout ;
wire \plat|cpu|cpu|Equal0~8_combout ;
wire \plat|cpu|cpu|Equal0~5_combout ;
wire \plat|cpu|cpu|D_ctrl_br_cmp~1_combout ;
wire \plat|cpu|cpu|D_ctrl_br_cmp~2_combout ;
wire \plat|cpu|cpu|R_ctrl_br_cmp~q ;
wire \plat|cpu|cpu|D_ctrl_shift_rot~1_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_rot~2_combout ;
wire \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_logic~0_combout ;
wire \plat|cpu|cpu|D_ctrl_logic~1_combout ;
wire \plat|cpu|cpu|R_ctrl_logic~q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[7]~3_combout ;
wire \plat|cpu|cpu|E_src2[9]~feeder_combout ;
wire \plat|cpu|cpu|E_src1[10]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[10]~feeder_combout ;
wire \plat|cpu|cpu|E_alu_result~1_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout ;
wire \plat|cpu|cpu|Add0~9_sumout ;
wire \plat|cpu|cpu|D_iw[8]~feeder_combout ;
wire \plat|cpu|cpu|D_iw[8]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[0]~31_combout ;
wire \plat|cpu|cpu|Add2~78_cout ;
wire \plat|cpu|cpu|Add2~69_sumout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[1]~15_combout ;
wire \plat|cpu|cpu|D_ctrl_mem8~0_combout ;
wire \plat|cpu|cpu|D_ctrl_mem8~1_combout ;
wire \plat|cpu|cpu|D_ctrl_mem16~0_combout ;
wire \plat|cpu|cpu|D_ctrl_mem16~1_combout ;
wire \plat|cpu|cpu|F_iw~12_combout ;
wire \plat|cpu|cpu|E_src2[14]~feeder_combout ;
wire \plat|cpu|cpu|D_ctrl_ld_signed~0_combout ;
wire \plat|cpu|cpu|R_ctrl_ld_signed~q ;
wire \plat|cpu|cpu|av_fill_bit~0_combout ;
wire \plat|cpu|cpu|Equal62~13_combout ;
wire \plat|cpu|cpu|Equal62~12_combout ;
wire \plat|cpu|cpu|Equal62~9_combout ;
wire \plat|cpu|cpu|Equal62~11_combout ;
wire \plat|cpu|cpu|Equal62~10_combout ;
wire \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \plat|cpu|cpu|Equal0~4_combout ;
wire \plat|cpu|cpu|R_ctrl_br_uncond~q ;
wire \plat|cpu|cpu|R_ctrl_br~q ;
wire \plat|cpu|cpu|F_pc_sel_nxt~0_combout ;
wire \plat|cpu|cpu|Equal62~1_combout ;
wire \plat|cpu|cpu|R_ctrl_rot_right_nxt~combout ;
wire \plat|cpu|cpu|R_ctrl_rot_right~q ;
wire \plat|cpu|cpu|Equal62~0_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_rot~0_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_logical~0_combout ;
wire \plat|cpu|cpu|R_ctrl_shift_logical~q ;
wire \plat|cpu|cpu|E_new_inst~q ;
wire \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[31]~19_combout ;
wire \plat|cpu|cpu|D_iw[19]~DUPLICATE_q ;
wire \plat|cpu|cpu|R_src2_hi[13]~15_combout ;
wire \plat|cpu|cpu|D_ctrl_logic~2_combout ;
wire \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \plat|cpu|cpu|R_ctrl_force_src2_zero~q ;
wire \plat|cpu|cpu|R_src2_hi~1_combout ;
wire \plat|cpu|cpu|R_src2_hi[14]~12_combout ;
wire \plat|cpu|cpu|R_src2_hi[15]~11_combout ;
wire \plat|cpu|cpu|E_logic_result[31]~25_combout ;
wire \plat|cpu|cpu|Equal0~3_combout ;
wire \plat|cpu|cpu|Equal62~2_combout ;
wire \plat|cpu|cpu|E_invert_arith_src_msb~0_combout ;
wire \plat|cpu|cpu|Equal0~14_combout ;
wire \plat|cpu|cpu|E_invert_arith_src_msb~1_combout ;
wire \plat|cpu|cpu|E_invert_arith_src_msb~q ;
wire \plat|cpu|cpu|E_src1[27]~0_combout ;
wire \plat|cpu|cpu|R_src2_hi[10]~14_combout ;
wire \plat|cpu|cpu|R_src2_hi[8]~10_combout ;
wire \plat|cpu|cpu|R_src2_hi[7]~5_combout ;
wire \plat|cpu|cpu|R_src2_hi[6]~6_combout ;
wire \plat|cpu|cpu|R_src2_hi[5]~7_combout ;
wire \plat|cpu|cpu|R_src2_hi[4]~8_combout ;
wire \plat|cpu|cpu|R_src2_hi[2]~3_combout ;
wire \plat|cpu|cpu|E_src2[15]~feeder_combout ;
wire \plat|cpu|cpu|E_src2[9]~0_combout ;
wire \plat|cpu|cpu|E_src1[15]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add0~30 ;
wire \plat|cpu|cpu|Add0~34 ;
wire \plat|cpu|cpu|Add0~37_sumout ;
wire \plat|cpu|cpu|R_src1[12]~11_combout ;
wire \plat|cpu|cpu|Add0~33_sumout ;
wire \plat|cpu|cpu|R_src1[11]~10_combout ;
wire \plat|cpu|cpu|Add0~17_sumout ;
wire \plat|cpu|cpu|R_src1[8]~6_combout ;
wire \plat|cpu|cpu|E_src2[6]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[5]~feeder_combout ;
wire \plat|cpu|cpu|R_src2_lo[3]~2_combout ;
wire \plat|cpu|cpu|R_src2_lo[2]~1_combout ;
wire \plat|cpu|cpu|Add2~70 ;
wire \plat|cpu|cpu|Add2~62 ;
wire \plat|cpu|cpu|Add2~2 ;
wire \plat|cpu|cpu|Add2~6 ;
wire \plat|cpu|cpu|Add2~10 ;
wire \plat|cpu|cpu|Add2~58 ;
wire \plat|cpu|cpu|Add2~54 ;
wire \plat|cpu|cpu|Add2~14 ;
wire \plat|cpu|cpu|Add2~18 ;
wire \plat|cpu|cpu|Add2~26 ;
wire \plat|cpu|cpu|Add2~30 ;
wire \plat|cpu|cpu|Add2~34 ;
wire \plat|cpu|cpu|Add2~38 ;
wire \plat|cpu|cpu|Add2~42 ;
wire \plat|cpu|cpu|Add2~45_sumout ;
wire \plat|cpu|cpu|F_pc[12]~feeder_combout ;
wire \plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ;
wire \plat|cpu|cpu|Add0~38 ;
wire \plat|cpu|cpu|Add0~42 ;
wire \plat|cpu|cpu|Add0~45_sumout ;
wire \plat|cpu|cpu|R_src1[14]~13_combout ;
wire \plat|cpu|cpu|Add2~46 ;
wire \plat|cpu|cpu|Add2~22 ;
wire \plat|cpu|cpu|Add2~50 ;
wire \plat|cpu|cpu|Add2~98 ;
wire \plat|cpu|cpu|Add2~94 ;
wire \plat|cpu|cpu|Add2~90 ;
wire \plat|cpu|cpu|Add2~114 ;
wire \plat|cpu|cpu|Add2~110 ;
wire \plat|cpu|cpu|Add2~106 ;
wire \plat|cpu|cpu|Add2~102 ;
wire \plat|cpu|cpu|Add2~122 ;
wire \plat|cpu|cpu|Add2~118 ;
wire \plat|cpu|cpu|Add2~130 ;
wire \plat|cpu|cpu|Add2~126 ;
wire \plat|cpu|cpu|Add2~134 ;
wire \plat|cpu|cpu|Add2~86 ;
wire \plat|cpu|cpu|Add2~82 ;
wire \plat|cpu|cpu|Add2~73_sumout ;
wire \plat|cpu|cpu|E_alu_result[31]~27_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[31]~25_combout ;
wire \plat|cpu|cpu|E_logic_result[30]~26_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~81_sumout ;
wire \plat|cpu|cpu|E_alu_result[30]~28_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[30]~26_combout ;
wire \plat|cpu|cpu|E_logic_result[29]~29_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~85_sumout ;
wire \plat|cpu|cpu|E_alu_result[29]~31_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[29]~29_combout ;
wire \plat|cpu|cpu|R_src2_hi[12]~16_combout ;
wire \plat|cpu|cpu|E_logic_result[28]~30_combout ;
wire \plat|cpu|cpu|Add2~133_sumout ;
wire \plat|cpu|cpu|E_alu_result[28]~32_combout ;
wire \plat|cpu|cpu|E_st_data[28]~8_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[3]~1_combout ;
wire \plat|cpu|cpu|R_ctrl_shift_rot~q ;
wire \plat|cpu|cpu|E_alu_result[3]~2_combout ;
wire \plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[7]~3_combout ;
wire \plat|cpu|cpu|E_alu_result[7]~4_combout ;
wire \plat|cpu|cpu|E_logic_result[8]~4_combout ;
wire \plat|cpu|cpu|E_alu_result[8]~5_combout ;
wire \plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[12]~9_combout ;
wire \plat|cpu|cpu|E_alu_result[12]~10_combout ;
wire \plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[13]~10_combout ;
wire \plat|cpu|cpu|E_alu_result[13]~11_combout ;
wire \plat|cpu|cpu|Add2~61_sumout ;
wire \plat|cpu|cpu|E_mem_byte_en[3]~3_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ;
wire \plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \plat|cpu|cpu|av_ld_rshift8~0_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[28]~30_combout ;
wire \plat|cpu|cpu|R_src2_hi[11]~13_combout ;
wire \plat|cpu|cpu|E_logic_result[27]~27_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~125_sumout ;
wire \plat|cpu|cpu|E_alu_result[27]~29_combout ;
wire \plat|cpu|cpu|E_st_data[27]~5_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[27]~27_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[26]~28_combout ;
wire \plat|cpu|cpu|Add2~129_sumout ;
wire \plat|cpu|cpu|E_alu_result[26]~30_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[26]~28_combout ;
wire \plat|cpu|cpu|R_src2_hi[9]~9_combout ;
wire \plat|cpu|cpu|Add2~117_sumout ;
wire \plat|cpu|cpu|E_logic_result[25]~23_combout ;
wire \plat|cpu|cpu|E_alu_result[25]~25_combout ;
wire \plat|cpu|cpu|E_st_data[25]~2_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[25]~23_combout ;
wire \plat|cpu|cpu|E_st_data[24]~1_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \plat|cpu|cpu|E_logic_result[24]~24_combout ;
wire \plat|cpu|cpu|Add2~121_sumout ;
wire \plat|cpu|cpu|E_alu_result[24]~26_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[24]~24_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~101_sumout ;
wire \plat|cpu|cpu|E_logic_result[23]~19_combout ;
wire \plat|cpu|cpu|E_alu_result[23]~21_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[23]~19_combout ;
wire \plat|cpu|cpu|E_st_data[30]~4_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout ;
wire \plat|cpu|cpu|d_writedata[22]~feeder_combout ;
wire \plat|cpu|cpu|E_st_data[23]~0_combout ;
wire \plat|cpu|cpu|E_mem_byte_en[2]~2_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7_combout ;
wire \plat|cpu|cpu|E_logic_result[22]~20_combout ;
wire \plat|cpu|cpu|Add2~105_sumout ;
wire \plat|cpu|cpu|E_alu_result[22]~22_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[22]~20_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[30]~21_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[29]~30_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[28]~31_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[27]~28_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[26]~29_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[25]~26_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[24]~27_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[21]~25_combout ;
wire \plat|cpu|cpu|E_logic_result[21]~21_combout ;
wire \plat|cpu|cpu|Add2~109_sumout ;
wire \plat|cpu|cpu|E_alu_result[21]~23_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[21]~21_combout ;
wire \plat|cpu|cpu|Add2~21_sumout ;
wire \plat|cpu|cpu|F_pc[13]~feeder_combout ;
wire \plat|cpu|cpu|Add0~46 ;
wire \plat|cpu|cpu|Add0~21_sumout ;
wire \plat|cpu|cpu|R_src1[15]~7_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[16]~12_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[17]~16_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[19]~20_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout ;
wire \plat|cpu|cpu|E_logic_result[20]~22_combout ;
wire \plat|cpu|cpu|Add2~113_sumout ;
wire \plat|cpu|cpu|E_alu_result[20]~24_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[20]~22_combout ;
wire \plat|cpu|cpu|R_src2_hi[3]~2_combout ;
wire \plat|cpu|cpu|E_logic_result[19]~15_combout ;
wire \plat|cpu|cpu|Add2~89_sumout ;
wire \plat|cpu|cpu|E_alu_result[19]~18_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ;
wire \plat|cpu|cpu|d_writedata[19]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[19]~16_combout ;
wire \plat|cpu|cpu|E_st_data[26]~6_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ;
wire \plat|cpu|cpu|d_writedata[18]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3_combout ;
wire \plat|cpu|cpu|E_logic_result[18]~16_combout ;
wire \plat|cpu|cpu|Add2~93_sumout ;
wire \plat|cpu|cpu|E_alu_result[18]~19_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[18]~17_combout ;
wire \plat|cpu|cpu|R_src2_hi[1]~4_combout ;
wire \plat|cpu|cpu|E_logic_result[17]~17_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~97_sumout ;
wire \plat|cpu|cpu|E_alu_result[17]~20_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout ;
wire \plat|cpu|cpu|d_writedata[17]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[17]~18_combout ;
wire \plat|cpu|cpu|R_src2_hi[0]~0_combout ;
wire \plat|cpu|cpu|Add2~49_sumout ;
wire \plat|cpu|cpu|F_pc_no_crst_nxt[14]~0_combout ;
wire \plat|cpu|cpu|Add0~22 ;
wire \plat|cpu|cpu|Add0~49_sumout ;
wire \plat|cpu|cpu|R_src1[16]~14_combout ;
wire \plat|cpu|cpu|E_logic_result[16]~12_combout ;
wire \plat|cpu|cpu|E_alu_result[16]~13_combout ;
wire \plat|cpu|cpu|W_alu_result[16]~DUPLICATE_q ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout ;
wire \plat|cpu|cpu|d_writedata[16]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[16]~15_combout ;
wire \plat|cpu|cpu|E_st_data[31]~3_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout ;
wire \plat|cpu|cpu|d_writedata[23]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE_q ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout ;
wire \plat|cpu|cpu|d_writedata[15]~feeder_combout ;
wire \plat|cpu|cpu|E_mem_byte_en[1]~1_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2_combout ;
wire \plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_en~0_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[15]~8_combout ;
wire \plat|cpu|cpu|E_src1[14]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[14]~11_combout ;
wire \plat|cpu|cpu|E_alu_result[14]~12_combout ;
wire \plat|cpu|cpu|d_writedata[14]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[14]~14_combout ;
wire \plat|cpu|cpu|E_st_data[29]~7_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout ;
wire \plat|cpu|cpu|d_writedata[21]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout ;
wire \plat|cpu|cpu|d_writedata[13]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE_q ;
wire \plat|cpu|cpu|W_rf_wr_data[13]~13_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[0]~17_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_alu_result[0]~16_combout ;
wire \plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q ;
wire \plat|cpu|cpu|LessThan0~0_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout ;
wire \plat|cpu|cpu|d_writedata[20]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout ;
wire \plat|cpu|cpu|d_writedata[12]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[12]~12_combout ;
wire \plat|cpu|cpu|R_src1[4]~4_combout ;
wire \plat|cpu|cpu|E_logic_result[4]~2_combout ;
wire \plat|cpu|cpu|E_alu_result[4]~3_combout ;
wire \plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal0~1_combout ;
wire \plat|mm_interconnect_0|router|Equal0~2_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|ram|wren~0_combout ;
wire \plat|cpu|cpu|d_writedata[11]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[11]~11_combout ;
wire \plat|cpu|cpu|E_logic_result[10]~7_combout ;
wire \plat|cpu|cpu|E_alu_result[10]~8_combout ;
wire \plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ;
wire \plat|cpu|cpu|d_writedata[10]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[10]~10_combout ;
wire \plat|cpu|cpu|E_logic_result[9]~6_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_alu_result[9]~7_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout ;
wire \plat|cpu|cpu|d_writedata[9]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[9]~9_combout ;
wire \plat|cpu|cpu|Add0~13_sumout ;
wire \plat|cpu|cpu|R_src1[7]~5_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[8]~4_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[9]~6_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout ;
wire \plat|cpu|cpu|E_logic_result[11]~8_combout ;
wire \plat|cpu|cpu|E_alu_result[11]~9_combout ;
wire \plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ;
wire \plat|cpu|cpu|W_alu_result[9]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal0~0_combout ;
wire \plat|mm_interconnect_0|router|Equal11~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout ;
wire \plat|seven_seg3|always0~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|router|Equal0~3_combout ;
wire \plat|mm_interconnect_0|router|always1~1_combout ;
wire \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~16_combout ;
wire \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal10~0_combout ;
wire \plat|mm_interconnect_0|router|Equal10~1_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_0|router|Equal9~1_combout ;
wire \plat|mm_interconnect_0|router|always1~5_combout ;
wire \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ;
wire \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~20_combout ;
wire \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ;
wire \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|always1~0_combout ;
wire \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \plat|mm_interconnect_0|btn_s1_agent|m0_write~combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~22_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|router|Equal8~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal9~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~2_combout ;
wire \plat|mm_interconnect_0|router|Equal13~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|seven_seg1|always0~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal14~0_combout ;
wire \plat|mm_interconnect_0|router|Equal14~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|seven_seg0|always0~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|router|Equal12~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \plat|cpu|cpu|D_ctrl_mem32~0_combout ;
wire \plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \plat|cpu|cpu|av_ld_aligning_data~q ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ;
wire \plat|cpu|cpu|d_writedata[8]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[8]~7_combout ;
wire \plat|cpu|cpu|Add0~41_sumout ;
wire \plat|cpu|cpu|R_src1[13]~12_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[13]~10_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[14]~11_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[15]~5_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[15]~5_combout ;
wire \plat|cpu|cpu|E_alu_result[15]~6_combout ;
wire \plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q ;
wire \plat|cpu|cpu|d_writedata[7]~feeder_combout ;
wire \plat|cpu|cpu|E_mem_byte_en~0_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[7]~6_combout ;
wire \plat|cpu|cpu|E_logic_result[6]~13_combout ;
wire \plat|cpu|cpu|E_alu_result[6]~14_combout ;
wire \plat|cpu|cpu|d_write~DUPLICATE_q ;
wire \plat|seven_seg0|always0~0_combout ;
wire \plat|seven_seg5|always0~0_combout ;
wire \plat|seven_seg5|data_out[6]~DUPLICATE_q ;
wire \plat|btn|Equal0~0_combout ;
wire \plat|seven_seg1|always0~1_combout ;
wire \plat|seven_seg2|data_out[6]~feeder_combout ;
wire \plat|seven_seg2|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \plat|seven_seg3|always0~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|seven_seg4|always0~0_combout ;
wire \plat|seven_seg0|always0~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~29_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[6]~5_combout ;
wire \plat|cpu|cpu|d_writedata[5]~feeder_combout ;
wire \plat|seven_seg4|data_out[5]~feeder_combout ;
wire \plat|seven_seg3|data_out[5]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \plat|seven_seg2|data_out[5]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[5]~4_combout ;
wire \plat|seven_seg0|data_out[4]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data[4]~DUPLICATE_q ;
wire \plat|cpu|cpu|W_rf_wr_data[4]~3_combout ;
wire \plat|cpu|cpu|Add0~57_sumout ;
wire \plat|cpu|cpu|R_src1[5]~16_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[6]~13_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[5]~14_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[5]~14_combout ;
wire \plat|cpu|cpu|Add2~57_sumout ;
wire \plat|cpu|cpu|E_alu_result[5]~15_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ;
wire \plat|mm_interconnect_0|router|always1~6_combout ;
wire \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~21_combout ;
wire \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ;
wire \plat|cpu|cpu|d_read~q ;
wire \plat|mm_interconnect_0|router|always1~3_combout ;
wire \plat|mm_interconnect_0|router|always1~4_combout ;
wire \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~19_combout ;
wire \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|switch_s1_agent|m0_write~1_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ;
wire \plat|cpu|cpu|d_read_nxt~combout ;
wire \plat|cpu|cpu|d_read~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ;
wire \plat|cpu|cpu|E_st_stall~combout ;
wire \plat|cpu|cpu|d_write~q ;
wire \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|router|always1~2_combout ;
wire \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~17_combout ;
wire \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ;
wire \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|d_writedata[3]~feeder_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[3]~2_combout ;
wire \plat|cpu|cpu|R_src1[2]~2_combout ;
wire \plat|cpu|cpu|E_src1[2]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[2]~0_combout ;
wire \plat|cpu|cpu|E_alu_result[2]~0_combout ;
wire \plat|seven_seg2|data_out[2]~feeder_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \plat|pio_0|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[2]~1_combout ;
wire \plat|cpu|cpu|R_src2_lo[1]~4_combout ;
wire \plat|cpu|cpu|E_logic_result[1]~18_combout ;
wire \plat|cpu|cpu|E_alu_result[1]~17_combout ;
wire \plat|seven_seg0|data_out[1]~feeder_combout ;
wire \plat|timer_0|counter_is_running~feeder_combout ;
wire \plat|timer_0|counter_is_running~q ;
wire \plat|timer_0|read_mux_out[1]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[1]~0_combout ;
wire \plat|cpu|cpu|Add2~41_sumout ;
wire \plat|cpu|cpu|F_pc[11]~feeder_combout ;
wire \plat|cpu|cpu|Equal0~11_combout ;
wire \plat|cpu|cpu|Equal0~10_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~6_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~5_combout ;
wire \plat|cpu|cpu|Equal0~12_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~4_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~0_combout ;
wire \plat|cpu|cpu|D_dst_regnum[3]~8_combout ;
wire \plat|cpu|cpu|D_dst_regnum[3]~9_combout ;
wire \plat|cpu|cpu|Add2~37_sumout ;
wire \plat|cpu|cpu|F_pc[10]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~11_combout ;
wire \plat|cpu|cpu|E_src2[11]~feeder_combout ;
wire \plat|cpu|cpu|Add2~33_sumout ;
wire \plat|cpu|cpu|F_pc[9]~feeder_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \plat|cpu|cpu|D_dst_regnum[2]~2_combout ;
wire \plat|cpu|cpu|D_dst_regnum[2]~3_combout ;
wire \plat|cpu|cpu|R_src1[10]~9_combout ;
wire \plat|cpu|cpu|Add2~29_sumout ;
wire \plat|cpu|cpu|F_pc[8]~feeder_combout ;
wire \plat|cpu|cpu|D_dst_regnum[1]~0_combout ;
wire \plat|cpu|cpu|D_dst_regnum[1]~1_combout ;
wire \plat|cpu|cpu|R_src1[9]~8_combout ;
wire \plat|cpu|cpu|Add2~25_sumout ;
wire \plat|cpu|cpu|F_pc[7]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~0_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \plat|cpu|cpu|D_dst_regnum[0]~4_combout ;
wire \plat|cpu|cpu|D_dst_regnum[0]~5_combout ;
wire \plat|cpu|cpu|Add2~17_sumout ;
wire \plat|cpu|cpu|F_pc[6]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~1_combout ;
wire \plat|cpu|cpu|D_iw[13]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[7]~feeder_combout ;
wire \plat|cpu|cpu|Add2~13_sumout ;
wire \plat|cpu|cpu|F_pc[5]~feeder_combout ;
wire \plat|cpu|cpu|Equal0~0_combout ;
wire \plat|cpu|cpu|Equal0~13_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \plat|cpu|cpu|Equal62~6_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \plat|cpu|cpu|Equal62~7_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \plat|cpu|cpu|D_ctrl_retaddr~2_combout ;
wire \plat|cpu|cpu|Equal62~8_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~1_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ;
wire \plat|cpu|cpu|R_src2_lo[0]~5_combout ;
wire \plat|cpu|cpu|E_src2[0]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \plat|cpu|cpu|Add3~3_combout ;
wire \plat|cpu|cpu|E_src2[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add3~2_combout ;
wire \plat|cpu|cpu|Add3~1_combout ;
wire \plat|cpu|cpu|E_stall~1_combout ;
wire \plat|cpu|cpu|Add3~0_combout ;
wire \plat|cpu|cpu|E_stall~2_combout ;
wire \plat|cpu|cpu|av_ld_waiting_for_data~q ;
wire \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \plat|cpu|cpu|E_stall~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ;
wire \plat|cpu|cpu|E_valid_from_R~0_combout ;
wire \plat|cpu|cpu|E_valid_from_R~q ;
wire \plat|cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \plat|cpu|cpu|D_ctrl_retaddr~3_combout ;
wire \plat|cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \plat|cpu|cpu|R_ctrl_retaddr~q ;
wire \plat|cpu|cpu|R_src1~0_combout ;
wire \plat|cpu|cpu|Add0~53_sumout ;
wire \plat|cpu|cpu|R_src1[6]~15_combout ;
wire \plat|cpu|cpu|E_src1[6]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~53_sumout ;
wire \plat|cpu|cpu|F_pc[4]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~4_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~2_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~3_combout ;
wire \plat|cpu|cpu|R_ctrl_exception~q ;
wire \plat|cpu|cpu|R_ctrl_break_nxt~combout ;
wire \plat|cpu|cpu|R_ctrl_break~q ;
wire \plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ;
wire \plat|cpu|cpu|F_pc_no_crst_nxt[3]~1_combout ;
wire \plat|cpu|cpu|F_iw~8_combout ;
wire \plat|cpu|cpu|D_iw[5]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_hi_imm16~0_combout ;
wire \plat|cpu|cpu|R_ctrl_hi_imm16~q ;
wire \plat|cpu|cpu|R_src2_lo[4]~3_combout ;
wire \plat|cpu|cpu|Add2~9_sumout ;
wire \plat|cpu|cpu|F_pc[2]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~5_combout ;
wire \plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ;
wire \plat|cpu|cpu|R_ctrl_jmp_direct~q ;
wire \plat|cpu|cpu|R_src1~1_combout ;
wire \plat|cpu|cpu|Add0~5_sumout ;
wire \plat|cpu|cpu|R_src1[3]~3_combout ;
wire \plat|cpu|cpu|Add2~5_sumout ;
wire \plat|cpu|cpu|F_pc[1]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~7_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ;
wire \plat|cpu|cpu|E_alu_sub~0_combout ;
wire \plat|cpu|cpu|E_alu_sub~q ;
wire \plat|cpu|cpu|Add2~1_sumout ;
wire \plat|cpu|cpu|F_pc[0]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~2_combout ;
wire \plat|cpu|cpu|D_logic_op_raw[0]~1_combout ;
wire \plat|cpu|cpu|Add2~74 ;
wire \plat|cpu|cpu|Add2~65_sumout ;
wire \plat|cpu|cpu|Equal127~0_combout ;
wire \plat|cpu|cpu|Equal127~1_combout ;
wire \plat|cpu|cpu|Equal127~2_combout ;
wire \plat|cpu|cpu|Equal127~3_combout ;
wire \plat|cpu|cpu|Equal127~4_combout ;
wire \plat|cpu|cpu|Equal127~6_combout ;
wire \plat|cpu|cpu|Equal127~5_combout ;
wire \plat|cpu|cpu|Equal127~7_combout ;
wire \plat|cpu|cpu|Equal127~8_combout ;
wire \plat|cpu|cpu|E_cmp_result~0_combout ;
wire \plat|cpu|cpu|W_cmp_result~q ;
wire \plat|cpu|cpu|Equal62~14_combout ;
wire \plat|cpu|cpu|D_op_wrctl~combout ;
wire \plat|cpu|cpu|R_ctrl_wrctl_inst~q ;
wire \plat|cpu|cpu|W_estatus_reg~q ;
wire \plat|cpu|cpu|Equal132~0_combout ;
wire \plat|cpu|cpu|Equal133~0_combout ;
wire \plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \plat|cpu|cpu|W_estatus_reg~DUPLICATE_q ;
wire \plat|cpu|cpu|Equal132~1_combout ;
wire \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \plat|cpu|cpu|Equal134~0_combout ;
wire \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \plat|cpu|cpu|W_bstatus_reg~q ;
wire \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \plat|cpu|cpu|W_status_reg_pie~q ;
wire \plat|cpu|cpu|E_control_rd_data[0]~1_combout ;
wire \plat|cpu|cpu|E_control_rd_data[0]~0_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \switch2~input_o ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \btn3~input_o ;
wire \plat|btn_3|readdata[0]~feeder_combout ;
wire \btn2~input_o ;
wire \switch~input_o ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \btn~input_o ;
wire \plat|btn|readdata[0]~feeder_combout ;
wire \btn0~input_o ;
wire \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder_combout ;
wire \btn1~input_o ;
wire \plat|btn_1|readdata[0]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|timer_0|period_l_wr_strobe~0_combout ;
wire \plat|timer_0|force_reload~0_combout ;
wire \plat|timer_0|force_reload~q ;
wire \plat|timer_0|always0~0_combout ;
wire \plat|timer_0|force_reload~DUPLICATE_q ;
wire \plat|timer_0|always0~1_combout ;
wire \plat|timer_0|internal_counter[16]~DUPLICATE_q ;
wire \plat|timer_0|Add0~53_sumout ;
wire \plat|timer_0|internal_counter~5_combout ;
wire \plat|timer_0|Add0~54 ;
wire \plat|timer_0|Add0~49_sumout ;
wire \plat|timer_0|internal_counter~4_combout ;
wire \plat|timer_0|Add0~50 ;
wire \plat|timer_0|Add0~45_sumout ;
wire \plat|timer_0|internal_counter~3_combout ;
wire \plat|timer_0|Add0~46 ;
wire \plat|timer_0|Add0~41_sumout ;
wire \plat|timer_0|internal_counter~2_combout ;
wire \plat|timer_0|Add0~42 ;
wire \plat|timer_0|Add0~37_sumout ;
wire \plat|timer_0|internal_counter~1_combout ;
wire \plat|timer_0|Add0~38 ;
wire \plat|timer_0|Add0~33_sumout ;
wire \plat|timer_0|internal_counter~0_combout ;
wire \plat|timer_0|Add0~34 ;
wire \plat|timer_0|Add0~101_sumout ;
wire \plat|timer_0|internal_counter~17_combout ;
wire \plat|timer_0|internal_counter[6]~DUPLICATE_q ;
wire \plat|timer_0|Add0~102 ;
wire \plat|timer_0|Add0~5_sumout ;
wire \plat|timer_0|Add0~6 ;
wire \plat|timer_0|Add0~9_sumout ;
wire \plat|timer_0|internal_counter[8]~DUPLICATE_q ;
wire \plat|timer_0|Add0~10 ;
wire \plat|timer_0|Add0~13_sumout ;
wire \plat|timer_0|Add0~14 ;
wire \plat|timer_0|Add0~25_sumout ;
wire \plat|timer_0|Add0~26 ;
wire \plat|timer_0|Add0~29_sumout ;
wire \plat|timer_0|Add0~30 ;
wire \plat|timer_0|Add0~97_sumout ;
wire \plat|timer_0|internal_counter~16_combout ;
wire \plat|timer_0|Add0~98 ;
wire \plat|timer_0|Add0~93_sumout ;
wire \plat|timer_0|internal_counter~15_combout ;
wire \plat|timer_0|Add0~94 ;
wire \plat|timer_0|Add0~89_sumout ;
wire \plat|timer_0|internal_counter~14_combout ;
wire \plat|timer_0|Add0~90 ;
wire \plat|timer_0|Add0~85_sumout ;
wire \plat|timer_0|internal_counter~13_combout ;
wire \plat|timer_0|Add0~86 ;
wire \plat|timer_0|Add0~1_sumout ;
wire \plat|timer_0|Add0~2 ;
wire \plat|timer_0|Add0~81_sumout ;
wire \plat|timer_0|internal_counter~12_combout ;
wire \plat|timer_0|Add0~82 ;
wire \plat|timer_0|Add0~21_sumout ;
wire \plat|timer_0|internal_counter[18]~DUPLICATE_q ;
wire \plat|timer_0|Add0~22 ;
wire \plat|timer_0|Add0~77_sumout ;
wire \plat|timer_0|internal_counter~11_combout ;
wire \plat|timer_0|internal_counter[19]~DUPLICATE_q ;
wire \plat|timer_0|Add0~78 ;
wire \plat|timer_0|Add0~73_sumout ;
wire \plat|timer_0|internal_counter~10_combout ;
wire \plat|timer_0|Add0~74 ;
wire \plat|timer_0|Add0~69_sumout ;
wire \plat|timer_0|internal_counter~9_combout ;
wire \plat|timer_0|Add0~70 ;
wire \plat|timer_0|Add0~65_sumout ;
wire \plat|timer_0|internal_counter~8_combout ;
wire \plat|timer_0|Add0~66 ;
wire \plat|timer_0|Add0~61_sumout ;
wire \plat|timer_0|internal_counter~7_combout ;
wire \plat|timer_0|internal_counter[20]~DUPLICATE_q ;
wire \plat|timer_0|Add0~62 ;
wire \plat|timer_0|Add0~17_sumout ;
wire \plat|timer_0|Add0~18 ;
wire \plat|timer_0|Add0~57_sumout ;
wire \plat|timer_0|internal_counter~6_combout ;
wire \plat|timer_0|Equal0~2_combout ;
wire \plat|timer_0|Equal0~1_combout ;
wire \plat|timer_0|Equal0~0_combout ;
wire \plat|timer_0|internal_counter[17]~DUPLICATE_q ;
wire \plat|timer_0|Equal0~3_combout ;
wire \plat|timer_0|Equal0~4_combout ;
wire \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \plat|timer_0|timeout_occurred~q ;
wire \plat|timer_0|timeout_occurred~0_combout ;
wire \plat|timer_0|timeout_occurred~1_combout ;
wire \plat|timer_0|timeout_occurred~DUPLICATE_q ;
wire \plat|timer_0|control_register~0_combout ;
wire \plat|timer_0|control_register~q ;
wire \plat|timer_0|read_mux_out[0]~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \plat|seven_seg1|data_out[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ;
wire \plat|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[0]~31_combout ;
wire \plat|cpu|cpu|Equal135~0_combout ;
wire \plat|cpu|cpu|W_ienable_reg[0]~0_combout ;
wire \plat|cpu|cpu|W_ipending_reg_nxt~0_combout ;
wire \plat|cpu|cpu|intr_req~combout ;
wire \plat|cpu|cpu|F_iw~6_combout ;
wire \plat|cpu|cpu|D_ctrl_st~0_combout ;
wire \plat|cpu|cpu|R_ctrl_st~q ;
wire \plat|cpu|cpu|d_write_nxt~0_combout ;
wire \plat|cpu|cpu|W_valid~0_combout ;
wire \plat|cpu|cpu|W_valid~q ;
wire \plat|cpu|cpu|D_wr_dst_reg~0_combout ;
wire \plat|cpu|cpu|D_wr_dst_reg~combout ;
wire \plat|cpu|cpu|R_wr_dst_reg~q ;
wire \plat|cpu|cpu|W_rf_wren~combout ;
wire \plat|seven_seg1|data_out[5]~DUPLICATE_q ;
wire [31:0] \plat|btn|readdata ;
wire [7:0] \plat|cpu|cpu|av_ld_byte0_data ;
wire [31:0] \plat|cpu|cpu|W_alu_result ;
wire [31:0] \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre ;
wire [31:0] \plat|cpu|cpu|E_src1 ;
wire [31:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|cpu|cpu|D_iw ;
wire [1:0] \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|cpu|cpu|E_shift_rot_result ;
wire [1:0] \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter ;
wire [31:0] \plat|cpu|cpu|E_src2 ;
wire [31:0] \plat|switch|readdata ;
wire [4:0] \plat|cpu|cpu|E_shift_rot_cnt ;
wire [31:0] \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre ;
wire [0:0] \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter ;
wire [14:0] \plat|cpu|cpu|F_pc ;
wire [31:0] \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre ;
wire [31:0] \plat|rom|the_altsyncram|auto_generated|q_a ;
wire [31:0] \plat|switch2|readdata ;
wire [1:0] \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter ;
wire [31:0] \plat|btn_0|readdata ;
wire [31:0] \plat|btn_1|readdata ;
wire [1:0] \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|btn_2|readdata ;
wire [31:0] \plat|btn_3|readdata ;
wire [31:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [7:0] \plat|cpu|cpu|av_ld_byte3_data ;
wire [31:0] \plat|cpu|cpu|d_writedata ;
wire [1:0] \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter ;
wire [25:0] \plat|timer_0|internal_counter ;
wire [6:0] \plat|seven_seg0|data_out ;
wire [1:0] \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \plat|seven_seg1|data_out ;
wire [6:0] \plat|seven_seg2|data_out ;
wire [1:0] \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter ;
wire [6:0] \plat|seven_seg3|data_out ;
wire [1:0] \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \plat|seven_seg4|data_out ;
wire [4:0] \plat|rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \plat|seven_seg5|data_out ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [2:0] \plat|pio_0|data_out ;
wire [1:0] \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter ;
wire [3:0] \plat|rst_controller|r_sync_rst_chain ;
wire [1:0] \plat|cpu|cpu|R_logic_op ;
wire [1:0] \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|cpu|cpu|W_control_rd_data ;
wire [4:0] \plat|cpu|cpu|R_dst_regnum ;
wire [1:0] \plat|cpu|cpu|av_ld_align_cycle ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|address_reg_a ;
wire [31:0] \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre ;
wire [15:0] \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [7:0] \plat|cpu|cpu|av_ld_byte1_data ;
wire [1:0] \plat|cpu|cpu|R_compare_op ;
wire [31:0] \plat|cpu|cpu|W_ienable_reg ;
wire [31:0] \plat|cpu|cpu|W_ipending_reg ;
wire [0:0] \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg ;
wire [7:0] \plat|cpu|cpu|av_ld_byte2_data ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|decode3|eq_node ;
wire [3:0] \plat|cpu|cpu|d_byteenable ;
wire [15:0] \plat|timer_0|readdata ;
wire [1:0] \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;

wire [39:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;

assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \plat|rom|the_altsyncram|auto_generated|q_a [22] = \plat|rom|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [23] = \plat|rom|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [24] = \plat|rom|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [25] = \plat|rom|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [11] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [26] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [12] = \plat|rom|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [13] = \plat|rom|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [14] = \plat|rom|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [15] = \plat|rom|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [0] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [16] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [1] = \plat|rom|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [2] = \plat|rom|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [3] = \plat|rom|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [4] = \plat|rom|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [5] = \plat|rom|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [6] = \plat|rom|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [7] = \plat|rom|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [8] = \plat|rom|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [9] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [10] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [19] = \plat|rom|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [21] = \plat|rom|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [17] = \plat|rom|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [18] = \plat|rom|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [20] = \plat|rom|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [27] = \plat|rom|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|rom|the_altsyncram|auto_generated|q_a [28] = \plat|rom|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [29] = \plat|rom|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [30] = \plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [31] = \plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \plat|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \plat|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg0[0]~output (
	.i(\plat|seven_seg0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[0]),
	.obar());
// synopsys translate_off
defparam \seg0[0]~output .bus_hold = "false";
defparam \seg0[0]~output .open_drain_output = "false";
defparam \seg0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg0[1]~output (
	.i(\plat|seven_seg0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[1]),
	.obar());
// synopsys translate_off
defparam \seg0[1]~output .bus_hold = "false";
defparam \seg0[1]~output .open_drain_output = "false";
defparam \seg0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg0[2]~output (
	.i(\plat|seven_seg0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[2]),
	.obar());
// synopsys translate_off
defparam \seg0[2]~output .bus_hold = "false";
defparam \seg0[2]~output .open_drain_output = "false";
defparam \seg0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg0[3]~output (
	.i(\plat|seven_seg0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[3]),
	.obar());
// synopsys translate_off
defparam \seg0[3]~output .bus_hold = "false";
defparam \seg0[3]~output .open_drain_output = "false";
defparam \seg0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg0[4]~output (
	.i(\plat|seven_seg0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[4]),
	.obar());
// synopsys translate_off
defparam \seg0[4]~output .bus_hold = "false";
defparam \seg0[4]~output .open_drain_output = "false";
defparam \seg0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg0[5]~output (
	.i(\plat|seven_seg0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[5]),
	.obar());
// synopsys translate_off
defparam \seg0[5]~output .bus_hold = "false";
defparam \seg0[5]~output .open_drain_output = "false";
defparam \seg0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg0[6]~output (
	.i(\plat|seven_seg0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[6]),
	.obar());
// synopsys translate_off
defparam \seg0[6]~output .bus_hold = "false";
defparam \seg0[6]~output .open_drain_output = "false";
defparam \seg0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg1[0]~output (
	.i(\plat|seven_seg1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
defparam \seg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg1[1]~output (
	.i(\plat|seven_seg1|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
defparam \seg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg1[2]~output (
	.i(\plat|seven_seg1|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
defparam \seg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg1[3]~output (
	.i(\plat|seven_seg1|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
defparam \seg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg1[4]~output (
	.i(\plat|seven_seg1|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
defparam \seg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg1[5]~output (
	.i(\plat|seven_seg1|data_out[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
defparam \seg1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg1[6]~output (
	.i(\plat|seven_seg1|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
defparam \seg1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg2[0]~output (
	.i(\plat|seven_seg2|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
defparam \seg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg2[1]~output (
	.i(\plat|seven_seg2|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
defparam \seg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg2[2]~output (
	.i(\plat|seven_seg2|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
defparam \seg2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg2[3]~output (
	.i(\plat|seven_seg2|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
defparam \seg2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg2[4]~output (
	.i(\plat|seven_seg2|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
defparam \seg2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg2[5]~output (
	.i(\plat|seven_seg2|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
defparam \seg2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg2[6]~output (
	.i(\plat|seven_seg2|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
defparam \seg2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg3[0]~output (
	.i(\plat|seven_seg3|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
defparam \seg3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg3[1]~output (
	.i(\plat|seven_seg3|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
defparam \seg3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg3[2]~output (
	.i(\plat|seven_seg3|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
defparam \seg3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg3[3]~output (
	.i(\plat|seven_seg3|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
defparam \seg3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg3[4]~output (
	.i(\plat|seven_seg3|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
defparam \seg3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg3[5]~output (
	.i(\plat|seven_seg3|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
defparam \seg3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg3[6]~output (
	.i(\plat|seven_seg3|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
defparam \seg3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \seg4[0]~output (
	.i(\plat|seven_seg4|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[0]),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
defparam \seg4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \seg4[1]~output (
	.i(\plat|seven_seg4|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[1]),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
defparam \seg4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \seg4[2]~output (
	.i(\plat|seven_seg4|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[2]),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
defparam \seg4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \seg4[3]~output (
	.i(\plat|seven_seg4|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[3]),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
defparam \seg4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \seg4[4]~output (
	.i(\plat|seven_seg4|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[4]),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
defparam \seg4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \seg4[5]~output (
	.i(\plat|seven_seg4|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[5]),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
defparam \seg4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \seg4[6]~output (
	.i(\plat|seven_seg4|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[6]),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
defparam \seg4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \seg5[0]~output (
	.i(\plat|seven_seg5|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[0]),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
defparam \seg5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \seg5[1]~output (
	.i(\plat|seven_seg5|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[1]),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
defparam \seg5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \seg5[2]~output (
	.i(\plat|seven_seg5|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[2]),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
defparam \seg5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \seg5[3]~output (
	.i(\plat|seven_seg5|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[3]),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
defparam \seg5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \seg5[4]~output (
	.i(\plat|seven_seg5|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[4]),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
defparam \seg5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \seg5[5]~output (
	.i(\plat|seven_seg5|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[5]),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
defparam \seg5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \seg5[6]~output (
	.i(\plat|seven_seg5|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[6]),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
defparam \seg5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \leds[0]~output (
	.i(\plat|pio_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
defparam \leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \leds[1]~output (
	.i(\plat|pio_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
defparam \leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \leds[2]~output (
	.i(\plat|pio_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
defparam \leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y3_N38
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N8
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N50
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N35
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N16
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N37
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N39
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N40
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain[3]~feeder_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[3]~feeder .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|r_sync_rst_chain[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N2
dffeas \plat|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~1_combout  = (\plat|rst_controller|altera_reset_synchronizer_int_chain [2] & \plat|rst_controller|r_sync_rst_chain [3])

	.dataa(gnd),
	.datab(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(!\plat|rst_controller|r_sync_rst_chain [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0303030303030303;
defparam \plat|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N44
dffeas \plat|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~0_combout  = (\plat|rst_controller|altera_reset_synchronizer_int_chain [2] & \plat|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h0303030303030303;
defparam \plat|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N46
dffeas \plat|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \plat|rst_controller|WideOr0~0 (
// Equation(s):
// \plat|rst_controller|WideOr0~0_combout  = ( \plat|rst_controller|r_sync_rst~q  & ( \plat|rst_controller|r_sync_rst_chain [1] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) ) # ( !\plat|rst_controller|r_sync_rst~q  & ( 
// \plat|rst_controller|r_sync_rst_chain [1] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) ) # ( \plat|rst_controller|r_sync_rst~q  & ( !\plat|rst_controller|r_sync_rst_chain [1] ) ) # ( !\plat|rst_controller|r_sync_rst~q  & ( 
// !\plat|rst_controller|r_sync_rst_chain [1] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) )

	.dataa(!\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|r_sync_rst~q ),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \plat|rst_controller|WideOr0~0 .lut_mask = 64'h5555FFFF55555555;
defparam \plat|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N17
dffeas \plat|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N5
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N26
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N7
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \plat|rst_controller|always2~0 (
// Equation(s):
// \plat|rst_controller|always2~0_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) # ( !\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( 
// !\plat|rst_controller|r_sync_rst_chain [2] ) )

	.dataa(gnd),
	.datab(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|always2~0 .extended_lut = "off";
defparam \plat|rst_controller|always2~0 .lut_mask = 64'hCCCCFFFFCCCCFFFF;
defparam \plat|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N11
dffeas \plat|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N59
dffeas \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h55FF55FF555F555F;
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \plat|cpu|cpu|i_read_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|i_read_nxt~0_combout  = ( \plat|cpu|cpu|i_read~q  & ( !\plat|cpu|cpu|W_valid~q  ) ) # ( !\plat|cpu|cpu|i_read~q  & ( (\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & !\plat|cpu|cpu|W_valid~q ) ) )

	.dataa(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_valid~q ),
	.datae(!\plat|cpu|cpu|i_read~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|i_read_nxt~0 .lut_mask = 64'h5500FF005500FF00;
defparam \plat|cpu|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N10
dffeas \plat|cpu|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|i_read .is_wysiwyg = "true";
defparam \plat|cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout  = ( !\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// (!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & !\plat|cpu|cpu|i_read~q ))) # (\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|cpu|cpu|i_read~q ),
	.datad(!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 .lut_mask = 64'h40FF40FF00000000;
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// (\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q  & !\plat|cpu|cpu|i_read~q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.datad(!\plat|cpu|cpu|i_read~q ),
	.datae(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h1000FFFF0000CCCC;
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N44
dffeas \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|cpu|cpu|i_read~q  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & 
// !\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q )) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h4040404000000000;
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_valid~0 (
// Equation(s):
// \plat|cpu|cpu|F_valid~0_combout  = ( !\plat|cpu|cpu|i_read~q  & ( \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_valid~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_valid~0 .lut_mask = 64'h5555555500000000;
defparam \plat|cpu|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N37
dffeas \plat|cpu|cpu|D_iw[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N56
dffeas \plat|cpu|cpu|D_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|F_valid~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_valid .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N13
dffeas \plat|cpu|cpu|R_valid~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|D_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_valid~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_valid~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_valid~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N14
dffeas \plat|cpu|cpu|R_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|D_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_valid .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \plat|cpu|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[8]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[8]~feeder_combout  = ( \plat|cpu|cpu|D_iw [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N31
dffeas \plat|cpu|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \plat|cpu|cpu|Add0~1 (
// Equation(s):
// \plat|cpu|cpu|Add0~1_sumout  = SUM(( \plat|cpu|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \plat|cpu|cpu|Add0~2  = CARRY(( \plat|cpu|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~1_sumout ),
	.cout(\plat|cpu|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|cpu|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N3
cyclonev_lcell_comb \plat|cpu|cpu|Add0~5 (
// Equation(s):
// \plat|cpu|cpu|Add0~5_sumout  = SUM(( \plat|cpu|cpu|F_pc [1] ) + ( GND ) + ( \plat|cpu|cpu|Add0~2  ))
// \plat|cpu|cpu|Add0~6  = CARRY(( \plat|cpu|cpu|F_pc [1] ) + ( GND ) + ( \plat|cpu|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~5_sumout ),
	.cout(\plat|cpu|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \plat|cpu|cpu|Add0~9 (
// Equation(s):
// \plat|cpu|cpu|Add0~9_sumout  = SUM(( \plat|cpu|cpu|F_pc [2] ) + ( GND ) + ( \plat|cpu|cpu|Add0~6  ))
// \plat|cpu|cpu|Add0~10  = CARRY(( \plat|cpu|cpu|F_pc [2] ) + ( GND ) + ( \plat|cpu|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~9_sumout ),
	.cout(\plat|cpu|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N9
cyclonev_lcell_comb \plat|cpu|cpu|Add0~57 (
// Equation(s):
// \plat|cpu|cpu|Add0~57_sumout  = SUM(( \plat|cpu|cpu|F_pc [3] ) + ( GND ) + ( \plat|cpu|cpu|Add0~10  ))
// \plat|cpu|cpu|Add0~58  = CARRY(( \plat|cpu|cpu|F_pc [3] ) + ( GND ) + ( \plat|cpu|cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~57_sumout ),
	.cout(\plat|cpu|cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~57 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \plat|cpu|cpu|Add0~53 (
// Equation(s):
// \plat|cpu|cpu|Add0~53_sumout  = SUM(( \plat|cpu|cpu|F_pc [4] ) + ( GND ) + ( \plat|cpu|cpu|Add0~58  ))
// \plat|cpu|cpu|Add0~54  = CARRY(( \plat|cpu|cpu|F_pc [4] ) + ( GND ) + ( \plat|cpu|cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~53_sumout ),
	.cout(\plat|cpu|cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~53 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N15
cyclonev_lcell_comb \plat|cpu|cpu|Add0~13 (
// Equation(s):
// \plat|cpu|cpu|Add0~13_sumout  = SUM(( \plat|cpu|cpu|F_pc [5] ) + ( GND ) + ( \plat|cpu|cpu|Add0~54  ))
// \plat|cpu|cpu|Add0~14  = CARRY(( \plat|cpu|cpu|F_pc [5] ) + ( GND ) + ( \plat|cpu|cpu|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|F_pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~13_sumout ),
	.cout(\plat|cpu|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|cpu|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \plat|cpu|cpu|Add0~17 (
// Equation(s):
// \plat|cpu|cpu|Add0~17_sumout  = SUM(( \plat|cpu|cpu|F_pc [6] ) + ( GND ) + ( \plat|cpu|cpu|Add0~14  ))
// \plat|cpu|cpu|Add0~18  = CARRY(( \plat|cpu|cpu|F_pc [6] ) + ( GND ) + ( \plat|cpu|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~17_sumout ),
	.cout(\plat|cpu|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~17 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N21
cyclonev_lcell_comb \plat|cpu|cpu|Add0~25 (
// Equation(s):
// \plat|cpu|cpu|Add0~25_sumout  = SUM(( \plat|cpu|cpu|F_pc [7] ) + ( GND ) + ( \plat|cpu|cpu|Add0~18  ))
// \plat|cpu|cpu|Add0~26  = CARRY(( \plat|cpu|cpu|F_pc [7] ) + ( GND ) + ( \plat|cpu|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|F_pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~25_sumout ),
	.cout(\plat|cpu|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~25 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|cpu|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N24
cyclonev_lcell_comb \plat|cpu|cpu|Add0~29 (
// Equation(s):
// \plat|cpu|cpu|Add0~29_sumout  = SUM(( \plat|cpu|cpu|F_pc [8] ) + ( GND ) + ( \plat|cpu|cpu|Add0~26  ))
// \plat|cpu|cpu|Add0~30  = CARRY(( \plat|cpu|cpu|F_pc [8] ) + ( GND ) + ( \plat|cpu|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~29_sumout ),
	.cout(\plat|cpu|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~29 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[12]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[12]~feeder_combout  = ( \plat|cpu|cpu|D_iw [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N53
dffeas \plat|cpu|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000410C0000302A01F0470000C11C0000304700000000CC00000000E0C00000296C3402960343C0100D040C0D00CD0000C03410334000731D03403340004CC71034100CD00113000510C0000000022222A82298A6298A6810B110B11021079145814140C00A840000820212A000820212A002290200022902000229020002290200022902000A00800020202020000002C0000000000000000000000000000000000002AAAA80FC00010802020202020D30C000800CD4B000DC004010C000000000030F0004C0000400030000";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~9 (
// Equation(s):
// \plat|cpu|cpu|F_iw~9_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [19] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [19] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~9 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~9 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \plat|cpu|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[13]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[13]~feeder_combout  = ( \plat|cpu|cpu|D_iw [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~9 (
// Equation(s):
// \plat|cpu|cpu|Equal0~9_combout  = ( !\plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [3] & (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~9 .lut_mask = 64'h8000000000000000;
defparam \plat|cpu|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~10 (
// Equation(s):
// \plat|cpu|cpu|F_iw~10_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [21] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [21] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~10 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N41
dffeas \plat|cpu|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000003000500455144555555555450055680B29549D044546941114100104450450060D5A84005004AC10414004411400401154015554010544055104105501155441040155110155041440415101115541515002550DFAAAAC010000084861184611451505550555051451545554572617F84441051444004005144400400510141104100411041004110410041104100411D40404382828383EAAAE89151111555115551444444444444444550140400400454111151100000101044104040EA5154416A0411078AF85555000281058400415551000B0010";
// synopsys translate_on

// Location: FF_X33_Y12_N46
dffeas \plat|cpu|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [0] & ( (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [4]) # (!\plat|cpu|cpu|D_iw [3]))) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [0] 
// & ( ((!\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [4] & !\plat|cpu|cpu|D_iw [3]))) # (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ) ) ) ) # ( \plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw [0] & ( (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [5]) 
// # ((\plat|cpu|cpu|D_iw [3]) # (\plat|cpu|cpu|D_iw [4])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw [0] & ( (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [5]) # ((!\plat|cpu|cpu|D_iw [4]) # (!\plat|cpu|cpu|D_iw [3])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [5]),
	.datac(!\plat|cpu|cpu|D_iw [4]),
	.datad(!\plat|cpu|cpu|D_iw [3]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hAAA88AAAD5555550;
defparam \plat|cpu|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[4]~6 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[4]~6_combout  = ( \plat|cpu|cpu|D_iw [26] & ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  ) ) # ( \plat|cpu|cpu|D_iw [26] & ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [21] ) ) ) # ( !\plat|cpu|cpu|D_iw [26] 
// & ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [21] ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [26]),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[4]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[4]~6 .lut_mask = 64'h333333330000FFFF;
defparam \plat|cpu|cpu|D_dst_regnum[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[4]~7 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[4]~7_combout  = ( \plat|cpu|cpu|Equal0~9_combout  & ( \plat|cpu|cpu|D_dst_regnum[4]~6_combout  ) ) # ( !\plat|cpu|cpu|Equal0~9_combout  & ( \plat|cpu|cpu|D_dst_regnum[4]~6_combout  ) ) # ( \plat|cpu|cpu|Equal0~9_combout  & ( 
// !\plat|cpu|cpu|D_dst_regnum[4]~6_combout  ) ) # ( !\plat|cpu|cpu|Equal0~9_combout  & ( !\plat|cpu|cpu|D_dst_regnum[4]~6_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu|cpu|D_dst_regnum[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[4]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[4]~7 .lut_mask = 64'hCCDFFFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N50
dffeas \plat|cpu|cpu|R_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000020000000002A82003C8F3C60CCE360F3C38DC3C510E370F144534C8CC00EBC3C3DC3600266CA00266CA001CA001430300503903803000D40E40E00CC120140E43800330D200D40390E000FA3082CC6C6CCABEAAAA626084E1084B070484048404A410000020080A0A9E4192A8A2C3C0E2A8A2C3C0E2AA04882AAA04882AAA04882AAA04882AAA04882A823B8AAAABE8296A1B1CEAC8888880808888885FFFFFFFF5555FF00F83E2AA002220C88AA8EBEBEBEBEB2040E3FAAF00008B3300E0F003EF939393935F024023DE4E43939F0005";
// synopsys translate_on

// Location: FF_X33_Y12_N26
dffeas \plat|cpu|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N16
dffeas \plat|cpu|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000004402C0E2D50C8454102C11504055445410155575808C00500003900400044000004400005150014000005045004400001410400100510014114050001450001404100400003041880157C0000000000004413040040404040404041000001004300404015000000401000000040100001411000014110000141100001411000014110000000000000141410057D48000000000000000500000000555500000000000000000000000000000000000400000AA0040002301000003BBFEA95403DF04C003DFFAA1540E0000";
// synopsys translate_on

// Location: FF_X33_Y12_N8
dffeas \plat|cpu|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N40
dffeas \plat|cpu|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw [0])) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( 
// \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw [0])) ) ) ) # ( \plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw 
// [0] & ((!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw [3])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw [3] & !\plat|cpu|cpu|D_iw [0])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw [3]),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0C00230088002200;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw [0])) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( 
// \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [0] & ((!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1])) # (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw [3])))) ) ) ) # ( \plat|cpu|cpu|D_iw 
// [2] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw [0] & ((!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw [3])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw [3] & !\plat|cpu|cpu|D_iw [0])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw [3]),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h0C00230089002200;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000401102000000004820C00133800F2F08BB0C3C22ED010308BB0000100CC01880825C0C0D809410D7094281723C02A0E8C2C0FCCEE0002C23FB23B8000B33F33F33B80028CCF333FB22EE00223008AE0C0000000000000000020080200A0A22EA222A2028BEAAA8AA28082A028040028A8A8000028A8A80000020000000200000002000000020000000200000080000000000000000000C0000008080000000000000000000002200800000002FF2002A000000000002F3EC0400029E83200CC284800C000000004030F0000C0000000030014";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~3 (
// Equation(s):
// \plat|cpu|cpu|F_iw~3_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [15] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [15] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~3 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N40
dffeas \plat|cpu|cpu|D_iw[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout  = ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [16] & !\plat|cpu|cpu|D_iw [11]))) ) ) ) # ( 
// !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [11] & ((\plat|cpu|cpu|D_iw [16]) # (\plat|cpu|cpu|D_iw [14])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw [11]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 64'h4C00000040000000;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout  = ( \plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout  ) ) # ( !\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op[0]~1 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op[0]~1_combout  = ( \plat|cpu|cpu|D_logic_op_raw[0]~1_combout  ) # ( !\plat|cpu|cpu|D_logic_op_raw[0]~1_combout  & ( \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op[0]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N43
dffeas \plat|cpu|cpu|R_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op_raw[1]~0_combout  = ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|Equal0~0_combout ) # (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ) ) ) # ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & 
// \plat|cpu|cpu|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \plat|cpu|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N3
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op[1]~0 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op[1]~0_combout  = ( \plat|cpu|cpu|D_logic_op_raw[1]~0_combout  ) # ( !\plat|cpu|cpu|D_logic_op_raw[1]~0_combout  & ( \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout  ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op[1]~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N4
dffeas \plat|cpu|cpu|R_logic_op[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_logic_op[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_logic_op[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000003000A3B0954100959A595A001340201260850A20200A1880802002202088000008408248210C20C0040682C3006820320C08000208808200C802000000003200222000A08A30800208200800088CA000A1860800A22220002020228008082080A08440044884404520430043020000800000182200A880102200A880228828008008080062882800400808002288280002200002000200088820A8C0C4000004008003BAA9988BBAA9988080282228881380800000200020002182FA2880000C08002A20602220888888880223A2C88A2222088820000";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[7]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[7]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[7]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \plat|cpu|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [11] & ((!\plat|cpu|cpu|D_iw [16]) # (\plat|cpu|cpu|D_iw [14]))) ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] 
// & (!\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw [14])) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hA000A000A0F0A0F0;
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( (\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & (\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000000003000300;
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_use_imm~5 (
// Equation(s):
// \plat|cpu|cpu|R_src2_use_imm~5_combout  = ( \plat|cpu|cpu|D_iw [3] & ( \plat|cpu|cpu|D_iw [0] & ( (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw [1])) ) ) ) # ( !\plat|cpu|cpu|D_iw [3] & ( \plat|cpu|cpu|D_iw [0] & ( 
// (\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw [1]) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_use_imm~5 .lut_mask = 64'h000000000F000A00;
defparam \plat|cpu|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|R_ctrl_br_nxt~0_combout  = ( \plat|cpu|cpu|D_iw [3] & ( \plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [0] & (\plat|cpu|cpu|D_iw [1] & ((!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ) # (!\plat|cpu|cpu|D_iw [4])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [3] & 
// ( \plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [0] & \plat|cpu|cpu|D_iw [1]) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw [4]),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'h000000000A0A0A08;
defparam \plat|cpu|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_use_imm~1 (
// Equation(s):
// \plat|cpu|cpu|R_src2_use_imm~1_combout  = ( !\plat|cpu|cpu|D_iw [14] & ( (\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu|cpu|Equal0~0_combout )))) ) ) # ( 
// \plat|cpu|cpu|D_iw [14] & ( (\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu|cpu|Equal0~0_combout )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [14]),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(!\plat|cpu|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \plat|cpu|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000040000400;
defparam \plat|cpu|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_use_imm~0 (
// Equation(s):
// \plat|cpu|cpu|R_src2_use_imm~0_combout  = ( \plat|cpu|cpu|R_valid~DUPLICATE_q  & ( (((\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|cpu|cpu|R_src2_use_imm~1_combout )) # (\plat|cpu|cpu|R_ctrl_br_nxt~0_combout )) # 
// (\plat|cpu|cpu|R_src2_use_imm~5_combout ) ) ) # ( !\plat|cpu|cpu|R_valid~DUPLICATE_q  & ( ((\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|cpu|cpu|R_src2_use_imm~1_combout )) # (\plat|cpu|cpu|R_src2_use_imm~5_combout ) ) )

	.dataa(!\plat|cpu|cpu|R_src2_use_imm~5_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|R_src2_use_imm~1_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_valid~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_use_imm~0 .lut_mask = 64'h5FFF5FFF7FFF7FFF;
defparam \plat|cpu|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N26
dffeas \plat|cpu|cpu|R_src2_use_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo~0 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo~0_combout  = ( !\plat|cpu|cpu|R_src2_use_imm~q  & ( !\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~3 (
// Equation(s):
// \plat|cpu|cpu|Equal62~3_combout  = ( !\plat|cpu|cpu|D_iw [11] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [14] & (\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~3 .lut_mask = 64'h0002000000000000;
defparam \plat|cpu|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \plat|cpu|cpu|D_op_rdctl (
// Equation(s):
// \plat|cpu|cpu|D_op_rdctl~combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|Equal62~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_op_rdctl .extended_lut = "off";
defparam \plat|cpu|cpu|D_op_rdctl .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N58
dffeas \plat|cpu|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [12] ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [12] & \plat|cpu|cpu|D_iw [11])) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h0202020233333333;
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout  = ( \plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout  & ( (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu|cpu|Equal0~0_combout )) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000004040404;
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N31
dffeas \plat|cpu|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000003AA8E951B207653F30F3F044D6154180800010045510201154C0340455100F00D1101890475100956D5C141455C149464A855515E52535D591205254F55564481489154D75652114224954F5555948510630513100000134C44440080100401005012111211120104D145414148615004164C145454024C145454024C012024C0012024C8012024C0012024C8012024C04A0934C4C4C4C4000030119191151519119024646464646464655094A4000004231191514C4C4C4C4C430A41111355950940141D6450100000000C0020096400000C00000013";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[6]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[6]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[6]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \plat|cpu|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000008880000000000006AA81B68058D02328694084A020102128080220E6A8440A284AE2002002841200280119EA80A62004AE0AE6802848BA00B9A00A11048B82B98028044188BA008E600881046008EAAAAA84B080800084010840108241004110418041049024980042201A00112020000011202000001040000100400001004000010040000100400001000000410B010B01AAAA88E22222222A22222000000000000000028020080000085602200210101010108615408008844012AA4C02000AEAAAAAAAAAAB1F8422EAAAA2AAAB0028";
// synopsys translate_on

// Location: FF_X31_Y13_N34
dffeas \plat|cpu|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000CCC000000006924BFD505155044D75141435D450A80D75142A0A907354035524055354325651832565180C666AFA5A80F6559EB02A0CD97C65A40A8000CD9567B02A2000CCD97C49640A884410C47555555451599D5411445D1645551050105010500051CF51C4D405454605505555655550555565555114A1550114A1550114A1550114A1550114A15505145545151A1A1F5555457333333337333330888888888888888AC4B12D55554C5123BA575151515151C200554444C10945D5854680056555555559564A426195555155550000";
// synopsys translate_on

// Location: FF_X31_Y11_N55
dffeas \plat|cpu|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[29]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[29]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[29]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N55
dffeas \plat|cpu|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000CCC0000000000003FFC0F3FF0CC000003C00000000000000000030F3FE0000020FC300303C300303C3000C0000F00000F0000000000CC0000000000000C00000000000000C00000000000000300CFFFFFFC003BBBBFCB3ECFB3FCF0F00C200C200F2088080308E08832FCC0000C30303F000C30303F0033C0300233C0300233C0300233C0300233C03002F00C00A3A3A3A3AFFFFCFF3333333333333300000000000000000C0300FFFFFCC0003300F0303030303C0000000CCC000C0FF0020020FFFFFFFFFF3FF0FC003FFFFF3FFFF0000";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[30]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[30]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[30]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N52
dffeas \plat|cpu|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[31]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[31]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[31]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N43
dffeas \plat|cpu|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_ld~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_ld~0_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [1] & ( (\plat|cpu|cpu|D_iw [0] & ((!\plat|cpu|cpu|D_iw [3]) # (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [1] & ( 
// (\plat|cpu|cpu|D_iw [0] & !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [0]),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_ld~0 .lut_mask = 64'h0000000030303232;
defparam \plat|cpu|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N55
dffeas \plat|cpu|cpu|R_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N58
dffeas \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N47
dffeas \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N59
dffeas \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) ) # ( !\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datac(!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h33F333F333FF33FF;
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N8
dffeas \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030003F101E4000AAAAAAAA030DC0000341030C0030C0000080120000208500DC0C4404D0200C0FC00003C3C3003C30331C0800400CC04034CA404801004132D0A030801009310343C43001004C4C804C700C0C0C305AF002011220C18462198A50BC744C700C7C4D10C003C0C02000B20C4038B10105C03CB10105C20B00B02318408023184080232980902329809023A00B00200121022C16F0AC00004C0C08C80C2DDDDDDDDCCCCCCCC0200005AC14378440000200121022238768188C000C2401080010200C4FA50FA50476F7D41C3E940FA520000";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N57
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[9]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N58
dffeas \plat|cpu|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N16
dffeas \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N31
dffeas \plat|cpu|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[6]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[6]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[6]~feeder_combout  = ( \plat|cpu|cpu|D_iw [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~7 (
// Equation(s):
// \plat|cpu|cpu|Equal0~7_combout  = ( \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [3] & ( (!\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~7 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~7 .lut_mask = 64'h0000080000000000;
defparam \plat|cpu|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~1 (
// Equation(s):
// \plat|cpu|cpu|Equal0~1_combout  = ( \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [0] & ( (\plat|cpu|cpu|D_iw [3] & (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~1 .lut_mask = 64'h0000400000000000;
defparam \plat|cpu|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~4 (
// Equation(s):
// \plat|cpu|cpu|Equal62~4_combout  = ( !\plat|cpu|cpu|D_iw [14] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw [11]),
	.datae(!\plat|cpu|cpu|D_iw [14]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~4 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~4 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N15
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~5 (
// Equation(s):
// \plat|cpu|cpu|Equal62~5_combout  = ( !\plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [14] & (\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [16]),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~5 .lut_mask = 64'h0000000020000000;
defparam \plat|cpu|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_br_cmp~0_combout  = ( \plat|cpu|cpu|Equal62~5_combout  & ( \plat|cpu|cpu|Equal0~0_combout  ) ) # ( !\plat|cpu|cpu|Equal62~5_combout  & ( (\plat|cpu|cpu|Equal0~0_combout  & ((\plat|cpu|cpu|Equal62~4_combout ) # 
// (\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datad(!\plat|cpu|cpu|Equal62~4_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h0333033333333333;
defparam \plat|cpu|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~6 (
// Equation(s):
// \plat|cpu|cpu|Equal0~6_combout  = ( \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [3] & ( (!\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~6 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~2 (
// Equation(s):
// \plat|cpu|cpu|Equal0~2_combout  = ( \plat|cpu|cpu|D_iw [3] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw [1]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~2 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~8 (
// Equation(s):
// \plat|cpu|cpu|Equal0~8_combout  = ( !\plat|cpu|cpu|D_iw [0] & ( \plat|cpu|cpu|D_iw [4] & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [3] & !\plat|cpu|cpu|D_iw [1]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [3]),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(!\plat|cpu|cpu|D_iw [0]),
	.dataf(!\plat|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~8 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~8 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~5 (
// Equation(s):
// \plat|cpu|cpu|Equal0~5_combout  = ( \plat|cpu|cpu|D_iw [3] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw [2] & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~5 .lut_mask = 64'h0000008000000000;
defparam \plat|cpu|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_br_cmp~1_combout  = ( !\plat|cpu|cpu|Equal0~5_combout  & ( (!\plat|cpu|cpu|Equal0~6_combout  & (!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout  & (!\plat|cpu|cpu|Equal0~2_combout  & !\plat|cpu|cpu|Equal0~8_combout ))) ) )

	.dataa(!\plat|cpu|cpu|Equal0~6_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~2_combout ),
	.datad(!\plat|cpu|cpu|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'h8000800000000000;
defparam \plat|cpu|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_br_cmp~2_combout  = ( \plat|cpu|cpu|D_ctrl_br_cmp~1_combout  & ( ((\plat|cpu|cpu|D_ctrl_br_cmp~0_combout ) # (\plat|cpu|cpu|Equal0~1_combout )) # (\plat|cpu|cpu|Equal0~7_combout ) ) ) # ( !\plat|cpu|cpu|D_ctrl_br_cmp~1_combout  )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Equal0~7_combout ),
	.datac(!\plat|cpu|cpu|Equal0~1_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_br_cmp~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_br_cmp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_br_cmp~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_br_cmp~2 .lut_mask = 64'hFFFFFFFF3FFF3FFF;
defparam \plat|cpu|cpu|D_ctrl_br_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \plat|cpu|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \plat|cpu|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot~1_combout  = ( \plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [14] & (((!\plat|cpu|cpu|D_iw [16])))) # (\plat|cpu|cpu|D_iw [14] & (((\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw 
// [16])) # (\plat|cpu|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw [14]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw [15]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h0000D0F300000000;
defparam \plat|cpu|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot~2_combout  = ( \plat|cpu|cpu|D_ctrl_shift_rot~1_combout  & ( \plat|cpu|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu|cpu|D_ctrl_shift_rot~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N52
dffeas \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_logic~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_logic~0_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|Equal0~0_combout  & !\plat|cpu|cpu|D_iw [16]))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000004000400;
defparam \plat|cpu|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_logic~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_logic~1_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_ctrl_logic~0_combout  ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_ctrl_logic~0_combout  ) ) # ( \plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_ctrl_logic~0_combout  
// & ( (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw [0] & ((\plat|cpu|cpu|D_iw [4]) # (\plat|cpu|cpu|D_iw [3])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [4]),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_ctrl_logic~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_logic~1 .lut_mask = 64'h00007000FFFFFFFF;
defparam \plat|cpu|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \plat|cpu|cpu|R_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[7]~3 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[7]~3_combout  = ( \plat|cpu|cpu|E_shift_rot_result [8] & ( (\plat|cpu|cpu|E_shift_rot_result [6]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [8] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [6]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[7]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[7]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[9]~feeder_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N44
dffeas \plat|cpu|cpu|E_src1[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[10]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[10]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[10]~feeder_combout  = ( \plat|cpu|cpu|D_iw [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result~1 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result~1_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|cpu|cpu|R_ctrl_br_cmp~q  ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|cpu|cpu|R_ctrl_br_cmp~q  ) ) # ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N37
dffeas \plat|cpu|cpu|W_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N14
dffeas \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[4]~2 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout  = ( \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q  & ( (\plat|cpu|cpu|E_shift_rot_result [3]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [3]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[4]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[4]~2 .lut_mask = 64'h2222222277777777;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[8]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[8]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[8]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \plat|cpu|cpu|D_iw[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N38
dffeas \plat|cpu|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[0]~31 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[0]~31_combout  = (!\plat|cpu|cpu|E_src2 [0] & ((!\plat|cpu|cpu|E_src1 [0] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src1 [0] & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q 
// ))))) # (\plat|cpu|cpu|E_src2 [0] & (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [0])))))

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|E_src2 [0]),
	.datac(!\plat|cpu|cpu|E_src1 [0]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[0]~31 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[0]~31 .lut_mask = 64'h813E813E813E813E;
defparam \plat|cpu|cpu|E_logic_result[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|Add2~78 (
// Equation(s):
// \plat|cpu|cpu|Add2~78_cout  = CARRY(( \plat|cpu|cpu|E_alu_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\plat|cpu|cpu|Add2~78_cout ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~78 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~78 .lut_mask = 64'h0000000000003333;
defparam \plat|cpu|cpu|Add2~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|Add2~69 (
// Equation(s):
// \plat|cpu|cpu|Add2~69_sumout  = SUM(( \plat|cpu|cpu|E_src1 [0] ) + ( !\plat|cpu|cpu|E_src2 [0] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|Add2~78_cout  ))
// \plat|cpu|cpu|Add2~70  = CARRY(( \plat|cpu|cpu|E_src1 [0] ) + ( !\plat|cpu|cpu|E_src2 [0] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|Add2~78_cout  ))

	.dataa(!\plat|cpu|cpu|E_src2 [0]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_alu_sub~q ),
	.datad(!\plat|cpu|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~69_sumout ),
	.cout(\plat|cpu|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~69 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~69 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[1]~15 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[1]~15_combout  = ( \plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [2]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [2]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[1]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[1]~15 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem8~0_combout  = ( !\plat|cpu|cpu|D_iw [3] & ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [0] ) ) ) # ( !\plat|cpu|cpu|D_iw [3] & ( !\plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [0] & \plat|cpu|cpu|D_iw [1]) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem8~0 .lut_mask = 64'h0055000055550000;
defparam \plat|cpu|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem8~1_combout  = ( \plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( \plat|cpu|cpu|D_iw [4] ) ) # ( !\plat|cpu|cpu|D_ctrl_mem8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \plat|cpu|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem16~0_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [3] & ( \plat|cpu|cpu|D_iw [0] ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [3] & ( (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem16~0 .lut_mask = 64'h00000000000F00FF;
defparam \plat|cpu|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem16~1_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~0_combout  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|cpu|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~12 (
// Equation(s):
// \plat|cpu|cpu|F_iw~12_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [20] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [20] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~12 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~12 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N46
dffeas \plat|cpu|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[14]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[14]~feeder_combout  = ( \plat|cpu|cpu|D_iw [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_ld_signed~0_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [1] & ( (\plat|cpu|cpu|D_iw [0] & ((!\plat|cpu|cpu|D_iw [3]) # (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [0]),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0000000000003232;
defparam \plat|cpu|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N25
dffeas \plat|cpu|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \plat|cpu|cpu|av_fill_bit~0 (
// Equation(s):
// \plat|cpu|cpu|av_fill_bit~0_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( (\plat|cpu|cpu|R_ctrl_ld_signed~q  & \plat|cpu|cpu|av_ld_byte1_data [7]) ) ) # ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( (\plat|cpu|cpu|av_ld_byte0_data [7] & 
// \plat|cpu|cpu|R_ctrl_ld_signed~q ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte0_data [7]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_ld_signed~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte1_data [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_fill_bit~0 .lut_mask = 64'h05050505000F000F;
defparam \plat|cpu|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0] = ( !\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q  & (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[0] .extended_lut = "off";
defparam \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 64'h0C000C0000000000;
defparam \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~13 (
// Equation(s):
// \plat|cpu|cpu|Equal62~13_combout  = ( !\plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [16]),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~13 .lut_mask = 64'h0400000000000000;
defparam \plat|cpu|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~12 (
// Equation(s):
// \plat|cpu|cpu|Equal62~12_combout  = ( !\plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw [11] & ( (!\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [14]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~12 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~12 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~9 (
// Equation(s):
// \plat|cpu|cpu|Equal62~9_combout  = ( !\plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw [14] & \plat|cpu|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~9 .lut_mask = 64'h0000000000020000;
defparam \plat|cpu|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~11 (
// Equation(s):
// \plat|cpu|cpu|Equal62~11_combout  = ( !\plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw [14] & !\plat|cpu|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|D_iw [16]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~11 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~11 .lut_mask = 64'h0000000002000000;
defparam \plat|cpu|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~10 (
// Equation(s):
// \plat|cpu|cpu|Equal62~10_combout  = ( \plat|cpu|cpu|D_iw [11] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~10 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~10 .lut_mask = 64'h0000008000000000;
defparam \plat|cpu|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( !\plat|cpu|cpu|Equal62~10_combout  & ( (!\plat|cpu|cpu|Equal62~9_combout  & !\plat|cpu|cpu|Equal62~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~9_combout ),
	.datad(!\plat|cpu|cpu|Equal62~11_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'hF000F00000000000;
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( ((\plat|cpu|cpu|Equal0~0_combout  & ((\plat|cpu|cpu|Equal62~12_combout ) # (\plat|cpu|cpu|Equal62~13_combout )))) # 
// (\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ) ) ) # ( !\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( (\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ) # (\plat|cpu|cpu|Equal0~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|Equal62~13_combout ),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|Equal62~12_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h33FF33FF13FF13FF;
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N28
dffeas \plat|cpu|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~4 (
// Equation(s):
// \plat|cpu|cpu|Equal0~4_combout  = ( \plat|cpu|cpu|D_iw [1] & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [3] & (\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw [0] & !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [2]),
	.datac(!\plat|cpu|cpu|D_iw [0]),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [1]),
	.dataf(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~4 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~4 .lut_mask = 64'h0000200000000000;
defparam \plat|cpu|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N55
dffeas \plat|cpu|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N22
dffeas \plat|cpu|cpu|R_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|F_pc_sel_nxt~0_combout  = ( \plat|cpu|cpu|R_ctrl_br~q  & ( (!\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q  & (!\plat|cpu|cpu|W_cmp_result~q  & !\plat|cpu|cpu|R_ctrl_br_uncond~q )) ) ) # ( !\plat|cpu|cpu|R_ctrl_br~q  & ( 
// (!\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q  & !\plat|cpu|cpu|R_ctrl_br_uncond~q ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_cmp_result~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_br_uncond~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hAA00AA00A000A000;
defparam \plat|cpu|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N5
dffeas \plat|cpu|cpu|R_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~1 (
// Equation(s):
// \plat|cpu|cpu|Equal62~1_combout  = ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw [11] & \plat|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw [14]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~1 .lut_mask = 64'h0002000000000000;
defparam \plat|cpu|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \plat|cpu|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \plat|cpu|cpu|R_ctrl_rot_right_nxt~combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|Equal62~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Equal62~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \plat|cpu|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h0000000000FF00FF;
defparam \plat|cpu|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N59
dffeas \plat|cpu|cpu|R_ctrl_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~0 (
// Equation(s):
// \plat|cpu|cpu|Equal62~0_combout  = ( \plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw [11] & ( (\plat|cpu|cpu|D_iw [14] & (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [16]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~0 .lut_mask = 64'h0000100000000000;
defparam \plat|cpu|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot~0_combout  = ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [12] & ((!\plat|cpu|cpu|D_iw [14]) # (\plat|cpu|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h0000000000B00000;
defparam \plat|cpu|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_logical~0_combout  = ( \plat|cpu|cpu|D_ctrl_shift_rot~0_combout  & ( \plat|cpu|cpu|Equal0~0_combout  ) ) # ( !\plat|cpu|cpu|D_ctrl_shift_rot~0_combout  & ( (\plat|cpu|cpu|Equal0~0_combout  & \plat|cpu|cpu|Equal62~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|Equal62~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h0303030333333333;
defparam \plat|cpu|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N56
dffeas \plat|cpu|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N35
dffeas \plat|cpu|cpu|E_new_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_new_inst .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N14
dffeas \plat|cpu|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[0]~17_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  = ( \plat|cpu|cpu|E_shift_rot_result [0] & ( (!\plat|cpu|cpu|R_ctrl_shift_logical~q  & ((\plat|cpu|cpu|R_ctrl_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [31]))) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result 
// [0] & ( (\plat|cpu|cpu|E_shift_rot_result [31] & (!\plat|cpu|cpu|R_ctrl_rot_right~q  & !\plat|cpu|cpu|R_ctrl_shift_logical~q )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [31]),
	.datac(!\plat|cpu|cpu|R_ctrl_rot_right~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_shift_logical~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h300030003F003F00;
defparam \plat|cpu|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[31]~19 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[31]~19_combout  = ( \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( (\plat|cpu|cpu|E_shift_rot_result [30]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [30]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[31]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[31]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[31]~19 .lut_mask = 64'h2222222277777777;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[31]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N43
dffeas \plat|cpu|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N14
dffeas \plat|cpu|cpu|D_iw[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[13]~15 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[13]~15_combout  = ( \plat|cpu|cpu|R_src2_use_imm~q  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21])) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|R_src2_use_imm~q  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q ) # 
// (\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ) ) ) ) # ( \plat|cpu|cpu|R_src2_use_imm~q  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21])) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|R_src2_use_imm~q  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & 
// \plat|cpu|cpu|D_iw[19]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[13]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[13]~15 .lut_mask = 64'h05052727AFAF2727;
defparam \plat|cpu|cpu|R_src2_hi[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_logic~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_logic~2_combout  = ( !\plat|cpu|cpu|D_iw [0] & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [2])) ) ) ) # ( !\plat|cpu|cpu|D_iw [0] & ( 
// !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [2] & \plat|cpu|cpu|D_iw [3]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw [3]),
	.datae(!\plat|cpu|cpu|D_iw [0]),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_logic~2 .lut_mask = 64'h0008000008080000;
defparam \plat|cpu|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \plat|cpu|cpu|R_src2_use_imm~1_combout  ) # ( !\plat|cpu|cpu|R_src2_use_imm~1_combout  & ( ((\plat|cpu|cpu|D_ctrl_logic~2_combout ) # (\plat|cpu|cpu|Equal0~7_combout )) # 
// (\plat|cpu|cpu|Equal0~1_combout ) ) )

	.dataa(!\plat|cpu|cpu|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal0~7_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_logic~2_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N56
dffeas \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N32
dffeas \plat|cpu|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi~1 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi~1_combout  = ( \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \plat|cpu|cpu|R_ctrl_force_src2_zero~q  ) ) # ( !\plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \plat|cpu|cpu|R_ctrl_force_src2_zero~q  ) ) # ( 
// \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & ( !\plat|cpu|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.dataf(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N43
dffeas \plat|cpu|cpu|E_src2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[14]~12 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[14]~12_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # ((\plat|cpu|cpu|D_iw [21])))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [20])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu|cpu|D_iw [21])))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [20])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [20]),
	.datad(!\plat|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[14]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[14]~12 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src2_hi[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N16
dffeas \plat|cpu|cpu|E_src2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|cpu|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|cpu|cpu|W_rf_wr_data[31]~25_combout ,\plat|cpu|cpu|W_rf_wr_data[30]~26_combout ,\plat|cpu|cpu|W_rf_wr_data[29]~29_combout ,\plat|cpu|cpu|W_rf_wr_data[28]~30_combout ,\plat|cpu|cpu|W_rf_wr_data[27]~27_combout ,
\plat|cpu|cpu|W_rf_wr_data[26]~28_combout ,\plat|cpu|cpu|W_rf_wr_data[25]~23_combout ,\plat|cpu|cpu|W_rf_wr_data[24]~24_combout ,\plat|cpu|cpu|W_rf_wr_data[23]~19_combout ,\plat|cpu|cpu|W_rf_wr_data[22]~20_combout ,\plat|cpu|cpu|W_rf_wr_data[21]~21_combout ,
\plat|cpu|cpu|W_rf_wr_data[20]~22_combout ,\plat|cpu|cpu|W_rf_wr_data[19]~16_combout ,\plat|cpu|cpu|W_rf_wr_data[18]~17_combout ,\plat|cpu|cpu|W_rf_wr_data[17]~18_combout ,\plat|cpu|cpu|W_rf_wr_data[16]~15_combout ,\plat|cpu|cpu|W_rf_wr_data[15]~8_combout ,
\plat|cpu|cpu|W_rf_wr_data[14]~14_combout ,\plat|cpu|cpu|W_rf_wr_data[13]~13_combout ,\plat|cpu|cpu|W_rf_wr_data[12]~12_combout ,\plat|cpu|cpu|W_rf_wr_data[11]~11_combout ,\plat|cpu|cpu|W_rf_wr_data[10]~10_combout ,\plat|cpu|cpu|W_rf_wr_data[9]~9_combout ,
\plat|cpu|cpu|W_rf_wr_data[8]~7_combout ,\plat|cpu|cpu|W_rf_wr_data[7]~6_combout ,\plat|cpu|cpu|W_rf_wr_data[6]~5_combout ,\plat|cpu|cpu|W_rf_wr_data[5]~4_combout ,\plat|cpu|cpu|W_rf_wr_data[4]~3_combout ,\plat|cpu|cpu|W_rf_wr_data[3]~2_combout ,
\plat|cpu|cpu|W_rf_wr_data[2]~1_combout ,\plat|cpu|cpu|W_rf_wr_data[1]~0_combout ,\plat|cpu|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|cpu|cpu|R_dst_regnum [4],\plat|cpu|cpu|R_dst_regnum [3],\plat|cpu|cpu|R_dst_regnum [2],\plat|cpu|cpu|R_dst_regnum [1],\plat|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|cpu|cpu|D_iw [26],\plat|cpu|cpu|D_iw [25],\plat|cpu|cpu|D_iw [24],\plat|cpu|cpu|D_iw [23],\plat|cpu|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_CPU:cpu|platform_CPU_cpu:cpu|platform_CPU_cpu_register_bank_b_module:platform_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[15]~11 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[15]~11_combout  = ( \plat|cpu|cpu|R_src2_use_imm~q  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|cpu|cpu|R_src2_hi~1_combout  & \plat|cpu|cpu|D_iw [21]) ) ) ) # ( 
// !\plat|cpu|cpu|R_src2_use_imm~q  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|cpu|cpu|R_src2_hi~1_combout  & ((!\plat|cpu|cpu|R_ctrl_hi_imm16~q ) # (\plat|cpu|cpu|D_iw [21]))) ) ) ) # ( 
// \plat|cpu|cpu|R_src2_use_imm~q  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|cpu|cpu|R_src2_hi~1_combout  & \plat|cpu|cpu|D_iw [21]) ) ) ) # ( !\plat|cpu|cpu|R_src2_use_imm~q  & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_src2_hi~1_combout  & \plat|cpu|cpu|D_iw [21])) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_hi~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [21]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[15]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[15]~11 .lut_mask = 64'h04040C0C8C8C0C0C;
defparam \plat|cpu|cpu|R_src2_hi[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N19
dffeas \plat|cpu|cpu|E_src2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[15]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[31]~25 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[31]~25_combout  = ( \plat|cpu|cpu|E_src1 [31] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src2 [31]) # (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|E_src1 [31] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 [31] & !\plat|cpu|cpu|R_logic_op [0])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [31])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_src2 [31]),
	.datad(!\plat|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[31]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[31]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[31]~25 .lut_mask = 64'hC303C303333C333C;
defparam \plat|cpu|cpu|E_logic_result[31]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~3 (
// Equation(s):
// \plat|cpu|cpu|Equal0~3_combout  = ( \plat|cpu|cpu|D_iw [3] & ( !\plat|cpu|cpu|D_iw [4] & ( (\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw [0] & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw [0]),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~3 .lut_mask = 64'h0000100000000000;
defparam \plat|cpu|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~2 (
// Equation(s):
// \plat|cpu|cpu|Equal62~2_combout  = ( !\plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw [14] & !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~2 .lut_mask = 64'h0800000000000000;
defparam \plat|cpu|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \plat|cpu|cpu|E_invert_arith_src_msb~0_combout  = ( !\plat|cpu|cpu|Equal0~2_combout  & ( (!\plat|cpu|cpu|Equal0~3_combout  & ((!\plat|cpu|cpu|Equal0~0_combout ) # ((!\plat|cpu|cpu|Equal62~4_combout  & !\plat|cpu|cpu|Equal62~2_combout )))) ) )

	.dataa(!\plat|cpu|cpu|Equal62~4_combout ),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~3_combout ),
	.datad(!\plat|cpu|cpu|Equal62~2_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hE0C0E0C000000000;
defparam \plat|cpu|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~14 (
// Equation(s):
// \plat|cpu|cpu|Equal0~14_combout  = ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [3] & ( (\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~14 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~14 .lut_mask = 64'h0000100000000000;
defparam \plat|cpu|cpu|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \plat|cpu|cpu|E_invert_arith_src_msb~1_combout  = ( \plat|cpu|cpu|Equal0~14_combout  & ( \plat|cpu|cpu|R_valid~q  ) ) # ( !\plat|cpu|cpu|Equal0~14_combout  & ( (\plat|cpu|cpu|R_valid~q  & ((!\plat|cpu|cpu|E_invert_arith_src_msb~0_combout ) # 
// (\plat|cpu|cpu|Equal0~8_combout ))) ) )

	.dataa(!\plat|cpu|cpu|Equal0~8_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_valid~q ),
	.datad(!\plat|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h0F050F050F0F0F0F;
defparam \plat|cpu|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N28
dffeas \plat|cpu|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|cpu|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|cpu|cpu|W_rf_wr_data[31]~25_combout ,\plat|cpu|cpu|W_rf_wr_data[30]~26_combout ,\plat|cpu|cpu|W_rf_wr_data[29]~29_combout ,\plat|cpu|cpu|W_rf_wr_data[28]~30_combout ,\plat|cpu|cpu|W_rf_wr_data[27]~27_combout ,
\plat|cpu|cpu|W_rf_wr_data[26]~28_combout ,\plat|cpu|cpu|W_rf_wr_data[25]~23_combout ,\plat|cpu|cpu|W_rf_wr_data[24]~24_combout ,\plat|cpu|cpu|W_rf_wr_data[23]~19_combout ,\plat|cpu|cpu|W_rf_wr_data[22]~20_combout ,\plat|cpu|cpu|W_rf_wr_data[21]~21_combout ,
\plat|cpu|cpu|W_rf_wr_data[20]~22_combout ,\plat|cpu|cpu|W_rf_wr_data[19]~16_combout ,\plat|cpu|cpu|W_rf_wr_data[18]~17_combout ,\plat|cpu|cpu|W_rf_wr_data[17]~18_combout ,\plat|cpu|cpu|W_rf_wr_data[16]~15_combout ,\plat|cpu|cpu|W_rf_wr_data[15]~8_combout ,
\plat|cpu|cpu|W_rf_wr_data[14]~14_combout ,\plat|cpu|cpu|W_rf_wr_data[13]~13_combout ,\plat|cpu|cpu|W_rf_wr_data[12]~12_combout ,\plat|cpu|cpu|W_rf_wr_data[11]~11_combout ,\plat|cpu|cpu|W_rf_wr_data[10]~10_combout ,\plat|cpu|cpu|W_rf_wr_data[9]~9_combout ,
\plat|cpu|cpu|W_rf_wr_data[8]~7_combout ,\plat|cpu|cpu|W_rf_wr_data[7]~6_combout ,\plat|cpu|cpu|W_rf_wr_data[6]~5_combout ,\plat|cpu|cpu|W_rf_wr_data[5]~4_combout ,\plat|cpu|cpu|W_rf_wr_data[4]~3_combout ,\plat|cpu|cpu|W_rf_wr_data[3]~2_combout ,
\plat|cpu|cpu|W_rf_wr_data[2]~1_combout ,\plat|cpu|cpu|W_rf_wr_data[1]~0_combout ,\plat|cpu|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|cpu|cpu|R_dst_regnum [4],\plat|cpu|cpu|R_dst_regnum [3],\plat|cpu|cpu|R_dst_regnum [2],\plat|cpu|cpu|R_dst_regnum [1],\plat|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|cpu|cpu|D_iw [31],\plat|cpu|cpu|D_iw [30],\plat|cpu|cpu|D_iw [29],\plat|cpu|cpu|D_iw [28],\plat|cpu|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_CPU:cpu|platform_CPU_cpu:cpu|platform_CPU_cpu_register_bank_a_module:platform_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_src1[27]~0 (
// Equation(s):
// \plat|cpu|cpu|E_src1[27]~0_combout  = ( \plat|cpu|cpu|R_src1~1_combout  ) # ( !\plat|cpu|cpu|R_src1~1_combout  & ( \plat|cpu|cpu|R_src1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[27]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_src1[27]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|E_src1[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \plat|cpu|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N26
dffeas \plat|cpu|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[10]~14 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[10]~14_combout  = ( \plat|cpu|cpu|D_iw [16] & ( ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\plat|cpu|cpu|R_src2_use_imm~q  & 
// (\plat|cpu|cpu|D_iw [21]))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|cpu|cpu|D_iw [16] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [21]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[10]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[10]~14 .lut_mask = 64'h028A028A57DF57DF;
defparam \plat|cpu|cpu|R_src2_hi[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N37
dffeas \plat|cpu|cpu|E_src2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N20
dffeas \plat|cpu|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \plat|cpu|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[8]~10 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[8]~10_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [14])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// ((\plat|cpu|cpu|R_src2_use_imm~q )))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [14])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[8]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[8]~10 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu|cpu|R_src2_hi[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N55
dffeas \plat|cpu|cpu|E_src2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[7]~5 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[7]~5_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[13]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// ((\plat|cpu|cpu|R_src2_use_imm~q )))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[13]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[7]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[7]~5 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu|cpu|R_src2_hi[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N58
dffeas \plat|cpu|cpu|E_src2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N11
dffeas \plat|cpu|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[6]~6 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[6]~6_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # ((\plat|cpu|cpu|D_iw [21])))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [12])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu|cpu|D_iw [21])))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [12])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[6]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[6]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src2_hi[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N26
dffeas \plat|cpu|cpu|E_src2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N50
dffeas \plat|cpu|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[5]~7 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[5]~7_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # ((\plat|cpu|cpu|D_iw [21])))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [11])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu|cpu|D_iw [21])))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [11])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[5]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[5]~7 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src2_hi[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \plat|cpu|cpu|E_src2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N22
dffeas \plat|cpu|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[4]~8 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[4]~8_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [10])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// ((\plat|cpu|cpu|R_src2_use_imm~q )))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [10])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|D_iw [10]),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[4]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[4]~8 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu|cpu|R_src2_hi[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N35
dffeas \plat|cpu|cpu|E_src2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N5
dffeas \plat|cpu|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N47
dffeas \plat|cpu|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N4
dffeas \plat|cpu|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[2]~3 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[2]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # ((\plat|cpu|cpu|D_iw [21])))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[8]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|R_src2_use_imm~q  & 
// (\plat|cpu|cpu|D_iw [21]))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[8]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [21]),
	.datad(!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[2]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[2]~3 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|R_src2_hi[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N41
dffeas \plat|cpu|cpu|E_src2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N53
dffeas \plat|cpu|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[15]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[15]~feeder_combout  = ( \plat|cpu|cpu|D_iw [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[9]~0 (
// Equation(s):
// \plat|cpu|cpu|E_src2[9]~0_combout  = ((\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q )) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[9]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[9]~0 .lut_mask = 64'h5FFF5FFF5FFF5FFF;
defparam \plat|cpu|cpu|E_src2[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N32
dffeas \plat|cpu|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N14
dffeas \plat|cpu|cpu|E_src1[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[15]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add0~33 (
// Equation(s):
// \plat|cpu|cpu|Add0~33_sumout  = SUM(( \plat|cpu|cpu|F_pc [9] ) + ( GND ) + ( \plat|cpu|cpu|Add0~30  ))
// \plat|cpu|cpu|Add0~34  = CARRY(( \plat|cpu|cpu|F_pc [9] ) + ( GND ) + ( \plat|cpu|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~33_sumout ),
	.cout(\plat|cpu|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~33 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \plat|cpu|cpu|Add0~37 (
// Equation(s):
// \plat|cpu|cpu|Add0~37_sumout  = SUM(( \plat|cpu|cpu|F_pc [10] ) + ( GND ) + ( \plat|cpu|cpu|Add0~34  ))
// \plat|cpu|cpu|Add0~38  = CARRY(( \plat|cpu|cpu|F_pc [10] ) + ( GND ) + ( \plat|cpu|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|F_pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~37_sumout ),
	.cout(\plat|cpu|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~37 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \plat|cpu|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N18
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[12]~11 (
// Equation(s):
// \plat|cpu|cpu|R_src1[12]~11_combout  = ( \plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( \plat|cpu|cpu|Add0~37_sumout  ) ) ) # ( !\plat|cpu|cpu|R_src1~0_combout  & ( 
// \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw [16]) ) ) ) # ( \plat|cpu|cpu|R_src1~0_combout  & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( \plat|cpu|cpu|Add0~37_sumout  ) ) ) # ( !\plat|cpu|cpu|R_src1~0_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] 
// & ( (\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|R_src1~1_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|Add0~37_sumout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_src1~0_combout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[12]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[12]~11 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \plat|cpu|cpu|R_src1[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N20
dffeas \plat|cpu|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[11]~10 (
// Equation(s):
// \plat|cpu|cpu|R_src1[11]~10_combout  = ( \plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( \plat|cpu|cpu|Add0~33_sumout  ) ) ) # ( !\plat|cpu|cpu|R_src1~0_combout  & ( 
// \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ) ) ) ) # ( \plat|cpu|cpu|R_src1~0_combout  & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( \plat|cpu|cpu|Add0~33_sumout  ) ) ) # ( !\plat|cpu|cpu|R_src1~0_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] 
// & ( (\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw[15]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|Add0~33_sumout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_src1~1_combout ),
	.datad(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|R_src1~0_combout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[11]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[11]~10 .lut_mask = 64'h000F5555F0FF5555;
defparam \plat|cpu|cpu|R_src1[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N28
dffeas \plat|cpu|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[11]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[8]~6 (
// Equation(s):
// \plat|cpu|cpu|R_src1[8]~6_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [12])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~17_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw [12]))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~17_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[8]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[8]~6 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu|cpu|R_src1[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \plat|cpu|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N2
dffeas \plat|cpu|cpu|E_src2[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[5]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[5]~feeder_combout  = \plat|cpu|cpu|D_iw [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N11
dffeas \plat|cpu|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[3]~2 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[3]~2_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ((\plat|cpu|cpu|D_iw [9]) # 
// (\plat|cpu|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_src2_lo~0_combout  & 
// (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & \plat|cpu|cpu|D_iw [9]))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datac(!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[3]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[3]~2 .lut_mask = 64'h0080008020A020A0;
defparam \plat|cpu|cpu|R_src2_lo[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N50
dffeas \plat|cpu|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N37
dffeas \plat|cpu|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[2]~1 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[2]~1_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu|cpu|D_iw [8]) # 
// (\plat|cpu|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (!\plat|cpu|cpu|R_src2_lo~0_combout  & (\plat|cpu|cpu|D_iw [8] 
// & !\plat|cpu|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datac(!\plat|cpu|cpu|D_iw [8]),
	.datad(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[2]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[2]~1 .lut_mask = 64'h08002A0008002A00;
defparam \plat|cpu|cpu|R_src2_lo[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N5
dffeas \plat|cpu|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|Add2~61 (
// Equation(s):
// \plat|cpu|cpu|Add2~61_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [1]) ) + ( \plat|cpu|cpu|E_src1 [1] ) + ( \plat|cpu|cpu|Add2~70  ))
// \plat|cpu|cpu|Add2~62  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [1]) ) + ( \plat|cpu|cpu|E_src1 [1] ) + ( \plat|cpu|cpu|Add2~70  ))

	.dataa(!\plat|cpu|cpu|E_src1 [1]),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~61_sumout ),
	.cout(\plat|cpu|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~61 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~61 .lut_mask = 64'h0000AAAA000033CC;
defparam \plat|cpu|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|Add2~1 (
// Equation(s):
// \plat|cpu|cpu|Add2~1_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [2]) ) + ( \plat|cpu|cpu|E_src1[2]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~62  ))
// \plat|cpu|cpu|Add2~2  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [2]) ) + ( \plat|cpu|cpu|E_src1[2]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~62  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1[2]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~1_sumout ),
	.cout(\plat|cpu|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~1 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|cpu|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|Add2~5 (
// Equation(s):
// \plat|cpu|cpu|Add2~5_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [3]) ) + ( \plat|cpu|cpu|E_src1 [3] ) + ( \plat|cpu|cpu|Add2~2  ))
// \plat|cpu|cpu|Add2~6  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [3]) ) + ( \plat|cpu|cpu|E_src1 [3] ) + ( \plat|cpu|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [3]),
	.datad(!\plat|cpu|cpu|E_src2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~5_sumout ),
	.cout(\plat|cpu|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~5 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|cpu|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|Add2~9 (
// Equation(s):
// \plat|cpu|cpu|Add2~9_sumout  = SUM(( \plat|cpu|cpu|E_src1 [4] ) + ( !\plat|cpu|cpu|E_src2 [4] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|Add2~6  ))
// \plat|cpu|cpu|Add2~10  = CARRY(( \plat|cpu|cpu|E_src1 [4] ) + ( !\plat|cpu|cpu|E_src2 [4] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|Add2~6  ))

	.dataa(!\plat|cpu|cpu|E_src2 [4]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_alu_sub~q ),
	.datad(!\plat|cpu|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~9_sumout ),
	.cout(\plat|cpu|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~9 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|Add2~57 (
// Equation(s):
// \plat|cpu|cpu|Add2~57_sumout  = SUM(( \plat|cpu|cpu|E_src1 [5] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [5]) ) + ( \plat|cpu|cpu|Add2~10  ))
// \plat|cpu|cpu|Add2~58  = CARRY(( \plat|cpu|cpu|E_src1 [5] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [5]) ) + ( \plat|cpu|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [5]),
	.datad(!\plat|cpu|cpu|E_src1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~57_sumout ),
	.cout(\plat|cpu|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~57 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~57 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|Add2~53 (
// Equation(s):
// \plat|cpu|cpu|Add2~53_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[6]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|E_src1[6]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~58  ))
// \plat|cpu|cpu|Add2~54  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[6]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|E_src1[6]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~58  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1[6]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src2[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~53_sumout ),
	.cout(\plat|cpu|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~53 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~53 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|cpu|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|Add2~13 (
// Equation(s):
// \plat|cpu|cpu|Add2~13_sumout  = SUM(( \plat|cpu|cpu|E_src1 [7] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [7]) ) + ( \plat|cpu|cpu|Add2~54  ))
// \plat|cpu|cpu|Add2~14  = CARRY(( \plat|cpu|cpu|E_src1 [7] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [7]) ) + ( \plat|cpu|cpu|Add2~54  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [7]),
	.datad(!\plat|cpu|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~13_sumout ),
	.cout(\plat|cpu|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~13 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add2~17 (
// Equation(s):
// \plat|cpu|cpu|Add2~17_sumout  = SUM(( \plat|cpu|cpu|E_src1 [8] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [8]) ) + ( \plat|cpu|cpu|Add2~14  ))
// \plat|cpu|cpu|Add2~18  = CARRY(( \plat|cpu|cpu|E_src1 [8] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [8]) ) + ( \plat|cpu|cpu|Add2~14  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [8]),
	.datad(!\plat|cpu|cpu|E_src1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~17_sumout ),
	.cout(\plat|cpu|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~17 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~17 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|Add2~25 (
// Equation(s):
// \plat|cpu|cpu|Add2~25_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [9]) ) + ( \plat|cpu|cpu|E_src1 [9] ) + ( \plat|cpu|cpu|Add2~18  ))
// \plat|cpu|cpu|Add2~26  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [9]) ) + ( \plat|cpu|cpu|E_src1 [9] ) + ( \plat|cpu|cpu|Add2~18  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [9]),
	.datad(!\plat|cpu|cpu|E_src2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~25_sumout ),
	.cout(\plat|cpu|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~25 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~25 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|cpu|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|Add2~29 (
// Equation(s):
// \plat|cpu|cpu|Add2~29_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [10]) ) + ( \plat|cpu|cpu|E_src1 [10] ) + ( \plat|cpu|cpu|Add2~26  ))
// \plat|cpu|cpu|Add2~30  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [10]) ) + ( \plat|cpu|cpu|E_src1 [10] ) + ( \plat|cpu|cpu|Add2~26  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [10]),
	.datad(!\plat|cpu|cpu|E_src2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~29_sumout ),
	.cout(\plat|cpu|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~29 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~29 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|cpu|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|Add2~33 (
// Equation(s):
// \plat|cpu|cpu|Add2~33_sumout  = SUM(( \plat|cpu|cpu|E_src1 [11] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [11]) ) + ( \plat|cpu|cpu|Add2~30  ))
// \plat|cpu|cpu|Add2~34  = CARRY(( \plat|cpu|cpu|E_src1 [11] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [11]) ) + ( \plat|cpu|cpu|Add2~30  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [11]),
	.datad(!\plat|cpu|cpu|E_src1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~33_sumout ),
	.cout(\plat|cpu|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~33 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~33 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|Add2~37 (
// Equation(s):
// \plat|cpu|cpu|Add2~37_sumout  = SUM(( \plat|cpu|cpu|E_src1 [12] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [12]) ) + ( \plat|cpu|cpu|Add2~34  ))
// \plat|cpu|cpu|Add2~38  = CARRY(( \plat|cpu|cpu|E_src1 [12] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [12]) ) + ( \plat|cpu|cpu|Add2~34  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [12]),
	.datad(!\plat|cpu|cpu|E_src1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~37_sumout ),
	.cout(\plat|cpu|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~37 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~37 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|Add2~41 (
// Equation(s):
// \plat|cpu|cpu|Add2~41_sumout  = SUM(( \plat|cpu|cpu|E_src1 [13] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [13]) ) + ( \plat|cpu|cpu|Add2~38  ))
// \plat|cpu|cpu|Add2~42  = CARRY(( \plat|cpu|cpu|E_src1 [13] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [13]) ) + ( \plat|cpu|cpu|Add2~38  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [13]),
	.datad(!\plat|cpu|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~41_sumout ),
	.cout(\plat|cpu|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~41 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~41 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|Add2~45 (
// Equation(s):
// \plat|cpu|cpu|Add2~45_sumout  = SUM(( !\plat|cpu|cpu|E_src2 [14] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1 [14] ) + ( \plat|cpu|cpu|Add2~42  ))
// \plat|cpu|cpu|Add2~46  = CARRY(( !\plat|cpu|cpu|E_src2 [14] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1 [14] ) + ( \plat|cpu|cpu|Add2~42  ))

	.dataa(!\plat|cpu|cpu|E_src2 [14]),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~45_sumout ),
	.cout(\plat|cpu|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~45 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~45 .lut_mask = 64'h0000F0F000006666;
defparam \plat|cpu|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[12]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[12]~feeder_combout  = \plat|cpu|cpu|Add2~45_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Add2~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[12]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|F_pc[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \plat|cpu|cpu|F_pc_sel_nxt.10~1_combout  = (!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ) # (\plat|cpu|cpu|F_pc_sel_nxt~0_combout )

	.dataa(!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'hFF55FF55FF55FF55;
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N16
dffeas \plat|cpu|cpu|F_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[12]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~45_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N33
cyclonev_lcell_comb \plat|cpu|cpu|Add0~41 (
// Equation(s):
// \plat|cpu|cpu|Add0~41_sumout  = SUM(( \plat|cpu|cpu|F_pc [11] ) + ( GND ) + ( \plat|cpu|cpu|Add0~38  ))
// \plat|cpu|cpu|Add0~42  = CARRY(( \plat|cpu|cpu|F_pc [11] ) + ( GND ) + ( \plat|cpu|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~41_sumout ),
	.cout(\plat|cpu|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~41 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \plat|cpu|cpu|Add0~45 (
// Equation(s):
// \plat|cpu|cpu|Add0~45_sumout  = SUM(( \plat|cpu|cpu|F_pc [12] ) + ( GND ) + ( \plat|cpu|cpu|Add0~42  ))
// \plat|cpu|cpu|Add0~46  = CARRY(( \plat|cpu|cpu|F_pc [12] ) + ( GND ) + ( \plat|cpu|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~45_sumout ),
	.cout(\plat|cpu|cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~45 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[14]~13 (
// Equation(s):
// \plat|cpu|cpu|R_src1[14]~13_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [18])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~45_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw [18]))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~45_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu|cpu|D_iw [18]),
	.datad(!\plat|cpu|cpu|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[14]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[14]~13 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu|cpu|R_src1[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \plat|cpu|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[14]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|Add2~21 (
// Equation(s):
// \plat|cpu|cpu|Add2~21_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [15]) ) + ( \plat|cpu|cpu|E_src1[15]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~46  ))
// \plat|cpu|cpu|Add2~22  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [15]) ) + ( \plat|cpu|cpu|E_src1[15]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~46  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src2 [15]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~21_sumout ),
	.cout(\plat|cpu|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~21 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~21 .lut_mask = 64'h0000FF00000033CC;
defparam \plat|cpu|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|Add2~49 (
// Equation(s):
// \plat|cpu|cpu|Add2~49_sumout  = SUM(( \plat|cpu|cpu|E_src1 [16] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [16]) ) + ( \plat|cpu|cpu|Add2~22  ))
// \plat|cpu|cpu|Add2~50  = CARRY(( \plat|cpu|cpu|E_src1 [16] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [16]) ) + ( \plat|cpu|cpu|Add2~22  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [16]),
	.datad(!\plat|cpu|cpu|E_src1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~49_sumout ),
	.cout(\plat|cpu|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~49 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~49 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|Add2~97 (
// Equation(s):
// \plat|cpu|cpu|Add2~97_sumout  = SUM(( !\plat|cpu|cpu|E_src2 [17] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1 [17] ) + ( \plat|cpu|cpu|Add2~50  ))
// \plat|cpu|cpu|Add2~98  = CARRY(( !\plat|cpu|cpu|E_src2 [17] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1 [17] ) + ( \plat|cpu|cpu|Add2~50  ))

	.dataa(!\plat|cpu|cpu|E_src2 [17]),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~97_sumout ),
	.cout(\plat|cpu|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~97 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~97 .lut_mask = 64'h0000F0F000006666;
defparam \plat|cpu|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|Add2~93 (
// Equation(s):
// \plat|cpu|cpu|Add2~93_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [18]) ) + ( \plat|cpu|cpu|E_src1 [18] ) + ( \plat|cpu|cpu|Add2~98  ))
// \plat|cpu|cpu|Add2~94  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [18]) ) + ( \plat|cpu|cpu|E_src1 [18] ) + ( \plat|cpu|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [18]),
	.datad(!\plat|cpu|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~93_sumout ),
	.cout(\plat|cpu|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~93 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~93 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|cpu|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|Add2~89 (
// Equation(s):
// \plat|cpu|cpu|Add2~89_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [19]) ) + ( \plat|cpu|cpu|E_src1 [19] ) + ( \plat|cpu|cpu|Add2~94  ))
// \plat|cpu|cpu|Add2~90  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [19]) ) + ( \plat|cpu|cpu|E_src1 [19] ) + ( \plat|cpu|cpu|Add2~94  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu|cpu|E_src1 [19]),
	.datac(!\plat|cpu|cpu|E_src2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~89_sumout ),
	.cout(\plat|cpu|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~89 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~89 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|cpu|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|Add2~113 (
// Equation(s):
// \plat|cpu|cpu|Add2~113_sumout  = SUM(( \plat|cpu|cpu|E_src1 [20] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [20]) ) + ( \plat|cpu|cpu|Add2~90  ))
// \plat|cpu|cpu|Add2~114  = CARRY(( \plat|cpu|cpu|E_src1 [20] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [20]) ) + ( \plat|cpu|cpu|Add2~90  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [20]),
	.datad(!\plat|cpu|cpu|E_src1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~113_sumout ),
	.cout(\plat|cpu|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~113 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~113 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|Add2~109 (
// Equation(s):
// \plat|cpu|cpu|Add2~109_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [21]) ) + ( \plat|cpu|cpu|E_src1 [21] ) + ( \plat|cpu|cpu|Add2~114  ))
// \plat|cpu|cpu|Add2~110  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [21]) ) + ( \plat|cpu|cpu|E_src1 [21] ) + ( \plat|cpu|cpu|Add2~114  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [21]),
	.datad(!\plat|cpu|cpu|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~109_sumout ),
	.cout(\plat|cpu|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~109 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~109 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|Add2~105 (
// Equation(s):
// \plat|cpu|cpu|Add2~105_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [22]) ) + ( \plat|cpu|cpu|E_src1 [22] ) + ( \plat|cpu|cpu|Add2~110  ))
// \plat|cpu|cpu|Add2~106  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [22]) ) + ( \plat|cpu|cpu|E_src1 [22] ) + ( \plat|cpu|cpu|Add2~110  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu|cpu|E_src1 [22]),
	.datac(!\plat|cpu|cpu|E_src2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~105_sumout ),
	.cout(\plat|cpu|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~105 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~105 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|cpu|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|Add2~101 (
// Equation(s):
// \plat|cpu|cpu|Add2~101_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [23]) ) + ( \plat|cpu|cpu|E_src1 [23] ) + ( \plat|cpu|cpu|Add2~106  ))
// \plat|cpu|cpu|Add2~102  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [23]) ) + ( \plat|cpu|cpu|E_src1 [23] ) + ( \plat|cpu|cpu|Add2~106  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu|cpu|E_src1 [23]),
	.datac(!\plat|cpu|cpu|E_src2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~101_sumout ),
	.cout(\plat|cpu|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~101 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~101 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|cpu|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|Add2~121 (
// Equation(s):
// \plat|cpu|cpu|Add2~121_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [24]) ) + ( \plat|cpu|cpu|E_src1 [24] ) + ( \plat|cpu|cpu|Add2~102  ))
// \plat|cpu|cpu|Add2~122  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [24]) ) + ( \plat|cpu|cpu|E_src1 [24] ) + ( \plat|cpu|cpu|Add2~102  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [24]),
	.datad(!\plat|cpu|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~121_sumout ),
	.cout(\plat|cpu|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~121 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~121 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|Add2~117 (
// Equation(s):
// \plat|cpu|cpu|Add2~117_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [25]) ) + ( \plat|cpu|cpu|E_src1 [25] ) + ( \plat|cpu|cpu|Add2~122  ))
// \plat|cpu|cpu|Add2~118  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [25]) ) + ( \plat|cpu|cpu|E_src1 [25] ) + ( \plat|cpu|cpu|Add2~122  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu|cpu|E_src2 [25]),
	.datac(!\plat|cpu|cpu|E_src1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~117_sumout ),
	.cout(\plat|cpu|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~117 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~117 .lut_mask = 64'h0000F0F000006666;
defparam \plat|cpu|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|Add2~129 (
// Equation(s):
// \plat|cpu|cpu|Add2~129_sumout  = SUM(( \plat|cpu|cpu|E_src1 [26] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [26]) ) + ( \plat|cpu|cpu|Add2~118  ))
// \plat|cpu|cpu|Add2~130  = CARRY(( \plat|cpu|cpu|E_src1 [26] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [26]) ) + ( \plat|cpu|cpu|Add2~118  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [26]),
	.datad(!\plat|cpu|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~129_sumout ),
	.cout(\plat|cpu|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~129 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~129 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|Add2~125 (
// Equation(s):
// \plat|cpu|cpu|Add2~125_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [27]) ) + ( \plat|cpu|cpu|E_src1 [27] ) + ( \plat|cpu|cpu|Add2~130  ))
// \plat|cpu|cpu|Add2~126  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [27]) ) + ( \plat|cpu|cpu|E_src1 [27] ) + ( \plat|cpu|cpu|Add2~130  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu|cpu|E_src2 [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [27]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~125_sumout ),
	.cout(\plat|cpu|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~125 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~125 .lut_mask = 64'h0000FF0000006666;
defparam \plat|cpu|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add2~133 (
// Equation(s):
// \plat|cpu|cpu|Add2~133_sumout  = SUM(( \plat|cpu|cpu|E_src1 [28] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [28]) ) + ( \plat|cpu|cpu|Add2~126  ))
// \plat|cpu|cpu|Add2~134  = CARRY(( \plat|cpu|cpu|E_src1 [28] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [28]) ) + ( \plat|cpu|cpu|Add2~126  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~133_sumout ),
	.cout(\plat|cpu|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~133 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~133 .lut_mask = 64'h0000AA5500000F0F;
defparam \plat|cpu|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|Add2~85 (
// Equation(s):
// \plat|cpu|cpu|Add2~85_sumout  = SUM(( \plat|cpu|cpu|E_src1 [29] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [29]) ) + ( \plat|cpu|cpu|Add2~134  ))
// \plat|cpu|cpu|Add2~86  = CARRY(( \plat|cpu|cpu|E_src1 [29] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [29]) ) + ( \plat|cpu|cpu|Add2~134  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src1 [29]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [29]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~85_sumout ),
	.cout(\plat|cpu|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~85 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~85 .lut_mask = 64'h0000AA55000000FF;
defparam \plat|cpu|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \plat|cpu|cpu|Add2~81 (
// Equation(s):
// \plat|cpu|cpu|Add2~81_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [30]) ) + ( \plat|cpu|cpu|E_src1 [30] ) + ( \plat|cpu|cpu|Add2~86  ))
// \plat|cpu|cpu|Add2~82  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [30]) ) + ( \plat|cpu|cpu|E_src1 [30] ) + ( \plat|cpu|cpu|Add2~86  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [30]),
	.datad(!\plat|cpu|cpu|E_src2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~81_sumout ),
	.cout(\plat|cpu|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~81 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~81 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|Add2~73 (
// Equation(s):
// \plat|cpu|cpu|Add2~73_sumout  = SUM(( !\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (!\plat|cpu|cpu|E_src1 [31]) ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (\plat|cpu|cpu|E_src2 [31])) ) + ( \plat|cpu|cpu|Add2~82  ))
// \plat|cpu|cpu|Add2~74  = CARRY(( !\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (!\plat|cpu|cpu|E_src1 [31]) ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (\plat|cpu|cpu|E_src2 [31])) ) + ( \plat|cpu|cpu|Add2~82  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_invert_arith_src_msb~q ),
	.datad(!\plat|cpu|cpu|E_src1 [31]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~73_sumout ),
	.cout(\plat|cpu|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~73 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~73 .lut_mask = 64'h0000A55A00000FF0;
defparam \plat|cpu|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[31]~27 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[31]~27_combout  = ( \plat|cpu|cpu|Add2~73_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[31]~25_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [31])))) ) ) # ( !\plat|cpu|cpu|Add2~73_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// ((\plat|cpu|cpu|E_logic_result[31]~25_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [31])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [31]),
	.datad(!\plat|cpu|cpu|E_logic_result[31]~25_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[31]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[31]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[31]~27 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|E_alu_result[31]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N43
dffeas \plat|cpu|cpu|W_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[31]~27_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[31]~25 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[31]~25_combout  = ( \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [7]) ) ) # ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [31]))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte3_data [7])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [31]),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[31]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[31]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[31]~25 .lut_mask = 64'h085D085D00550055;
defparam \plat|cpu|cpu|W_rf_wr_data[31]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N8
dffeas \plat|cpu|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[30]~26 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[30]~26_combout  = ( \plat|cpu|cpu|E_src1 [30] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src2 [30]) # (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|E_src1 [30] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 [30] & !\plat|cpu|cpu|R_logic_op [0])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [30])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_src2 [30]),
	.datad(!\plat|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[30]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[30]~26 .lut_mask = 64'hC303C303333C333C;
defparam \plat|cpu|cpu|E_logic_result[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N16
dffeas \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[30]~21_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[30]~28 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[30]~28_combout  = ( \plat|cpu|cpu|Add2~81_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[30]~26_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|Add2~81_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// (\plat|cpu|cpu|E_logic_result[30]~26_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[30]~26_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[30]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[30]~28 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|E_alu_result[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N22
dffeas \plat|cpu|cpu|W_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[30]~28_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[30]~26 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[30]~26_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte3_data [6] ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte3_data [6] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & 
// (\plat|cpu|cpu|W_alu_result [30] & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|av_ld_byte3_data [6] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [30] & !\plat|cpu|cpu|R_ctrl_br_cmp~q 
// )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [30]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[30]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[30]~26 .lut_mask = 64'h0C0000000C00FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N2
dffeas \plat|cpu|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[29]~29 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[29]~29_combout  = (!\plat|cpu|cpu|E_src2 [29] & ((!\plat|cpu|cpu|R_logic_op [1] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [29])) # (\plat|cpu|cpu|R_logic_op [1] & ((\plat|cpu|cpu|E_src1 [29]))))) # 
// (\plat|cpu|cpu|E_src2 [29] & (!\plat|cpu|cpu|R_logic_op [1] $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [29])))))

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|R_logic_op [1]),
	.datac(!\plat|cpu|cpu|E_src2 [29]),
	.datad(!\plat|cpu|cpu|E_src1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[29]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[29]~29 .lut_mask = 64'h8336833683368336;
defparam \plat|cpu|cpu|E_logic_result[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N4
dffeas \plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[29]~31 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[29]~31_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~85_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// \plat|cpu|cpu|Add2~85_sumout  & ( (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[29]~29_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~85_sumout  & ( 
// \plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~85_sumout  & ( (\plat|cpu|cpu|E_logic_result[29]~29_combout  & \plat|cpu|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[29]~29_combout ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[29]~31 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[29]~31 .lut_mask = 64'h05053333F5F53333;
defparam \plat|cpu|cpu|E_alu_result[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N38
dffeas \plat|cpu|cpu|W_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[29]~31_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[29]~29 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[29]~29_combout  = ( \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [5]) ) ) # ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((\plat|cpu|cpu|W_alu_result [29])))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte3_data [5])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte3_data [5]),
	.datad(!\plat|cpu|cpu|W_alu_result [29]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[29]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[29]~29 .lut_mask = 64'h058D058D05050505;
defparam \plat|cpu|cpu|W_rf_wr_data[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[12]~16 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[12]~16_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [18])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// ((\plat|cpu|cpu|R_src2_use_imm~q )))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [18])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|D_iw [18]),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[12]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[12]~16 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu|cpu|R_src2_hi[12]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \plat|cpu|cpu|E_src2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[28]~30 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[28]~30_combout  = (!\plat|cpu|cpu|E_src2 [28] & ((!\plat|cpu|cpu|R_logic_op [1] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [28])) # (\plat|cpu|cpu|R_logic_op [1] & ((\plat|cpu|cpu|E_src1 [28]))))) # 
// (\plat|cpu|cpu|E_src2 [28] & (!\plat|cpu|cpu|R_logic_op [1] $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [28])))))

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|R_logic_op [1]),
	.datac(!\plat|cpu|cpu|E_src2 [28]),
	.datad(!\plat|cpu|cpu|E_src1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[28]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[28]~30 .lut_mask = 64'h8336833683368336;
defparam \plat|cpu|cpu|E_logic_result[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[28]~32 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[28]~32_combout  = ( \plat|cpu|cpu|Add2~133_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[28]~30_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [28])))) ) ) # ( !\plat|cpu|cpu|Add2~133_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// ((\plat|cpu|cpu|E_logic_result[28]~30_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [28])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [28]),
	.datad(!\plat|cpu|cpu|E_logic_result[28]~30_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[28]~32 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[28]~32 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|E_alu_result[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N11
dffeas \plat|cpu|cpu|W_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[28]~32_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[28]~8 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[28]~8_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout ) # 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[28]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[28]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[28]~8 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \plat|cpu|cpu|E_st_data[28]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N29
dffeas \plat|cpu|cpu|d_writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[28]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[3]~1 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[3]~1_combout  = ( \plat|cpu|cpu|R_logic_op [0] & ( (!\plat|cpu|cpu|R_logic_op [1] & (\plat|cpu|cpu|E_src1 [3] & \plat|cpu|cpu|E_src2 [3])) # (\plat|cpu|cpu|R_logic_op [1] & (!\plat|cpu|cpu|E_src1 [3] $ (!\plat|cpu|cpu|E_src2 
// [3]))) ) ) # ( !\plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|R_logic_op [1] $ (((\plat|cpu|cpu|E_src2 [3]) # (\plat|cpu|cpu|E_src1 [3]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [1]),
	.datab(!\plat|cpu|cpu|E_src1 [3]),
	.datac(!\plat|cpu|cpu|E_src2 [3]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_logic_op [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[3]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[3]~1 .lut_mask = 64'h9595161695951616;
defparam \plat|cpu|cpu|E_logic_result[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N53
dffeas \plat|cpu|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[3]~2 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[3]~2_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~5_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~5_sumout  & ( 
// (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[3]~1_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( !\plat|cpu|cpu|Add2~5_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  
// & ( !\plat|cpu|cpu|Add2~5_sumout  & ( (\plat|cpu|cpu|R_ctrl_logic~q  & \plat|cpu|cpu|E_logic_result[3]~1_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[3]~1_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|cpu|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[3]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[3]~2 .lut_mask = 64'h03035555CFCF5555;
defparam \plat|cpu|cpu|E_alu_result[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \plat|cpu|cpu|W_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N38
dffeas \plat|cpu|cpu|W_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N43
dffeas \plat|cpu|cpu|W_alu_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[7]~3 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[7]~3_combout  = ( \plat|cpu|cpu|E_src2 [7] & ( \plat|cpu|cpu|E_src1 [7] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (!\plat|cpu|cpu|R_logic_op [0]) ) ) ) # ( !\plat|cpu|cpu|E_src2 [7] & ( \plat|cpu|cpu|E_src1 [7] & ( 
// \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( \plat|cpu|cpu|E_src2 [7] & ( !\plat|cpu|cpu|E_src1 [7] & ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|E_src2 [7] & ( !\plat|cpu|cpu|E_src1 [7] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & !\plat|cpu|cpu|R_logic_op [0]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_logic_op [0]),
	.datae(!\plat|cpu|cpu|E_src2 [7]),
	.dataf(!\plat|cpu|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[7]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[7]~3 .lut_mask = 64'hCC003333333333CC;
defparam \plat|cpu|cpu|E_logic_result[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[7]~4 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[7]~4_combout  = ( \plat|cpu|cpu|E_logic_result[7]~3_combout  & ( \plat|cpu|cpu|Add2~13_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu|cpu|E_shift_rot_result [7]) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[7]~3_combout  & ( \plat|cpu|cpu|Add2~13_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_shift_rot_result [7])) ) ) ) # ( 
// \plat|cpu|cpu|E_logic_result[7]~3_combout  & ( !\plat|cpu|cpu|Add2~13_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_shift_rot_result [7])) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[7]~3_combout  & ( !\plat|cpu|cpu|Add2~13_sumout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~q  & \plat|cpu|cpu|E_shift_rot_result [7]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [7]),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_logic_result[7]~3_combout ),
	.dataf(!\plat|cpu|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[7]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[7]~4 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \plat|cpu|cpu|E_alu_result[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N10
dffeas \plat|cpu|cpu|W_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[7]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[8]~4 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[8]~4_combout  = ( \plat|cpu|cpu|R_logic_op [0] & ( (!\plat|cpu|cpu|E_src2 [8] & (\plat|cpu|cpu|E_src1 [8] & \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [8] & (!\plat|cpu|cpu|E_src1 [8] $ 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) ) # ( !\plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu|cpu|E_src1 [8]) # (\plat|cpu|cpu|E_src2 [8]))) ) )

	.dataa(!\plat|cpu|cpu|E_src2 [8]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [8]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[8]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[8]~4 .lut_mask = 64'hA05FA05F055A055A;
defparam \plat|cpu|cpu|E_logic_result[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[8]~5 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[8]~5_combout  = ( \plat|cpu|cpu|Add2~17_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[8]~4_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [8])))) ) ) # ( !\plat|cpu|cpu|Add2~17_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// ((\plat|cpu|cpu|E_logic_result[8]~4_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [8])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [8]),
	.datad(!\plat|cpu|cpu|E_logic_result[8]~4_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[8]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[8]~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|E_alu_result[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \plat|cpu|cpu|W_alu_result[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[12]~9 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[12]~9_combout  = (!\plat|cpu|cpu|E_src2 [12] & ((!\plat|cpu|cpu|E_src1 [12] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src1 [12] & 
// ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))))) # (\plat|cpu|cpu|E_src2 [12] & (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [12])))))

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|E_src2 [12]),
	.datac(!\plat|cpu|cpu|E_src1 [12]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[12]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[12]~9 .lut_mask = 64'h813E813E813E813E;
defparam \plat|cpu|cpu|E_logic_result[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[12]~10 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[12]~10_combout  = ( \plat|cpu|cpu|Add2~37_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[12]~9_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [12])))) ) ) # ( !\plat|cpu|cpu|Add2~37_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// (\plat|cpu|cpu|E_logic_result[12]~9_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [12])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[12]~9_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [12]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[12]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[12]~10 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|E_alu_result[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N41
dffeas \plat|cpu|cpu|W_alu_result[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[13]~10 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[13]~10_combout  = ( \plat|cpu|cpu|E_src1 [13] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src2 [13]) # (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|E_src1 [13] & ( (!\plat|cpu|cpu|E_src2 
// [13] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [13] & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src2 [13]),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[13]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[13]~10 .lut_mask = 64'hC033C03303FC03FC;
defparam \plat|cpu|cpu|E_logic_result[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[13]~11 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[13]~11_combout  = ( \plat|cpu|cpu|E_logic_result[13]~10_combout  & ( \plat|cpu|cpu|Add2~41_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[13]~10_combout  & ( \plat|cpu|cpu|Add2~41_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// ((\plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu|cpu|E_logic_result[13]~10_combout  & ( !\plat|cpu|cpu|Add2~41_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|E_logic_result[13]~10_combout  & ( !\plat|cpu|cpu|Add2~41_sumout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// \plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_logic_result[13]~10_combout ),
	.dataf(!\plat|cpu|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[13]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[13]~11 .lut_mask = 64'h050527278D8DAFAF;
defparam \plat|cpu|cpu|E_alu_result[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \plat|cpu|cpu|W_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en[3]~3_combout  = ( \plat|cpu|cpu|Add2~61_sumout  & ( ((\plat|cpu|cpu|Add2~69_sumout ) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout )) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\plat|cpu|cpu|Add2~61_sumout  & ( 
// !\plat|cpu|cpu|D_ctrl_mem16~1_combout  $ (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Add2~69_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h6666666677FF77FF;
defparam \plat|cpu|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N35
dffeas \plat|cpu|cpu|d_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [28]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X36_Y7_N16
dffeas \plat|cpu|cpu|W_alu_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[5]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N5
dffeas \plat|cpu|cpu|W_alu_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [28]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\plat|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( 
// (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\plat|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 64'h0202020207070707;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|cpu|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N11
dffeas \plat|cpu|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \plat|cpu|cpu|av_ld_align_cycle [0] & ( (!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|cpu|cpu|av_ld_align_cycle [1]) ) ) # ( !\plat|cpu|cpu|av_ld_align_cycle [0] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & \plat|cpu|cpu|av_ld_align_cycle [1]) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h00AA00AAAA00AA00;
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N8
dffeas \plat|cpu|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_rshift8~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_rshift8~0_combout  = ( \plat|cpu|cpu|W_alu_result [1] & ( \plat|cpu|cpu|av_ld_aligning_data~q  & ( (!\plat|cpu|cpu|av_ld_align_cycle [1]) # ((\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q  & !\plat|cpu|cpu|av_ld_align_cycle [0])) ) ) ) # ( 
// !\plat|cpu|cpu|W_alu_result [1] & ( \plat|cpu|cpu|av_ld_aligning_data~q  & ( (\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q  & (!\plat|cpu|cpu|av_ld_align_cycle [0] & !\plat|cpu|cpu|av_ld_align_cycle [1])) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datac(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result [1]),
	.dataf(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_rshift8~0 .lut_mask = 64'h000000004040F4F4;
defparam \plat|cpu|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N46
dffeas \plat|cpu|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[28]~30 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[28]~30_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte3_data [4] ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte3_data [4] & ( (\plat|cpu|cpu|W_alu_result [28] & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|av_ld_byte3_data [4] & ( (\plat|cpu|cpu|W_alu_result [28] & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [28]),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[28]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[28]~30 .lut_mask = 64'h440000004400FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[11]~13 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[11]~13_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [17])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [17])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu|cpu|D_iw [17]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[11]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[11]~13 .lut_mask = 64'h02570257A2F7A2F7;
defparam \plat|cpu|cpu|R_src2_hi[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \plat|cpu|cpu|E_src2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[27]~27 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[27]~27_combout  = ( \plat|cpu|cpu|R_logic_op [1] & ( \plat|cpu|cpu|E_src1 [27] & ( (!\plat|cpu|cpu|E_src2 [27]) # (!\plat|cpu|cpu|R_logic_op [0]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op [1] & ( \plat|cpu|cpu|E_src1 [27] & ( 
// (\plat|cpu|cpu|E_src2 [27] & \plat|cpu|cpu|R_logic_op [0]) ) ) ) # ( \plat|cpu|cpu|R_logic_op [1] & ( !\plat|cpu|cpu|E_src1 [27] & ( \plat|cpu|cpu|E_src2 [27] ) ) ) # ( !\plat|cpu|cpu|R_logic_op [1] & ( !\plat|cpu|cpu|E_src1 [27] & ( 
// (!\plat|cpu|cpu|E_src2 [27] & !\plat|cpu|cpu|R_logic_op [0]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src2 [27]),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_logic_op [1]),
	.dataf(!\plat|cpu|cpu|E_src1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[27]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[27]~27 .lut_mask = 64'hC0C033330303FCFC;
defparam \plat|cpu|cpu|E_logic_result[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N22
dffeas \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[27]~28_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[27]~29 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[27]~29_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~125_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// \plat|cpu|cpu|Add2~125_sumout  & ( (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[27]~27_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~125_sumout  & ( 
// \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~125_sumout  & ( (\plat|cpu|cpu|R_ctrl_logic~q  & \plat|cpu|cpu|E_logic_result[27]~27_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_logic_result[27]~27_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[27]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[27]~29 .lut_mask = 64'h050500FFAFAF00FF;
defparam \plat|cpu|cpu|E_alu_result[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N11
dffeas \plat|cpu|cpu|W_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[27]~29_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[27]~5 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[27]~5_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu|cpu|D_ctrl_mem16~1_combout )) # 
// (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & 
// ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[27]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[27]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[27]~5 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \plat|cpu|cpu|E_st_data[27]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N41
dffeas \plat|cpu|cpu|d_writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N46
dffeas \plat|cpu|cpu|W_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [27]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result [10],\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [27]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~16_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( 
// (\plat|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0])) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 64'h1010101013131313;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N43
dffeas \plat|cpu|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[27]~27 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[27]~27_combout  = ( \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [3]) ) ) # ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [27]))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte3_data [3])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [27]),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [3]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[27]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[27]~27 .lut_mask = 64'h085D085D00550055;
defparam \plat|cpu|cpu|W_rf_wr_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \plat|cpu|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N52
dffeas \plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[26]~29_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[26]~28 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[26]~28_combout  = ( \plat|cpu|cpu|R_logic_op [0] & ( (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [26] & \plat|cpu|cpu|E_src1 [26])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 
// [26] $ (!\plat|cpu|cpu|E_src1 [26]))) ) ) # ( !\plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu|cpu|E_src1 [26]) # (\plat|cpu|cpu|E_src2 [26]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [26]),
	.datad(!\plat|cpu|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[26]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[26]~28 .lut_mask = 64'hA555A555055A055A;
defparam \plat|cpu|cpu|E_logic_result[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[26]~30 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[26]~30_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~129_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// \plat|cpu|cpu|Add2~129_sumout  & ( (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[26]~28_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~129_sumout  & ( 
// \plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~129_sumout  & ( (\plat|cpu|cpu|R_ctrl_logic~q  & \plat|cpu|cpu|E_logic_result[26]~28_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[26]~28_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Add2~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[26]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[26]~30 .lut_mask = 64'h03035555CFCF5555;
defparam \plat|cpu|cpu|E_alu_result[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N37
dffeas \plat|cpu|cpu|W_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[26]~30_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[26]~28 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[26]~28_combout  = ( \plat|cpu|cpu|W_alu_result [26] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte3_data 
// [2])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [26] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [2]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[26]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[26]~28 .lut_mask = 64'h0055005580D580D5;
defparam \plat|cpu|cpu|W_rf_wr_data[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[9]~9 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[9]~9_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) # (\plat|cpu|cpu|R_src2_use_imm~q  & 
// (\plat|cpu|cpu|D_iw [21]))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) # (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[9]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[9]~9 .lut_mask = 64'h0A220A225F775F77;
defparam \plat|cpu|cpu|R_src2_hi[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N31
dffeas \plat|cpu|cpu|E_src2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[25]~23 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[25]~23_combout  = ( \plat|cpu|cpu|R_logic_op [0] & ( (!\plat|cpu|cpu|R_logic_op [1] & (\plat|cpu|cpu|E_src2 [25] & \plat|cpu|cpu|E_src1 [25])) # (\plat|cpu|cpu|R_logic_op [1] & (!\plat|cpu|cpu|E_src2 [25] $ 
// (!\plat|cpu|cpu|E_src1 [25]))) ) ) # ( !\plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|R_logic_op [1] $ (((\plat|cpu|cpu|E_src1 [25]) # (\plat|cpu|cpu|E_src2 [25]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [25]),
	.datad(!\plat|cpu|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[25]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[25]~23 .lut_mask = 64'hA555A555055A055A;
defparam \plat|cpu|cpu|E_logic_result[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[25]~25 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[25]~25_combout  = ( \plat|cpu|cpu|Add2~117_sumout  & ( \plat|cpu|cpu|E_logic_result[25]~23_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result [25]) ) ) ) # ( 
// !\plat|cpu|cpu|Add2~117_sumout  & ( \plat|cpu|cpu|E_logic_result[25]~23_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_shift_rot_result 
// [25]))) ) ) ) # ( \plat|cpu|cpu|Add2~117_sumout  & ( !\plat|cpu|cpu|E_logic_result[25]~23_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// ((\plat|cpu|cpu|E_shift_rot_result [25]))) ) ) ) # ( !\plat|cpu|cpu|Add2~117_sumout  & ( !\plat|cpu|cpu|E_logic_result[25]~23_combout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & \plat|cpu|cpu|E_shift_rot_result [25]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [25]),
	.datae(!\plat|cpu|cpu|Add2~117_sumout ),
	.dataf(!\plat|cpu|cpu|E_logic_result[25]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[25]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[25]~25 .lut_mask = 64'h0055A0F50A5FAAFF;
defparam \plat|cpu|cpu|E_alu_result[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N4
dffeas \plat|cpu|cpu|W_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[25]~2 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[25]~2_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [25])) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[25]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[25]~2 .lut_mask = 64'h04150415AEBFAEBF;
defparam \plat|cpu|cpu|E_st_data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N26
dffeas \plat|cpu|cpu|d_writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [25]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [25]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout  & ( 
// (\plat|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0])) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 64'h1010101013131313;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N31
dffeas \plat|cpu|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N27
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[25]~23 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[25]~23_combout  = ( \plat|cpu|cpu|W_alu_result [25] & ( \plat|cpu|cpu|av_ld_byte3_data [1] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q )) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|cpu|cpu|W_alu_result [25] & ( \plat|cpu|cpu|av_ld_byte3_data [1] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|cpu|cpu|W_alu_result [25] & ( !\plat|cpu|cpu|av_ld_byte3_data [1] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & !\plat|cpu|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result [25]),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[25]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[25]~23 .lut_mask = 64'h000080800F0F8F8F;
defparam \plat|cpu|cpu|W_rf_wr_data[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[24]~1 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[24]~1_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])) # 
// (\plat|cpu|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[24]~1 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \plat|cpu|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \plat|cpu|cpu|d_writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [24]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [24]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( 
// (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout )) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 64'h0101010123232323;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N38
dffeas \plat|cpu|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[24]~24 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[24]~24_combout  = (!\plat|cpu|cpu|E_src1 [24] & ((!\plat|cpu|cpu|R_logic_op [1] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src2 [24])) # (\plat|cpu|cpu|R_logic_op [1] & ((\plat|cpu|cpu|E_src2 [24]))))) # 
// (\plat|cpu|cpu|E_src1 [24] & (!\plat|cpu|cpu|R_logic_op [1] $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src2 [24])))))

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|R_logic_op [1]),
	.datac(!\plat|cpu|cpu|E_src1 [24]),
	.datad(!\plat|cpu|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[24]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[24]~24 .lut_mask = 64'h8336833683368336;
defparam \plat|cpu|cpu|E_logic_result[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[24]~26 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[24]~26_combout  = ( \plat|cpu|cpu|Add2~121_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[24]~24_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|Add2~121_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// (\plat|cpu|cpu|E_logic_result[24]~24_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[24]~24_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[24]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[24]~26 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|E_alu_result[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N20
dffeas \plat|cpu|cpu|W_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[24]~26_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[24]~24 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[24]~24_combout  = ( \plat|cpu|cpu|W_alu_result [24] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte3_data 
// [0])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [24] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [0]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[24]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[24]~24 .lut_mask = 64'h0055005580D580D5;
defparam \plat|cpu|cpu|W_rf_wr_data[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N44
dffeas \plat|cpu|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N43
dffeas \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[23]~19 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[23]~19_combout  = ( \plat|cpu|cpu|E_src1 [23] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src2 [23]))) ) ) # ( !\plat|cpu|cpu|E_src1 [23] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src2 [23])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src2 [23]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(!\plat|cpu|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[23]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[23]~19 .lut_mask = 64'hA055A055555A555A;
defparam \plat|cpu|cpu|E_logic_result[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[23]~21 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[23]~21_combout  = ( \plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|E_logic_result[23]~19_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|E_logic_result[23]~19_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|Add2~101_sumout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q )) ) ) ) # ( \plat|cpu|cpu|R_ctrl_logic~q  & ( !\plat|cpu|cpu|E_logic_result[23]~19_combout  & ( (\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q  & \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu|cpu|R_ctrl_logic~q  & ( !\plat|cpu|cpu|E_logic_result[23]~19_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|Add2~101_sumout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|Add2~101_sumout ),
	.datae(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|cpu|cpu|E_logic_result[23]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[23]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[23]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[23]~21 .lut_mask = 64'h03F3030303F3F3F3;
defparam \plat|cpu|cpu|E_alu_result[23]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N25
dffeas \plat|cpu|cpu|W_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[23]~21_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[23]~19 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[23]~19_combout  = ( \plat|cpu|cpu|W_alu_result [23] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte2_data 
// [7])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [23] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte2_data [7]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[23]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[23]~19 .lut_mask = 64'h0055005580D580D5;
defparam \plat|cpu|cpu|W_rf_wr_data[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[30]~4 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[30]~4_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( 
// \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (!\plat|cpu|cpu|D_ctrl_mem16~1_combout )) ) ) ) # ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|D_ctrl_mem16~1_combout )) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] & !\plat|cpu|cpu|D_ctrl_mem8~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[30]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[30]~4 .lut_mask = 64'h0F000F330FCC0FFF;
defparam \plat|cpu|cpu|E_st_data[30]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N5
dffeas \plat|cpu|cpu|d_writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[30]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N40
dffeas \plat|cpu|cpu|W_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [30]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [30]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result [10],\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~15_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\plat|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout  & ( 
// (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout )) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 64'h000A000A050F050F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N52
dffeas \plat|cpu|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout  = (!\plat|cpu|cpu|LessThan0~0_combout  & ((\plat|cpu|cpu|av_fill_bit~0_combout ))) # (\plat|cpu|cpu|LessThan0~0_combout  & (\plat|cpu|cpu|av_ld_byte3_data [6]))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|av_ld_byte3_data [6]),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15 .lut_mask = 64'h03F303F303F303F3;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[22]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[22]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[23]~0 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[23]~0_combout  = ( \plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) ) # ( !\plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( (!\plat|cpu|cpu|D_ctrl_mem16~0_combout ) # (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[23]~0 .lut_mask = 64'hF0FFF0FF00FF00FF;
defparam \plat|cpu|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N47
dffeas \plat|cpu|cpu|d_writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en[2]~2_combout  = ( \plat|cpu|cpu|Add2~61_sumout  & ( ((!\plat|cpu|cpu|Add2~69_sumout ) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout )) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\plat|cpu|cpu|Add2~61_sumout  & ( 
// !\plat|cpu|cpu|D_ctrl_mem16~1_combout  $ (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|Add2~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h66666666F7F7F7F7;
defparam \plat|cpu|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \plat|cpu|cpu|d_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [22]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [22]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( ((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  
// & ( (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout )))) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout )) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout ) ) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~15_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7 .lut_mask = 64'h00330A3B05370F3F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N1
dffeas \plat|cpu|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[22]~20 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[22]~20_combout  = ( \plat|cpu|cpu|E_src1 [22] & ( \plat|cpu|cpu|E_src2 [22] & ( !\plat|cpu|cpu|R_logic_op [1] $ (!\plat|cpu|cpu|R_logic_op [0]) ) ) ) # ( !\plat|cpu|cpu|E_src1 [22] & ( \plat|cpu|cpu|E_src2 [22] & ( 
// \plat|cpu|cpu|R_logic_op [1] ) ) ) # ( \plat|cpu|cpu|E_src1 [22] & ( !\plat|cpu|cpu|E_src2 [22] & ( \plat|cpu|cpu|R_logic_op [1] ) ) ) # ( !\plat|cpu|cpu|E_src1 [22] & ( !\plat|cpu|cpu|E_src2 [22] & ( (!\plat|cpu|cpu|R_logic_op [1] & 
// !\plat|cpu|cpu|R_logic_op [0]) ) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_src1 [22]),
	.dataf(!\plat|cpu|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[22]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[22]~20 .lut_mask = 64'hA0A0555555555A5A;
defparam \plat|cpu|cpu|E_logic_result[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[22]~22 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[22]~22_combout  = ( \plat|cpu|cpu|Add2~105_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[22]~20_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [22])))) ) ) # ( !\plat|cpu|cpu|Add2~105_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// ((\plat|cpu|cpu|E_logic_result[22]~20_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [22])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [22]),
	.datad(!\plat|cpu|cpu|E_logic_result[22]~20_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[22]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[22]~22 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|E_alu_result[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N46
dffeas \plat|cpu|cpu|W_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[22]~20 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[22]~20_combout  = ( \plat|cpu|cpu|W_alu_result [22] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((!\plat|cpu|cpu|R_ctrl_br_cmp~q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte2_data [6])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [22] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte2_data [6]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte2_data [6]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[22]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[22]~20 .lut_mask = 64'h050505058D058D05;
defparam \plat|cpu|cpu|W_rf_wr_data[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N38
dffeas \plat|cpu|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N1
dffeas \plat|cpu|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[31]~19_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[30]~21 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[30]~21_combout  = ( \plat|cpu|cpu|E_shift_rot_result [31] & ( (\plat|cpu|cpu|E_shift_rot_result [29]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [31] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [29]),
	.datae(!\plat|cpu|cpu|E_shift_rot_result [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[30]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[30]~21 .lut_mask = 64'h00F00FFF00F00FFF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \plat|cpu|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[30]~21_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[29]~30 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[29]~30_combout  = (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu|cpu|E_shift_rot_result [28]))) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu|cpu|E_shift_rot_result [30]))

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [30]),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[29]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[29]~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \plat|cpu|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[28]~31 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[28]~31_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q  & ( \plat|cpu|cpu|E_shift_rot_result [29] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q  ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ( !\plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q  & ( \plat|cpu|cpu|E_shift_rot_result [29] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[28]~31 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[28]~31 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N32
dffeas \plat|cpu|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[28]~31_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[27]~28 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[27]~28_combout  = (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu|cpu|E_shift_rot_result [26])) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu|cpu|E_shift_rot_result [28])))

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [26]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[27]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[27]~28 .lut_mask = 64'h4747474747474747;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \plat|cpu|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[27]~28_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[26]~29 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[26]~29_combout  = ( \plat|cpu|cpu|E_shift_rot_result [25] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [27]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [25] & ( 
// (\plat|cpu|cpu|E_shift_rot_result [27] & \plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [27]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[26]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[26]~29 .lut_mask = 64'h11111111DDDDDDDD;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N53
dffeas \plat|cpu|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[26]~29_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N46
dffeas \plat|cpu|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[25]~26 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[25]~26_combout  = ( \plat|cpu|cpu|E_shift_rot_result [24] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [26]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [24] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [26]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[25]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[25]~26 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N50
dffeas \plat|cpu|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[25]~26_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[24]~27 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[24]~27_combout  = ( \plat|cpu|cpu|E_shift_rot_result [25] & ( (\plat|cpu|cpu|E_shift_rot_result [23]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [25] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [23]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[24]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[24]~27 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N47
dffeas \plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[23]~23 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout  = ( \plat|cpu|cpu|E_shift_rot_result [22] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [22] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[23]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[23]~23 .lut_mask = 64'h11111111BBBBBBBB;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N44
dffeas \plat|cpu|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[22]~24 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout  = ( \plat|cpu|cpu|E_shift_rot_result [21] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [23]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [21] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [23]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[22]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[22]~24 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N40
dffeas \plat|cpu|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[21]~25 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[21]~25_combout  = ( \plat|cpu|cpu|E_shift_rot_result [22] & ( (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [20]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [22] & ( 
// (\plat|cpu|cpu|E_shift_rot_result [20] & !\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [20]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[21]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[21]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[21]~25 .lut_mask = 64'h4444444477777777;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[21]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N10
dffeas \plat|cpu|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[21]~25_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[21]~21 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[21]~21_combout  = ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|E_src1 [21] $ (!\plat|cpu|cpu|E_src2 [21]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|R_logic_op [0] & ( (\plat|cpu|cpu|E_src1 [21] & \plat|cpu|cpu|E_src2 [21]) ) ) ) # ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [0] & ( (\plat|cpu|cpu|E_src2 [21]) # (\plat|cpu|cpu|E_src1 [21]) ) ) ) # ( 
// !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [0] & ( (!\plat|cpu|cpu|E_src1 [21] & !\plat|cpu|cpu|E_src2 [21]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src1 [21]),
	.datac(!\plat|cpu|cpu|E_src2 [21]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[21]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[21]~21 .lut_mask = 64'hC0C03F3F03033C3C;
defparam \plat|cpu|cpu|E_logic_result[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[21]~23 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[21]~23_combout  = ( \plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~109_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_logic_result[21]~21_combout ))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result [21])) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~109_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result 
// [21]) ) ) ) # ( \plat|cpu|cpu|R_ctrl_logic~q  & ( !\plat|cpu|cpu|Add2~109_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_logic_result[21]~21_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_shift_rot_result [21])) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( !\plat|cpu|cpu|Add2~109_sumout  & ( (\plat|cpu|cpu|E_shift_rot_result [21] & \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [21]),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_logic_result[21]~21_combout ),
	.datae(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|cpu|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[21]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[21]~23 .lut_mask = 64'h030303F3F3F303F3;
defparam \plat|cpu|cpu|E_alu_result[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N49
dffeas \plat|cpu|cpu|W_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[21]~23_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[21]~21 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[21]~21_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [5] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & \plat|cpu|cpu|W_alu_result [21]))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte2_data [5] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [21] & !\plat|cpu|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [21]),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[21]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[21]~21 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu|cpu|W_rf_wr_data[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[13]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[13]~feeder_combout  = ( \plat|cpu|cpu|Add2~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[13]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N52
dffeas \plat|cpu|cpu|F_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[13]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~21_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N39
cyclonev_lcell_comb \plat|cpu|cpu|Add0~21 (
// Equation(s):
// \plat|cpu|cpu|Add0~21_sumout  = SUM(( \plat|cpu|cpu|F_pc [13] ) + ( GND ) + ( \plat|cpu|cpu|Add0~46  ))
// \plat|cpu|cpu|Add0~22  = CARRY(( \plat|cpu|cpu|F_pc [13] ) + ( GND ) + ( \plat|cpu|cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~21_sumout ),
	.cout(\plat|cpu|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~21 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[15]~7 (
// Equation(s):
// \plat|cpu|cpu|R_src1[15]~7_combout  = ( \plat|cpu|cpu|Add0~21_sumout  & ( ((!\plat|cpu|cpu|R_src1~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw [19]))) # (\plat|cpu|cpu|R_src1~0_combout ) ) ) # ( !\plat|cpu|cpu|Add0~21_sumout  & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (\plat|cpu|cpu|R_src1~1_combout  & (\plat|cpu|cpu|D_iw [19])))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu|cpu|D_iw [19]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[15]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[15]~7 .lut_mask = 64'h048C048C37BF37BF;
defparam \plat|cpu|cpu|R_src1[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \plat|cpu|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[15]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \plat|cpu|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[15]~5_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[16]~12 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[16]~12_combout  = ( \plat|cpu|cpu|E_shift_rot_result [15] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [17]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [15] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [17]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[16]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[16]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N20
dffeas \plat|cpu|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[16]~12_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[17]~16 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[17]~16_combout  = ( \plat|cpu|cpu|E_shift_rot_result [18] & ( (\plat|cpu|cpu|E_shift_rot_result [16]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [18] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [16]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[17]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[17]~16 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N38
dffeas \plat|cpu|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[17]~16_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N8
dffeas \plat|cpu|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[19]~20_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[18]~18 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout  = (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu|cpu|E_shift_rot_result [17])) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu|cpu|E_shift_rot_result [19])))

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [17]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[18]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[18]~18 .lut_mask = 64'h4747474747474747;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N58
dffeas \plat|cpu|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[19]~20 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[19]~20_combout  = ( \plat|cpu|cpu|E_shift_rot_result [18] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [20]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [18] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [20]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[19]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[19]~20 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N7
dffeas \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[19]~20_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout  = ( \plat|cpu|cpu|E_shift_rot_result [21] & ( (\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [21] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N56
dffeas \plat|cpu|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[20]~22 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[20]~22_combout  = ( \plat|cpu|cpu|R_logic_op [0] & ( (!\plat|cpu|cpu|R_logic_op [1] & (\plat|cpu|cpu|E_src2 [20] & \plat|cpu|cpu|E_src1 [20])) # (\plat|cpu|cpu|R_logic_op [1] & (!\plat|cpu|cpu|E_src2 [20] $ 
// (!\plat|cpu|cpu|E_src1 [20]))) ) ) # ( !\plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|R_logic_op [1] $ (((\plat|cpu|cpu|E_src1 [20]) # (\plat|cpu|cpu|E_src2 [20]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [20]),
	.datad(!\plat|cpu|cpu|E_src1 [20]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[20]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[20]~22 .lut_mask = 64'hA555A555055A055A;
defparam \plat|cpu|cpu|E_logic_result[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[20]~24 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[20]~24_combout  = ( \plat|cpu|cpu|Add2~113_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[20]~22_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [20])))) ) ) # ( !\plat|cpu|cpu|Add2~113_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// ((\plat|cpu|cpu|E_logic_result[20]~22_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [20])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [20]),
	.datad(!\plat|cpu|cpu|E_logic_result[20]~22_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[20]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[20]~24 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|E_alu_result[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N8
dffeas \plat|cpu|cpu|W_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[20]~24_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[20]~22 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[20]~22_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result [20] & ( \plat|cpu|cpu|av_ld_byte2_data [4] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result [20] & ( 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|W_alu_result [20] & ( \plat|cpu|cpu|av_ld_byte2_data [4] ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte2_data [4]),
	.datab(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|W_alu_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[20]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[20]~22 .lut_mask = 64'h00005555C0C05555;
defparam \plat|cpu|cpu|W_rf_wr_data[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[3]~2 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[3]~2_combout  = ( \plat|cpu|cpu|D_iw [9] & ( ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw 
// [21]))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|cpu|cpu|D_iw [9] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # 
// (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[3]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[3]~2 .lut_mask = 64'h02A202A257F757F7;
defparam \plat|cpu|cpu|R_src2_hi[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \plat|cpu|cpu|E_src2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[19]~15 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[19]~15_combout  = (!\plat|cpu|cpu|E_src2 [19] & ((!\plat|cpu|cpu|R_logic_op [1] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [19])) # (\plat|cpu|cpu|R_logic_op [1] & ((\plat|cpu|cpu|E_src1 [19]))))) # 
// (\plat|cpu|cpu|E_src2 [19] & (!\plat|cpu|cpu|R_logic_op [1] $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [19])))))

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|R_logic_op [1]),
	.datac(!\plat|cpu|cpu|E_src2 [19]),
	.datad(!\plat|cpu|cpu|E_src1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[19]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[19]~15 .lut_mask = 64'h8336833683368336;
defparam \plat|cpu|cpu|E_logic_result[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[19]~18 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[19]~18_combout  = ( \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~89_sumout  & ( ((!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[19]~15_combout )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~89_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # 
// (\plat|cpu|cpu|E_logic_result[19]~15_combout ))) ) ) ) # ( \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~89_sumout  & ( ((\plat|cpu|cpu|E_logic_result[19]~15_combout  & \plat|cpu|cpu|R_ctrl_logic~q )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~89_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_logic_result[19]~15_combout  & 
// \plat|cpu|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|E_logic_result[19]~15_combout ),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[19]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[19]~18 .lut_mask = 64'h02025757A2A2F7F7;
defparam \plat|cpu|cpu|E_alu_result[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N40
dffeas \plat|cpu|cpu|W_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[19]~18_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout  = ( \plat|cpu|cpu|av_ld_byte3_data [3] & ( (\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout ) ) ) # ( !\plat|cpu|cpu|av_ld_byte3_data [3] & ( (!\plat|cpu|cpu|LessThan0~0_combout  
// & \plat|cpu|cpu|av_fill_bit~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12 .lut_mask = 64'h2222222277777777;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[19]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[19]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N5
dffeas \plat|cpu|cpu|d_writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [19]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [19]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( ((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  
// & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & 
// (((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )) # (\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) # 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )) # (\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4 .lut_mask = 64'h005503570C5D0F5F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N13
dffeas \plat|cpu|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[19]~16 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[19]~16_combout  = ( \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu|cpu|av_ld_byte2_data [3] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu|cpu|av_ld_byte2_data [3] & ( 
// ((\plat|cpu|cpu|W_alu_result [19] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q )) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu|cpu|av_ld_byte2_data [3] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [19] 
// & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|W_alu_result [19]),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[19]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[19]~16 .lut_mask = 64'h2020000075755555;
defparam \plat|cpu|cpu|W_rf_wr_data[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[26]~6 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[26]~6_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu|cpu|D_ctrl_mem16~1_combout )) # 
// (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & 
// (!\plat|cpu|cpu|D_ctrl_mem16~1_combout ))) ) )

	.dataa(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[26]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[26]~6 .lut_mask = 64'h04F404F407F707F7;
defparam \plat|cpu|cpu|E_st_data[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N20
dffeas \plat|cpu|cpu|d_writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [26]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y8_N13
dffeas \plat|cpu|cpu|W_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [26]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~17_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  & ( 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\plat|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 64'h0003000330333033;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N37
dffeas \plat|cpu|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte3_data [2]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_ld_byte3_data [2]) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|av_ld_byte3_data [2]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[18]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[18]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \plat|cpu|cpu|d_writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [18]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [18]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( 
// (!\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) # (\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & 
// (((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )) # (\plat|cpu|cpu|av_ld_aligning_data~q ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) # 
// (\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & (((\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )) # (\plat|cpu|cpu|av_ld_aligning_data~q ))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( (\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & \plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datad(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3 .lut_mask = 64'h005503570C5D0F5F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N37
dffeas \plat|cpu|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[18]~16 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[18]~16_combout  = ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|E_src1 [18] $ (!\plat|cpu|cpu|E_src2 [18]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|R_logic_op [0] & ( (\plat|cpu|cpu|E_src1 [18] & \plat|cpu|cpu|E_src2 [18]) ) ) ) # ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [0] & ( (\plat|cpu|cpu|E_src2 [18]) # (\plat|cpu|cpu|E_src1 [18]) ) ) ) # ( 
// !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [0] & ( (!\plat|cpu|cpu|E_src1 [18] & !\plat|cpu|cpu|E_src2 [18]) ) ) )

	.dataa(!\plat|cpu|cpu|E_src1 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src2 [18]),
	.datae(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[18]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[18]~16 .lut_mask = 64'hAA0055FF005555AA;
defparam \plat|cpu|cpu|E_logic_result[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[18]~19 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[18]~19_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~93_sumout  & ( \plat|cpu|cpu|E_shift_rot_result [18] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~93_sumout  
// & ( (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[18]~16_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~93_sumout  & ( \plat|cpu|cpu|E_shift_rot_result [18] ) ) ) # ( 
// !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~93_sumout  & ( (\plat|cpu|cpu|R_ctrl_logic~q  & \plat|cpu|cpu|E_logic_result[18]~16_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [18]),
	.datac(!\plat|cpu|cpu|E_logic_result[18]~16_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[18]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[18]~19 .lut_mask = 64'h05053333AFAF3333;
defparam \plat|cpu|cpu|E_alu_result[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N55
dffeas \plat|cpu|cpu|W_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[18]~19_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N57
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[18]~17 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[18]~17_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result [18] & ( \plat|cpu|cpu|av_ld_byte2_data [2] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result [18] & ( 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|W_alu_result [18] & ( \plat|cpu|cpu|av_ld_byte2_data [2] ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte2_data [2]),
	.datab(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|W_alu_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[18]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[18]~17 .lut_mask = 64'h00005555C0C05555;
defparam \plat|cpu|cpu|W_rf_wr_data[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[1]~4 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[1]~4_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [7])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// ((\plat|cpu|cpu|R_src2_use_imm~q )))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [7])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|D_iw [21]),
	.datac(!\plat|cpu|cpu|D_iw [7]),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[1]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[1]~4 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu|cpu|R_src2_hi[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \plat|cpu|cpu|E_src2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[17]~17 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[17]~17_combout  = (!\plat|cpu|cpu|E_src2 [17] & ((!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [17])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 
// [17]))))) # (\plat|cpu|cpu|E_src2 [17] & (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [17])))))

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_src2 [17]),
	.datad(!\plat|cpu|cpu|E_src1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[17]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[17]~17 .lut_mask = 64'h8336833683368336;
defparam \plat|cpu|cpu|E_logic_result[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N37
dffeas \plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[17]~16_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[17]~20 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[17]~20_combout  = ( \plat|cpu|cpu|Add2~97_sumout  & ( \plat|cpu|cpu|R_ctrl_logic~q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_logic_result[17]~17_combout )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|Add2~97_sumout  & ( \plat|cpu|cpu|R_ctrl_logic~q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_logic_result[17]~17_combout )) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu|cpu|Add2~97_sumout  & ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|Add2~97_sumout  & ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// \plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_logic_result[17]~17_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|Add2~97_sumout ),
	.dataf(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[17]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[17]~20 .lut_mask = 64'h0055AAFF0A5F0A5F;
defparam \plat|cpu|cpu|E_alu_result[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N5
dffeas \plat|cpu|cpu|W_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[17]~20_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte3_data [1]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( (\plat|cpu|cpu|av_ld_byte3_data 
// [1] & \plat|cpu|cpu|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|av_ld_byte3_data [1]),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[17]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[17]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N50
dffeas \plat|cpu|cpu|d_writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [17]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [17]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2_combout  = ( \plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// (\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout  & ((\plat|cpu|cpu|av_ld_aligning_data~q )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )) # 
// (\plat|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( 
// ((\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout  & ((\plat|cpu|cpu|av_ld_aligning_data~q )))) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( (\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout  & \plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~10_combout ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datad(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2 .lut_mask = 64'h0033053755770537;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N37
dffeas \plat|cpu|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[17]~18 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[17]~18_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [1] & ( ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & \plat|cpu|cpu|W_alu_result [17]))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte2_data [1] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & \plat|cpu|cpu|W_alu_result [17]))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|W_alu_result [17]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[17]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[17]~18 .lut_mask = 64'h0080008055D555D5;
defparam \plat|cpu|cpu|W_rf_wr_data[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[0]~0 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[0]~0_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # ((\plat|cpu|cpu|D_iw [21])))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [6])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu|cpu|D_iw [21])))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [6])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [6]),
	.datad(!\plat|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[0]~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src2_hi[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N14
dffeas \plat|cpu|cpu|E_src2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_no_crst_nxt[14]~0 (
// Equation(s):
// \plat|cpu|cpu|F_pc_no_crst_nxt[14]~0_combout  = ( \plat|cpu|cpu|Add2~49_sumout  & ( (\plat|cpu|cpu|F_pc_sel_nxt~0_combout  & (!\plat|cpu|cpu|Add0~49_sumout  & \plat|cpu|cpu|F_pc_sel_nxt.10~0_combout )) ) ) # ( !\plat|cpu|cpu|Add2~49_sumout  & ( 
// (\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ) # (!\plat|cpu|cpu|Add0~49_sumout ))) ) )

	.dataa(!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Add0~49_sumout ),
	.datad(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_no_crst_nxt[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[14]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[14]~0 .lut_mask = 64'h00FA00FA00500050;
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \plat|cpu|cpu|F_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc_no_crst_nxt[14]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \plat|cpu|cpu|Add0~49 (
// Equation(s):
// \plat|cpu|cpu|Add0~49_sumout  = SUM(( !\plat|cpu|cpu|F_pc [14] ) + ( GND ) + ( \plat|cpu|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~49 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \plat|cpu|cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[16]~14 (
// Equation(s):
// \plat|cpu|cpu|R_src1[16]~14_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ( \plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|Add0~49_sumout  ) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ( \plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|Add0~49_sumout  ) ) ) # ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & 
// ( !\plat|cpu|cpu|R_src1~0_combout  & ( (!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw [20]) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ( !\plat|cpu|cpu|R_src1~0_combout  & ( 
// (\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw [20]) ) ) )

	.dataa(!\plat|cpu|cpu|Add0~49_sumout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [20]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.dataf(!\plat|cpu|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[16]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[16]~14 .lut_mask = 64'h0303CFCF55555555;
defparam \plat|cpu|cpu|R_src1[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \plat|cpu|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[16]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[16]~12 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[16]~12_combout  = ( \plat|cpu|cpu|E_src2 [16] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [16]))) ) ) # ( !\plat|cpu|cpu|E_src2 [16] & ( (!\plat|cpu|cpu|E_src1 
// [16] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src1 [16] & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [16]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[16]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[16]~12 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \plat|cpu|cpu|E_logic_result[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[16]~13 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[16]~13_combout  = ( \plat|cpu|cpu|Add2~49_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[16]~12_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [16])))) ) ) # ( !\plat|cpu|cpu|Add2~49_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// (\plat|cpu|cpu|E_logic_result[16]~12_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [16])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[16]~12_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [16]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[16]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[16]~13 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|E_alu_result[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N17
dffeas \plat|cpu|cpu|W_alu_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[16]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  = ( \plat|cpu|cpu|av_ld_byte3_data [0] & ( \plat|cpu|cpu|av_fill_bit~0_combout  ) ) # ( !\plat|cpu|cpu|av_ld_byte3_data [0] & ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|cpu|cpu|LessThan0~0_combout  ) 
// ) ) # ( \plat|cpu|cpu|av_ld_byte3_data [0] & ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_ld_byte3_data [0]),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[16]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[16]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N41
dffeas \plat|cpu|cpu|d_writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [16]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [16]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  & ( 
// (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  & 
// ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # ((\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  & ( (\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  & \plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout ),
	.datad(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'h000F444F111F555F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N1
dffeas \plat|cpu|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[16]~15 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[16]~15_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte2_data [0] ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte2_data [0] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & 
// (\plat|cpu|cpu|W_alu_result[16]~DUPLICATE_q  & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|av_ld_byte2_data [0] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result[16]~DUPLICATE_q  & 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\plat|cpu|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[16]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[16]~15 .lut_mask = 64'h202000002020FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[31]~3 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[31]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [31]))) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[31]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[31]~3 .lut_mask = 64'h01450145ABEFABEF;
defparam \plat|cpu|cpu|E_st_data[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N20
dffeas \plat|cpu|cpu|d_writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[31]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [31]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [31]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~14_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\plat|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout  & ( 
// (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout )) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 64'h0202020213131313;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N40
dffeas \plat|cpu|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|av_ld_byte3_data [7] ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|av_ld_byte3_data [7] & ( \plat|cpu|cpu|LessThan0~0_combout  ) 
// ) ) # ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|cpu|cpu|av_ld_byte3_data [7] & ( !\plat|cpu|cpu|LessThan0~0_combout  ) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[23]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[23]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N11
dffeas \plat|cpu|cpu|d_writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [23]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [23]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  & ( ((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  
// & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout )) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout )))) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # ((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data_nxt[7]~9_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1 .lut_mask = 64'h000F444F111F555F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N44
dffeas \plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE_q  ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|LessThan0~0_combout  ) ) ) # ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE_q  & ( !\plat|cpu|cpu|LessThan0~0_combout  ) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[15]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[15]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \plat|cpu|cpu|d_writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en[1]~1_combout  = ( \plat|cpu|cpu|Add2~61_sumout  & ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  $ (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) ) ) # ( !\plat|cpu|cpu|Add2~61_sumout  & ( ((\plat|cpu|cpu|Add2~69_sumout ) # 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout )) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Add2~69_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h77FF77FF66666666;
defparam \plat|cpu|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N29
dffeas \plat|cpu|cpu|d_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [15]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [15]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( 
// (!\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout  & (((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout  & 
// (((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )) # (\plat|cpu|cpu|av_ld_aligning_data~q ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout  & (((\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )))) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout  & (((\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout )) # (\plat|cpu|cpu|av_ld_aligning_data~q ))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( (\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout  & \plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~10_combout ),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2 .lut_mask = 64'h1111111F11F111FF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte0_data[6]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte0_data[6]~0_combout  = ( \plat|cpu|cpu|W_alu_result [1] & ( \plat|cpu|cpu|av_ld_aligning_data~q  & ( (!\plat|cpu|cpu|av_ld_align_cycle [1]) # ((\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q  & !\plat|cpu|cpu|av_ld_align_cycle [0])) ) ) 
// ) # ( !\plat|cpu|cpu|W_alu_result [1] & ( \plat|cpu|cpu|av_ld_aligning_data~q  & ( (!\plat|cpu|cpu|av_ld_align_cycle [1] & (\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q  & !\plat|cpu|cpu|av_ld_align_cycle [0])) ) ) ) # ( \plat|cpu|cpu|W_alu_result [1] & ( 
// !\plat|cpu|cpu|av_ld_aligning_data~q  ) ) # ( !\plat|cpu|cpu|W_alu_result [1] & ( !\plat|cpu|cpu|av_ld_aligning_data~q  ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.datac(!\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datae(!\plat|cpu|cpu|W_alu_result [1]),
	.dataf(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[6]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte0_data[6]~0 .lut_mask = 64'hFFFFFFFF0C00CFCC;
defparam \plat|cpu|cpu|av_ld_byte0_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_en~0_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~0_combout  & ( (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ) ) ) # ( !\plat|cpu|cpu|D_ctrl_mem16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \plat|cpu|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N52
dffeas \plat|cpu|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[15]~8 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[15]~8_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte1_data [7]) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (\plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_br_cmp~q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte1_data [7])))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data [7]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[15]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[15]~8 .lut_mask = 64'h4703470303030303;
defparam \plat|cpu|cpu|W_rf_wr_data[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N47
dffeas \plat|cpu|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N20
dffeas \plat|cpu|cpu|E_src1[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[14]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[14]~11 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[14]~11_combout  = ( \plat|cpu|cpu|E_src1[14]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src2 [14]))) ) ) # ( !\plat|cpu|cpu|E_src1[14]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src2 [14])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src2 [14]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src2 [14]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[14]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[14]~11 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \plat|cpu|cpu|E_logic_result[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[14]~12 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[14]~12_combout  = ( \plat|cpu|cpu|Add2~45_sumout  & ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|cpu|cpu|E_shift_rot_result [14] ) ) ) # ( !\plat|cpu|cpu|Add2~45_sumout  & ( \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  
// & ( \plat|cpu|cpu|E_shift_rot_result [14] ) ) ) # ( \plat|cpu|cpu|Add2~45_sumout  & ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[14]~11_combout ) ) ) ) # ( 
// !\plat|cpu|cpu|Add2~45_sumout  & ( !\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( (\plat|cpu|cpu|E_logic_result[14]~11_combout  & \plat|cpu|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[14]~11_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [14]),
	.datae(!\plat|cpu|cpu|Add2~45_sumout ),
	.dataf(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[14]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[14]~12 .lut_mask = 64'h0505F5F500FF00FF;
defparam \plat|cpu|cpu|E_alu_result[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N4
dffeas \plat|cpu|cpu|W_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[14]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[14]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N35
dffeas \plat|cpu|cpu|d_writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [14]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte2_data [6]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_ld_byte2_data [6]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datac(!\plat|cpu|cpu|av_ld_byte2_data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [14]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8_combout  = ( \plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout )) # 
// (\plat|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( ((\plat|cpu|cpu|av_ld_aligning_data~q  
// & \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( 
// (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout )) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datad(!\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~16_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8 .lut_mask = 64'h0033053755770537;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N49
dffeas \plat|cpu|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[14]~14 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[14]~14_combout  = ( \plat|cpu|cpu|av_ld_byte1_data [6] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & \plat|cpu|cpu|W_alu_result [14]))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte1_data [6] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [14] & !\plat|cpu|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [14]),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[14]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[14]~14 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu|cpu|W_rf_wr_data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[29]~7 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[29]~7_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( 
// (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout )) ) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout ))) ) ) ) # ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [29])) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[29]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[29]~7 .lut_mask = 64'h0404AEAE1515BFBF;
defparam \plat|cpu|cpu|E_st_data[29]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N8
dffeas \plat|cpu|cpu|d_writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[29]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [29]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [29]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~18_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ))) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  & ( 
// (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout )) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 64'h000500050A0F0A0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N16
dffeas \plat|cpu|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte3_data [5]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( (\plat|cpu|cpu|av_ld_byte3_data 
// [5] & \plat|cpu|cpu|LessThan0~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte3_data [5]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14 .lut_mask = 64'h0505F5F50505F5F5;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[21]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[21]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \plat|cpu|cpu|d_writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [21]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [21]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N24
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( ((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  
// & ( (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout )))) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout )) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ))) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout ) ) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~14_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6 .lut_mask = 64'h00330A3B05370F3F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N25
dffeas \plat|cpu|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte2_data [5]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_ld_byte2_data [5]) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|av_ld_byte2_data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[13]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[13]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[13]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|cpu|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N32
dffeas \plat|cpu|cpu|d_writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [13]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [13]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( 
// (!\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout  & (((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0])))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout  & 
// (((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout  & (((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & \plat|ram|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout  & (((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & \plat|ram|the_altsyncram|auto_generated|address_reg_a [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q ))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout  & \plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~15_combout ),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7 .lut_mask = 64'h1111111F1F111F1F;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[13]~13 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[13]~13_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result [13] & ( \plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result [13] & ( 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|W_alu_result [13] & ( \plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|av_ld_byte1_data[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[13]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[13]~13 .lut_mask = 64'h00003333F0003333;
defparam \plat|cpu|cpu|W_rf_wr_data[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N50
dffeas \plat|cpu|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \plat|cpu|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[1]~15_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[0]~17 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[0]~17_combout  = ( \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [1]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [1]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[0]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[0]~17 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[0]~17_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[0]~16 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[0]~16_combout  = ( \plat|cpu|cpu|Add2~69_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( ((!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q )) # 
// (\plat|cpu|cpu|E_logic_result[0]~31_combout ) ) ) ) # ( !\plat|cpu|cpu|Add2~69_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( ((\plat|cpu|cpu|E_logic_result[0]~31_combout  & \plat|cpu|cpu|R_ctrl_logic~q )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( \plat|cpu|cpu|Add2~69_sumout  & ( !\plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # 
// (\plat|cpu|cpu|E_logic_result[0]~31_combout ))) ) ) ) # ( !\plat|cpu|cpu|Add2~69_sumout  & ( !\plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( (\plat|cpu|cpu|E_logic_result[0]~31_combout  & (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// \plat|cpu|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[0]~31_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Add2~69_sumout ),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[0]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[0]~16 .lut_mask = 64'h0404C4C43737F7F7;
defparam \plat|cpu|cpu|E_alu_result[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \plat|cpu|cpu|W_alu_result[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|LessThan0~0 (
// Equation(s):
// \plat|cpu|cpu|LessThan0~0_combout  = ( \plat|cpu|cpu|av_ld_align_cycle [1] & ( (\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q  & (!\plat|cpu|cpu|av_ld_align_cycle [0] & \plat|cpu|cpu|W_alu_result [1])) ) ) # ( !\plat|cpu|cpu|av_ld_align_cycle [1] & ( 
// ((\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q  & !\plat|cpu|cpu|av_ld_align_cycle [0])) # (\plat|cpu|cpu|W_alu_result [1]) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[0]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|LessThan0~0 .extended_lut = "off";
defparam \plat|cpu|cpu|LessThan0~0 .lut_mask = 64'h44FF44FF00440044;
defparam \plat|cpu|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N45
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|av_ld_byte3_data [4] ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|av_ld_byte3_data [4] & ( \plat|cpu|cpu|LessThan0~0_combout  ) 
// ) ) # ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|cpu|cpu|av_ld_byte3_data [4] & ( !\plat|cpu|cpu|LessThan0~0_combout  ) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[20]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[20]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \plat|cpu|cpu|d_writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [20]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [20]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N18
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( ((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  
// & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout )) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout )))) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # ((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~13_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5 .lut_mask = 64'h0033507305375577;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N19
dffeas \plat|cpu|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte2_data [4]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( (\plat|cpu|cpu|av_ld_byte2_data 
// [4] & \plat|cpu|cpu|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|av_ld_byte2_data [4]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14 .lut_mask = 64'h00330033FF33FF33;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[12]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[12]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \plat|cpu|cpu|d_writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [12]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [12]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N33
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  & ( 
// (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q ))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  & 
// ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q ))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # ((\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  & ( (\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout  & \plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~14_combout ),
	.datac(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 .lut_mask = 64'h0303570303575757;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N35
dffeas \plat|cpu|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N12
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[12]~12 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[12]~12_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  & ( \plat|cpu|cpu|av_ld_byte1_data [4] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & !\plat|cpu|cpu|R_ctrl_br_cmp~q ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  & ( \plat|cpu|cpu|av_ld_byte1_data [4] ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data [4]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[12]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[12]~12 .lut_mask = 64'h00000F0FCC000F0F;
defparam \plat|cpu|cpu|W_rf_wr_data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[4]~4 (
// Equation(s):
// \plat|cpu|cpu|R_src1[4]~4_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (((!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw[8]~DUPLICATE_q )))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|Add0~9_sumout )) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|D_iw[8]~DUPLICATE_q  & 
// \plat|cpu|cpu|R_src1~1_combout )))) # (\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|Add0~9_sumout )) ) )

	.dataa(!\plat|cpu|cpu|Add0~9_sumout ),
	.datab(!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_src1~1_combout ),
	.datad(!\plat|cpu|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[4]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[4]~4 .lut_mask = 64'h03550355F355F355;
defparam \plat|cpu|cpu|R_src1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N38
dffeas \plat|cpu|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \plat|cpu|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[4]~2 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[4]~2_combout  = ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|cpu|cpu|E_src1 [4] & ( (!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src2 [4]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|E_src1 [4] & ( (\plat|cpu|cpu|R_logic_op [0] & \plat|cpu|cpu|E_src2 [4]) ) ) ) # ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|E_src1 [4] & ( \plat|cpu|cpu|E_src2 [4] ) ) ) # ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// !\plat|cpu|cpu|E_src1 [4] & ( (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src2 [4]) ) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [4]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|E_src1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[4]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[4]~2 .lut_mask = 64'hA0A00F0F0505FAFA;
defparam \plat|cpu|cpu|E_logic_result[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[4]~3 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[4]~3_combout  = ( \plat|cpu|cpu|E_logic_result[4]~2_combout  & ( \plat|cpu|cpu|Add2~9_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result [4]) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[4]~2_combout  & ( \plat|cpu|cpu|Add2~9_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result [4])) ) 
// ) ) # ( \plat|cpu|cpu|E_logic_result[4]~2_combout  & ( !\plat|cpu|cpu|Add2~9_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result 
// [4])) ) ) ) # ( !\plat|cpu|cpu|E_logic_result[4]~2_combout  & ( !\plat|cpu|cpu|Add2~9_sumout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & \plat|cpu|cpu|E_shift_rot_result [4]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [4]),
	.datad(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datae(!\plat|cpu|cpu|E_logic_result[4]~2_combout ),
	.dataf(!\plat|cpu|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[4]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[4]~3 .lut_mask = 64'h030303CFCF03CFCF;
defparam \plat|cpu|cpu|E_alu_result[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N37
dffeas \plat|cpu|cpu|W_alu_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N16
dffeas \plat|cpu|cpu|W_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[16]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~1_combout  = ( !\plat|cpu|cpu|W_alu_result [13] & ( (\plat|cpu|cpu|W_alu_result [16] & \plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [16]),
	.datad(!\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~1 .lut_mask = 64'h000F000F00000000;
defparam \plat|mm_interconnect_0|router|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~2_combout  = ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( \plat|mm_interconnect_0|router|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|router|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~2_combout  ) ) # ( 
// !\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~2_combout  & ( (!\plat|cpu|cpu|W_alu_result [7] & (((!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q 
// )))) # (\plat|cpu|cpu|W_alu_result [7] & (((\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ) # (\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q )) # (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [7]),
	.datac(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000D333FFFF;
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N45
cyclonev_lcell_comb \plat|ram|wren~0 (
// Equation(s):
// \plat|ram|wren~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) 
// # (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram|wren~0 .extended_lut = "off";
defparam \plat|ram|wren~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \plat|ram|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[11]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[11]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N53
dffeas \plat|cpu|cpu|d_writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [11]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte2_data [3]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_ld_byte2_data [3]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datac(!\plat|cpu|cpu|av_ld_byte2_data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [11]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5_combout  = ( \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout )))) # (\plat|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout  & ( 
// \plat|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout 
// ))) ) ) ) # ( \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// \plat|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ))) # (\plat|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\plat|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datae(!\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~13_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5 .lut_mask = 64'h0003555730337577;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \plat|cpu|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[11]~11 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[11]~11_combout  = ( \plat|cpu|cpu|av_ld_byte1_data [3] & ( ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [11] & !\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte1_data [3] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [11] & !\plat|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [11]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[11]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[11]~11 .lut_mask = 64'h080008003B333B33;
defparam \plat|cpu|cpu|W_rf_wr_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N11
dffeas \plat|cpu|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[10]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[10]~7 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[10]~7_combout  = ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src1[10]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [10])) # (\plat|cpu|cpu|E_src1[10]~DUPLICATE_q  & ((!\plat|cpu|cpu|E_src2 [10]) # 
// (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src1[10]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 [10] & !\plat|cpu|cpu|R_logic_op [0])) # (\plat|cpu|cpu|E_src1[10]~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_src2 [10] & \plat|cpu|cpu|R_logic_op [0])) ) )

	.dataa(!\plat|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [10]),
	.datad(!\plat|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[10]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[10]~7 .lut_mask = 64'hA005A0055F5A5F5A;
defparam \plat|cpu|cpu|E_logic_result[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[10]~8 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[10]~8_combout  = ( \plat|cpu|cpu|E_logic_result[10]~7_combout  & ( \plat|cpu|cpu|Add2~29_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result [10]) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[10]~7_combout  & ( \plat|cpu|cpu|Add2~29_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result 
// [10])) ) ) ) # ( \plat|cpu|cpu|E_logic_result[10]~7_combout  & ( !\plat|cpu|cpu|Add2~29_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_shift_rot_result [10])) ) ) ) # ( !\plat|cpu|cpu|E_logic_result[10]~7_combout  & ( !\plat|cpu|cpu|Add2~29_sumout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & \plat|cpu|cpu|E_shift_rot_result [10]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [10]),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_logic_result[10]~7_combout ),
	.dataf(!\plat|cpu|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[10]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[10]~8 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \plat|cpu|cpu|E_alu_result[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N47
dffeas \plat|cpu|cpu|W_alu_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N45
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[10]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[10]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N47
dffeas \plat|cpu|cpu|d_writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [10]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N36
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte2_data [2]) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_ld_byte2_data [2]) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|av_ld_byte2_data [2]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [10]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N0
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4_combout  = ( \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// ((\plat|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout  & ( 
// \plat|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ((\plat|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a 
// [0]))) ) ) ) # ( \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout 
//  & \plat|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ))) # (\plat|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( 
// (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & \plat|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout )) ) ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datae(!\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~12_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4 .lut_mask = 64'h000A333B050F373F;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N1
dffeas \plat|cpu|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[10]~10 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[10]~10_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte1_data [2] ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte1_data [2] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & 
// (\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q  & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|av_ld_byte1_data [2] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q  & 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[10]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[10]~10 .lut_mask = 64'h0C0000000C00FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N1
dffeas \plat|cpu|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[9]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[9]~6 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[9]~6_combout  = ( \plat|cpu|cpu|E_src2 [9] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src1 [9]) # (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|E_src2 [9] & ( (!\plat|cpu|cpu|E_src1 [9] & 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & !\plat|cpu|cpu|R_logic_op [0])) # (\plat|cpu|cpu|E_src1 [9] & (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) ) )

	.dataa(!\plat|cpu|cpu|E_src1 [9]),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[9]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[9]~6 .lut_mask = 64'h9191919136363636;
defparam \plat|cpu|cpu|E_logic_result[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N4
dffeas \plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[9]~6_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[9]~7 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[9]~7_combout  = ( \plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~25_sumout  & ( ((!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[9]~6_combout )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~25_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # 
// (\plat|cpu|cpu|E_logic_result[9]~6_combout ))) ) ) ) # ( \plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~25_sumout  & ( ((\plat|cpu|cpu|R_ctrl_logic~q  & \plat|cpu|cpu|E_logic_result[9]~6_combout )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~25_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// \plat|cpu|cpu|E_logic_result[9]~6_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[9]~6_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[9]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[9]~7 .lut_mask = 64'h020257578A8ADFDF;
defparam \plat|cpu|cpu|E_alu_result[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N55
dffeas \plat|cpu|cpu|W_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [1] & ( \plat|cpu|cpu|av_fill_bit~0_combout  ) ) # ( !\plat|cpu|cpu|av_ld_byte2_data [1] & ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|cpu|cpu|LessThan0~0_combout  
// ) ) ) # ( \plat|cpu|cpu|av_ld_byte2_data [1] & ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_ld_byte2_data [1]),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[9]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N44
dffeas \plat|cpu|cpu|d_writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [9]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [9]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  & ( ((\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  
// & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout ))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # ((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout )))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  & ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout ))) # 
// (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout )) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~11_combout ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 .lut_mask = 64'h0303035757035757;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \plat|cpu|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[9]~9 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[9]~9_combout  = ( \plat|cpu|cpu|av_ld_byte1_data [1] & ( ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [9] & !\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte1_data [1] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [9] & !\plat|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [9]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[9]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[9]~9 .lut_mask = 64'h080008005D555D55;
defparam \plat|cpu|cpu|W_rf_wr_data[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[7]~5 (
// Equation(s):
// \plat|cpu|cpu|R_src1[7]~5_combout  = ( \plat|cpu|cpu|Add0~13_sumout  & ( ((!\plat|cpu|cpu|R_src1~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw [11]))) # (\plat|cpu|cpu|R_src1~0_combout ) ) ) # ( !\plat|cpu|cpu|Add0~13_sumout  & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (\plat|cpu|cpu|R_src1~1_combout  & (\plat|cpu|cpu|D_iw [11])))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[7]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[7]~5 .lut_mask = 64'h048C048C37BF37BF;
defparam \plat|cpu|cpu|R_src1[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N35
dffeas \plat|cpu|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N46
dffeas \plat|cpu|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[7]~3_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[8]~4 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[8]~4_combout  = ( \plat|cpu|cpu|E_shift_rot_result [7] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [9]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [7] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [9]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[8]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[8]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \plat|cpu|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[8]~4_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[9]~6 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[9]~6_combout  = ( \plat|cpu|cpu|E_shift_rot_result [8] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [10]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [8] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [10]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[9]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[9]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \plat|cpu|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[9]~6_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[10]~7 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout  = ( \plat|cpu|cpu|E_shift_rot_result [11] & ( (\plat|cpu|cpu|E_shift_rot_result [9]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [11] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [9]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[10]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[10]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N32
dffeas \plat|cpu|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.asdata(\plat|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[11]~8 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout  = ( \plat|cpu|cpu|E_shift_rot_result [12] & ( (\plat|cpu|cpu|E_shift_rot_result [10]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [12] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [10]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[11]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[11]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N34
dffeas \plat|cpu|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[11]~8 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[11]~8_combout  = ( \plat|cpu|cpu|E_src1 [11] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src2 [11]) # (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|E_src1 [11] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 [11] & !\plat|cpu|cpu|R_logic_op [0])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [11])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_src2 [11]),
	.datad(!\plat|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[11]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[11]~8 .lut_mask = 64'hC303C303333C333C;
defparam \plat|cpu|cpu|E_logic_result[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[11]~9 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[11]~9_combout  = ( \plat|cpu|cpu|Add2~33_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[11]~8_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [11])))) ) ) # ( !\plat|cpu|cpu|Add2~33_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|R_ctrl_logic~q  & 
// ((\plat|cpu|cpu|E_logic_result[11]~8_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [11])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [11]),
	.datad(!\plat|cpu|cpu|E_logic_result[11]~8_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[11]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[11]~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|E_alu_result[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \plat|cpu|cpu|W_alu_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \plat|cpu|cpu|W_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[15]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N56
dffeas \plat|cpu|cpu|W_alu_result[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~0_combout  = ( !\plat|cpu|cpu|W_alu_result[9]~DUPLICATE_q  & ( !\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  & ( (!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q  & 
// (!\plat|cpu|cpu|W_alu_result [15] & !\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result [15]),
	.datad(!\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|W_alu_result[9]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \plat|mm_interconnect_0|router|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal11~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal11~0_combout  = ( \plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & ( !\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|router|Equal0~0_combout  & (\plat|cpu|cpu|W_alu_result [7] & 
// (!\plat|cpu|cpu|W_alu_result [5] & \plat|mm_interconnect_0|router|Equal0~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datab(!\plat|cpu|cpu|W_alu_result [7]),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datae(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal11~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal11~0 .lut_mask = 64'h0000001000000000;
defparam \plat|mm_interconnect_0|router|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N1
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N59
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001014444;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N58
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0400040005000500;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N2
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \plat|seven_seg3|always0~0 (
// Equation(s):
// \plat|seven_seg3|always0~0_combout  = (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|always0~0 .extended_lut = "off";
defparam \plat|seven_seg3|always0~0 .lut_mask = 64'h0F000F000F000F00;
defparam \plat|seven_seg3|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N2
dffeas \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~15 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout  = ( \plat|mm_interconnect_0|router|Equal11~0_combout  & ( (\plat|seven_seg3|always0~0_combout  & (!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1] & 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|seven_seg3|always0~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~15 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~15 .lut_mask = 64'h0000000012001200;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( ((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout )) # (\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & (((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & \plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout )) # 
// (\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]))) # (\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h03AB03AB03FF03FF;
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N11
dffeas \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (((!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000F3C00000000;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & (\plat|mm_interconnect_0|router|Equal11~0_combout  & 
// \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0])) ) ) ) # ( \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal11~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFAA000AFFAA;
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal11~0_combout  & ( !\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N40
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~3 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~3_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|mm_interconnect_0|router|Equal0~1_combout  & !\plat|cpu|cpu|W_alu_result [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [7]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~3 .lut_mask = 64'h000000000F000F00;
defparam \plat|mm_interconnect_0|router|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~1_combout  = ( \plat|cpu|cpu|d_read~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal0~3_combout  & ( (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [6] & (\plat|cpu|cpu|W_alu_result 
// [5] & !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [6]),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~1 .lut_mask = 64'h0000000000000200;
defparam \plat|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N29
dffeas \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & ( (\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used 
// [0] & ((!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00AF00AFFFFFFFFF;
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N25
dffeas \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N2
dffeas \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1])))) ) ) # ( 
// !\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0010001001100110;
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N19
dffeas \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~16 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~16_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~1_combout  & ( 
// (!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # 
// (\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~16 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~16 .lut_mask = 64'h0000000000005900;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~16_combout  & ( (!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~16_combout  & ( (\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FA00FA0AFA0AFA;
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N28
dffeas \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0] & ( 
// !\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// !\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h1010000011110000;
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N1
dffeas \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( \plat|mm_interconnect_0|router|always1~1_combout  & ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used 
// [1] & (!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|btn_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_0_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000000000004800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N29
dffeas \plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N35
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~10 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~10 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~10 .lut_mask = 64'h0000000006000600;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  & ( ((\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  & ( (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h223322332F3F2F3F;
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N52
dffeas \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal10~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal10~0_combout  = ( \plat|cpu|cpu|W_alu_result [5] & ( (!\plat|cpu|cpu|W_alu_result [6] & \plat|cpu|cpu|W_alu_result [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [6]),
	.datad(!\plat|cpu|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal10~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal10~0 .lut_mask = 64'h0000000000F000F0;
defparam \plat|mm_interconnect_0|router|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal10~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal10~1_combout  = ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( (\plat|mm_interconnect_0|router|Equal0~0_combout  & (\plat|cpu|cpu|W_alu_result [7] & \plat|mm_interconnect_0|router|Equal0~1_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal10~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal10~1 .lut_mask = 64'h0000000000050005;
defparam \plat|mm_interconnect_0|router|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|router|Equal10~1_combout )))) ) ) # ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE02EE02EE;
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N49
dffeas \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( (\plat|mm_interconnect_0|router|Equal0~1_combout  & (\plat|cpu|cpu|W_alu_result [7] & 
// (\plat|mm_interconnect_0|router|Equal0~0_combout  & !\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datab(!\plat|cpu|cpu|W_alu_result [7]),
	.datac(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 .lut_mask = 64'h0000000001000100;
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000050501010000;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000045004500;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N34
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0])))) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0030003000600060;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N34
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & ( 
// (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N8
dffeas \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N46
dffeas \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout  & ( !\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ 
// (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N37
dffeas \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N55
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal9~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal9~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [7] & \plat|mm_interconnect_0|router|Equal0~0_combout )) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal9~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal9~1 .lut_mask = 64'h00000000000A000A;
defparam \plat|mm_interconnect_0|router|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~5 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~5_combout  = ( \plat|mm_interconnect_0|router|Equal9~1_combout  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\plat|cpu|cpu|d_read~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result [5] & 
// !\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datab(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~5 .lut_mask = 64'h0000000020002000;
defparam \plat|mm_interconnect_0|router|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout  = ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|always1~5_combout  & ( 
// (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & ((\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]) # 
// (\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1])))) ) ) ) # ( !\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|always1~5_combout  & ( 
// (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & ((!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]) # 
// (\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h000000000A02020A;
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout  = ( \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout  & ( !\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N47
dffeas \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~20 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~20_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|router|always1~5_combout  & ( (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter 
// [1] & (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]))))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~20 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~20 .lut_mask = 64'h0000000000003900;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~20_combout  & ( (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~20_combout  & ( (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FA00FA0AFA0AFA;
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N49
dffeas \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~8 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~5_combout  & ( (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used 
// [1] & (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .lut_mask = 64'h0000000000000880;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1] & 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout )) # (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1] & ((\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]))) ) ) # ( 
// !\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout  & !\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1])) # (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used 
// [0]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout ),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h30FF30FF303F303F;
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N7
dffeas \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0] & 
// \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout  & 
// \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout ),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h03FF03FF00F000F0;
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N37
dffeas \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\plat|cpu|cpu|d_read~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result [7] & 
// \plat|mm_interconnect_0|router|Equal0~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datab(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~0 .lut_mask = 64'h0000000000200020;
defparam \plat|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  = ( \plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [5])) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 .lut_mask = 64'h0000000000000404;
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0011001101000100;
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N37
dffeas \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 .lut_mask = 64'h1000100011001100;
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N41
dffeas \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = ( \plat|cpu|cpu|W_alu_result [5] & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [6] & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// \plat|mm_interconnect_0|router|always1~0_combout ))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [6]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 64'h0000000000010001;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_agent|m0_write (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_agent|m0_write~combout  = ( \plat|mm_interconnect_0|router|always1~0_combout  & ( !\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// (\plat|cpu|cpu|W_alu_result [6] & (\plat|cpu|cpu|W_alu_result [5] & \plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|cpu|cpu|W_alu_result [6]),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write .lut_mask = 64'h0000000100000000;
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~18 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout  = ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~combout  & ( (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0] & (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter 
// [1] & \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout )) ) ) # ( !\plat|mm_interconnect_0|btn_s1_agent|m0_write~combout  & ( (\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0] & 
// (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~18 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~18 .lut_mask = 64'h0050005000A000A0;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~22 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~22_combout  = ( !\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~22 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~22 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N16
dffeas \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cmd_demux|sink_ready~22_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N23
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N43
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & ( 
// (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0200020003000300;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ((\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001300130;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N46
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal8~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal8~0_combout  = ( \plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & ( !\plat|cpu|cpu|W_alu_result [6] & ( (\plat|mm_interconnect_0|router|Equal0~0_combout  & (\plat|cpu|cpu|W_alu_result [7] & 
// (\plat|mm_interconnect_0|router|Equal0~1_combout  & !\plat|cpu|cpu|W_alu_result [5]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datab(!\plat|cpu|cpu|W_alu_result [7]),
	.datac(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [5]),
	.datae(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|W_alu_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal8~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal8~0 .lut_mask = 64'h0000010000000000;
defparam \plat|mm_interconnect_0|router|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~12 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal8~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~12 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~12 .lut_mask = 64'h0000000000004080;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( ((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout )) # (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & (((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout )) # 
// (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]))) # (\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & (((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h222F222F333F333F;
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N28
dffeas \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ))))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000036003600;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|router|Equal8~0_combout )))) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE02EE02EE;
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N25
dffeas \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal8~0_combout  & ( !\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N22
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal9~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal9~0_combout  = ( \plat|cpu|cpu|W_alu_result [5] & ( !\plat|cpu|cpu|W_alu_result [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal9~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal9~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|mm_interconnect_0|router|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & ( (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000023002300;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ((\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]))) # 
// (\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001500150;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N31
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout )))) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0010001000E000E0;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N26
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~11 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  = ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ))) ) ) # ( 
// !\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~11 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~11 .lut_mask = 64'h0010001000200020;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & ( ((\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & ( (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00F300F355F755F7;
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|router|Equal9~0_combout  & 
// (\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout  & (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] & \plat|mm_interconnect_0|router|Equal9~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|router|Equal9~1_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0001FFFF0000F0F0;
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N1
dffeas \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|router|Equal0~0_combout  & \plat|cpu|cpu|W_alu_result [7]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [7]),
	.datae(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 .lut_mask = 64'h0000000000000008;
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout  = (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000F000F000F000F;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N25
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~2_combout  = ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~2 .lut_mask = 64'h8000800000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal13~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal13~0_combout  = ( \plat|cpu|cpu|W_alu_result [7] & ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal0~1_combout  & \plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|W_alu_result [7]),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal13~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal13~0 .lut_mask = 64'h0000000000000002;
defparam \plat|mm_interconnect_0|router|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N13
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000030301010000;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N59
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] & ( 
// !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0030000000330000;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N14
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \plat|seven_seg1|always0~0 (
// Equation(s):
// \plat|seven_seg1|always0~0_combout  = ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg1|always0~0 .extended_lut = "off";
defparam \plat|seven_seg1|always0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|seven_seg1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~13 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout  = ( \plat|mm_interconnect_0|router|Equal13~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1] & (\plat|seven_seg1|always0~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|seven_seg1|always0~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~13 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~13 .lut_mask = 64'h0000000002080208;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( ((\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ) ) ) # ( 
// !\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( (\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00DD00DD0FDF0FDF;
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N56
dffeas \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & 
// \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|router|Equal13~0_combout  & 
// (\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ))) # (\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal13~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h01FF01FF00CC00CC;
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal13~0_combout  & ( !\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ))))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h010E010E00000000;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N4
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N8
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal14~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal14~0_combout  = ( \plat|cpu|cpu|W_alu_result [5] & ( \plat|cpu|cpu|W_alu_result [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal14~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal14~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|router|Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal14~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal14~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|Equal0~1_combout  & (\plat|cpu|cpu|W_alu_result [7] & 
// \plat|mm_interconnect_0|router|Equal14~0_combout ))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|mm_interconnect_0|router|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal14~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal14~1 .lut_mask = 64'h0000000000010001;
defparam \plat|mm_interconnect_0|router|Equal14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|router|Equal14~1_combout  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]))))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|router|Equal14~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 .lut_mask = 64'h0065006500000000;
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & 
// (((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ))) # 
// (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & (((\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0])))) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & ( 
// (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CF50DF50DF;
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N53
dffeas \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout )))) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & ( 
// (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FC00FC04FC04FC;
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N49
dffeas \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \plat|seven_seg0|always0~1 (
// Equation(s):
// \plat|seven_seg0|always0~1_combout  = ( \plat|cpu|cpu|W_alu_result [7] & ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (\plat|mm_interconnect_0|router|Equal14~0_combout  & (\plat|mm_interconnect_0|router|Equal0~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & \plat|cpu|cpu|W_alu_result [4]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal14~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|cpu|cpu|W_alu_result [4]),
	.datae(!\plat|cpu|cpu|W_alu_result [7]),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|always0~1 .extended_lut = "off";
defparam \plat|seven_seg0|always0~1 .lut_mask = 64'h0000000000000010;
defparam \plat|seven_seg0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout  = ( \plat|seven_seg0|always0~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000045004500;
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout  = ( \plat|seven_seg0|always0~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ((\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]))) # 
// (\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000010A010A;
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|seven_seg0|always0~1_combout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000010401040;
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal12~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal12~0_combout  = ( \plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal0~1_combout  & \plat|cpu|cpu|W_alu_result [7]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [7]),
	.datae(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal12~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal12~0 .lut_mask = 64'h0000000000000004;
defparam \plat|mm_interconnect_0|router|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0011001101000100;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N47
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( !\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0505000001010000;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ))) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & 
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0505000006060000;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~14 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout  = ( \plat|mm_interconnect_0|router|Equal12~0_combout  & ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] 
// & (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( 
// \plat|mm_interconnect_0|router|Equal12~0_combout  & ( !\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|router|Equal12~0_combout ),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~14 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~14 .lut_mask = 64'h0000020000000800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N41
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0] & ( ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]) # 
// ((\plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout  & \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ))) # (\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0] & ( (\plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout  & \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0055F3F70055F3F7;
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout  & 
// (\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0] & \plat|mm_interconnect_0|router|Equal12~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|router|Equal12~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0003FFFF0000F0F0;
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N20
dffeas \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal12~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|router|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N40
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~2_combout  & ( (!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result [7])) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [7]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .lut_mask = 64'h0000000088008800;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ((\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001500150;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N50
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N52
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000045004500;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N53
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ 
// (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0000102000000000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( ((\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h2323232323FF23FF;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N34
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout )))) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE02EE02EE;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N31
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout )))) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0010001000E000E0;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N5
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 64'h8000800000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ( (\plat|cpu|cpu|d_read~DUPLICATE_q  & (((!\plat|mm_interconnect_0|rsp_mux|WideOr1~2_combout ) 
// # (\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ( 
// \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ( \plat|cpu|cpu|d_read~DUPLICATE_q  ) ) ) # ( \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ( \plat|cpu|cpu|d_read~DUPLICATE_q  ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ( \plat|cpu|cpu|d_read~DUPLICATE_q  ) ) )

	.dataa(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h5555555555555515;
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem32~0_combout  = ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [3] & (\plat|cpu|cpu|D_iw [0] & \plat|cpu|cpu|D_iw [2])) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [0]),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem32~0 .lut_mask = 64'h00000000000A000A;
defparam \plat|cpu|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  = ( \plat|cpu|cpu|av_ld_align_cycle [1] & ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & 
// ((!\plat|cpu|cpu|D_ctrl_mem32~0_combout )))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_ld_align_cycle [0])))) ) ) ) # ( !\plat|cpu|cpu|av_ld_align_cycle [1] & ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( 
// ((\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|cpu|cpu|D_ctrl_mem32~0_combout )) # (\plat|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( \plat|cpu|cpu|av_ld_align_cycle [1] & ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ((!\plat|cpu|cpu|D_ctrl_mem32~0_combout )))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|av_ld_align_cycle [0])))) ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_align_cycle [1] & ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( ((\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|cpu|cpu|D_ctrl_mem32~0_combout )) # (\plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datad(!\plat|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datae(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h7755725077552705;
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \plat|cpu|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N3
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|av_ld_aligning_data~q  ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [0] & ( \plat|cpu|cpu|av_fill_bit~0_combout  ) ) # ( !\plat|cpu|cpu|av_ld_byte2_data [0] & ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|cpu|cpu|LessThan0~0_combout  ) 
// ) ) # ( \plat|cpu|cpu|av_ld_byte2_data [0] & ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|cpu|cpu|LessThan0~0_combout  ) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_ld_byte2_data [0]),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9 .lut_mask = 64'h00005555AAAAFFFF;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[8]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[8]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N17
dffeas \plat|cpu|cpu|d_writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [8]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [8]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( ((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( 
// (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  & 
// \plat|cpu|cpu|av_ld_aligning_data~q )) # (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  & 
// ( (!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & (((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )))) # (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  & 
// ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # ((\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( (\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  & \plat|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datad(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1 .lut_mask = 64'h000F444F111F555F;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N43
dffeas \plat|cpu|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[8]~7 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[8]~7_combout  = ( \plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte1_data [0])))) ) ) # ( !\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte1_data [0]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte1_data [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[8]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[8]~7 .lut_mask = 64'h0055005580D580D5;
defparam \plat|cpu|cpu|W_rf_wr_data[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[13]~12 (
// Equation(s):
// \plat|cpu|cpu|R_src1[13]~12_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( \plat|cpu|cpu|Add0~41_sumout  & ( (!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|R_src1~0_combout ) # 
// (\plat|cpu|cpu|D_iw [17])) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( \plat|cpu|cpu|Add0~41_sumout  & ( ((\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw [17])) # 
// (\plat|cpu|cpu|R_src1~0_combout ) ) ) ) # ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( !\plat|cpu|cpu|Add0~41_sumout  & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # 
// (\plat|cpu|cpu|D_iw [17]))) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( !\plat|cpu|cpu|Add0~41_sumout  & ( (\plat|cpu|cpu|R_src1~1_combout  & (\plat|cpu|cpu|D_iw [17] & 
// !\plat|cpu|cpu|R_src1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [17]),
	.datad(!\plat|cpu|cpu|R_src1~0_combout ),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.dataf(!\plat|cpu|cpu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[13]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[13]~12 .lut_mask = 64'h0300CF0003FFCFFF;
defparam \plat|cpu|cpu|R_src1[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N47
dffeas \plat|cpu|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_src1[13]~12_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \plat|cpu|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[13]~10_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[12]~9 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout  = ( \plat|cpu|cpu|E_shift_rot_result [11] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [13]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [11] & ( 
// (\plat|cpu|cpu|E_shift_rot_result [13] & \plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [13]),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[12]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[12]~9 .lut_mask = 64'h03030303F3F3F3F3;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N50
dffeas \plat|cpu|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[13]~10 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[13]~10_combout  = ( \plat|cpu|cpu|E_shift_rot_result [12] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [14]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [12] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [14]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[13]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[13]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[13]~10_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[14]~11 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[14]~11_combout  = ( \plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ) ) ) # ( 
// !\plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[14]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[14]~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N20
dffeas \plat|cpu|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[14]~11_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[15]~5 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[15]~5_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \plat|cpu|cpu|E_shift_rot_result [16] ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \plat|cpu|cpu|E_shift_rot_result [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [14]),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [16]),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[15]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[15]~5 .lut_mask = 64'h0F0F00FF0F0F00FF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N28
dffeas \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[15]~5_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[15]~5 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[15]~5_combout  = ( \plat|cpu|cpu|E_src2 [15] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1[15]~DUPLICATE_q ))) ) ) # ( !\plat|cpu|cpu|E_src2 [15] & ( 
// (!\plat|cpu|cpu|E_src1[15]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src1[15]~DUPLICATE_q  & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|E_src1[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[15]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[15]~5 .lut_mask = 64'h838383831E1E1E1E;
defparam \plat|cpu|cpu|E_logic_result[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[15]~6 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[15]~6_combout  = ( \plat|cpu|cpu|Add2~21_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[15]~5_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q )) ) ) # ( !\plat|cpu|cpu|Add2~21_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_logic_result[15]~5_combout  & 
// \plat|cpu|cpu|R_ctrl_logic~q )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q )) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|E_logic_result[15]~5_combout ),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[15]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[15]~6 .lut_mask = 64'h03550355F355F355;
defparam \plat|cpu|cpu|E_alu_result[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N52
dffeas \plat|cpu|cpu|W_alu_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[15]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N43
dffeas \plat|ram|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\plat|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \plat|ram|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N33
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[7]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[7]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[7]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N35
dffeas \plat|cpu|cpu|d_writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en~0 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en~0_combout  = ( \plat|cpu|cpu|Add2~61_sumout  & ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  $ (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) ) ) # ( !\plat|cpu|cpu|Add2~61_sumout  & ( ((!\plat|cpu|cpu|Add2~69_sumout ) # 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout )) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|Add2~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en~0 .lut_mask = 64'hF7F7F7F766666666;
defparam \plat|cpu|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N26
dffeas \plat|cpu|cpu|d_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [7]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [7]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( 
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 64'h0000505005055555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N46
dffeas \plat|cpu|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[7]~6 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[7]~6_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu|cpu|av_ld_byte0_data [7] ) ) ) # ( \plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu|cpu|av_ld_byte0_data 
// [7] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|W_alu_result [7] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|av_ld_byte0_data [7]),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[7]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[7]~6 .lut_mask = 64'h0F00333300003333;
defparam \plat|cpu|cpu|W_rf_wr_data[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N1
dffeas \plat|cpu|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[6]~13 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[6]~13_combout  = ( \plat|cpu|cpu|E_src2 [6] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [6]))) ) ) # ( !\plat|cpu|cpu|E_src2 [6] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [6])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 [6]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(!\plat|cpu|cpu|E_src1 [6]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[6]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[6]~13 .lut_mask = 64'hC033C033333C333C;
defparam \plat|cpu|cpu|E_logic_result[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[6]~14 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[6]~14_combout  = ( \plat|cpu|cpu|Add2~53_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((!\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|E_logic_result[6]~13_combout ))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [6])))) ) ) # ( !\plat|cpu|cpu|Add2~53_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_logic_result[6]~13_combout  & 
// ((\plat|cpu|cpu|R_ctrl_logic~q )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|cpu|cpu|E_shift_rot_result [6])))) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[6]~13_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [6]),
	.datad(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datae(!\plat|cpu|cpu|Add2~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[6]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[6]~14 .lut_mask = 64'h0347CF470347CF47;
defparam \plat|cpu|cpu|E_alu_result[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N44
dffeas \plat|cpu|cpu|W_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N56
dffeas \plat|cpu|cpu|d_writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N34
dffeas \plat|cpu|cpu|d_write~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \plat|seven_seg0|always0~0 (
// Equation(s):
// \plat|seven_seg0|always0~0_combout  = ( !\plat|cpu|cpu|W_alu_result [3] & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q  & (\plat|cpu|cpu|d_write~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result [2])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|always0~0 .extended_lut = "off";
defparam \plat|seven_seg0|always0~0 .lut_mask = 64'h0C000C0000000000;
defparam \plat|seven_seg0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \plat|seven_seg5|always0~0 (
// Equation(s):
// \plat|seven_seg5|always0~0_combout  = ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg5|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg5|always0~0 .extended_lut = "off";
defparam \plat|seven_seg5|always0~0 .lut_mask = 64'h0000000002000200;
defparam \plat|seven_seg5|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N23
dffeas \plat|seven_seg5|data_out[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \plat|btn|Equal0~0 (
// Equation(s):
// \plat|btn|Equal0~0_combout  = ( \plat|cpu|cpu|W_alu_result [3] & ( \plat|cpu|cpu|W_alu_result [2] ) ) # ( !\plat|cpu|cpu|W_alu_result [3] & ( \plat|cpu|cpu|W_alu_result [2] ) ) # ( \plat|cpu|cpu|W_alu_result [3] & ( !\plat|cpu|cpu|W_alu_result [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result [3]),
	.dataf(!\plat|cpu|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|btn|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|btn|Equal0~0 .extended_lut = "off";
defparam \plat|btn|Equal0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|btn|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N35
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out[6]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \plat|seven_seg1|always0~1 (
// Equation(s):
// \plat|seven_seg1|always0~1_combout  = ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal13~0_combout  & \plat|seven_seg1|always0~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal13~0_combout ),
	.datad(!\plat|seven_seg1|always0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg1|always0~1 .extended_lut = "off";
defparam \plat|seven_seg1|always0~1 .lut_mask = 64'h0000000000080008;
defparam \plat|seven_seg1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N8
dffeas \plat|seven_seg1|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N5
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \plat|seven_seg2|data_out[6]~feeder (
// Equation(s):
// \plat|seven_seg2|data_out[6]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg2|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg2|data_out[6]~feeder .extended_lut = "off";
defparam \plat|seven_seg2|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg2|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \plat|seven_seg2|always0~0 (
// Equation(s):
// \plat|seven_seg2|always0~0_combout  = ( \plat|mm_interconnect_0|router|Equal12~0_combout  & ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & 
// (!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|router|Equal12~0_combout ),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg2|always0~0 .extended_lut = "off";
defparam \plat|seven_seg2|always0~0 .lut_mask = 64'h0000000000000800;
defparam \plat|seven_seg2|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N13
dffeas \plat|seven_seg2|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg2|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N32
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~28 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~28_combout  = ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & (((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & (((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & (((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~28 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~28 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [6]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \plat|seven_seg3|always0~1 (
// Equation(s):
// \plat|seven_seg3|always0~1_combout  = ( \plat|seven_seg0|always0~0_combout  & ( (\plat|seven_seg3|always0~0_combout  & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal11~0_combout  & !\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|seven_seg3|always0~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal11~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|always0~1 .extended_lut = "off";
defparam \plat|seven_seg3|always0~1 .lut_mask = 64'h0000000004000400;
defparam \plat|seven_seg3|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N19
dffeas \plat|seven_seg3|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N19
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \plat|seven_seg4|always0~0 (
// Equation(s):
// \plat|seven_seg4|always0~0_combout  = ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg4|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg4|always0~0 .extended_lut = "off";
defparam \plat|seven_seg4|always0~0 .lut_mask = 64'h0000000000080008;
defparam \plat|seven_seg4|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N52
dffeas \plat|seven_seg4|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N22
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \plat|seven_seg0|always0~2 (
// Equation(s):
// \plat|seven_seg0|always0~2_combout  = ( \plat|seven_seg0|always0~1_combout  & ( (\plat|seven_seg0|always0~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1] & !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ))) ) )

	.dataa(!\plat|seven_seg0|always0~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|always0~2 .extended_lut = "off";
defparam \plat|seven_seg0|always0~2 .lut_mask = 64'h0000000010001000;
defparam \plat|seven_seg0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N49
dffeas \plat|seven_seg0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N41
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~29 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~29_combout  = ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6] & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// ) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6] & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6] & ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6]),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6]),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6]),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~29 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~29 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [6]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout  = ( \plat|mm_interconnect_0|rsp_mux|src_payload~29_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ) # 
// ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout )))) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_payload~29_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_payload~29_combout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~29_combout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 64'hFFFFF0F1FFFFF4F5;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N13
dffeas \plat|cpu|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N21
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[6]~5_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|cpu|cpu|av_ld_byte0_data [6] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|cpu|cpu|av_ld_byte0_data [6] & ( 
// ((\plat|cpu|cpu|W_alu_result [6] & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\plat|cpu|cpu|av_ld_byte0_data [6] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [6] & 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [6]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|cpu|cpu|av_ld_byte0_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h0C0000003F333333;
defparam \plat|cpu|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[5]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[5]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[5]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N20
dffeas \plat|cpu|cpu|d_writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \plat|seven_seg4|data_out[5]~feeder (
// Equation(s):
// \plat|seven_seg4|data_out[5]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg4|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg4|data_out[5]~feeder .extended_lut = "off";
defparam \plat|seven_seg4|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg4|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N28
dffeas \plat|seven_seg4|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg4|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N23
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N51
cyclonev_lcell_comb \plat|seven_seg3|data_out[5]~feeder (
// Equation(s):
// \plat|seven_seg3|data_out[5]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|data_out[5]~feeder .extended_lut = "off";
defparam \plat|seven_seg3|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg3|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N53
dffeas \plat|seven_seg3|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg3|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N37
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N34
dffeas \plat|seven_seg0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N20
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~27_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & (((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5])))) # 
// (\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5])))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & (((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5])))) # 
// (\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & (((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5])))) # 
// (\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5]),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~27 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N17
dffeas \plat|seven_seg5|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N5
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N47
dffeas \plat|seven_seg1|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N40
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N54
cyclonev_lcell_comb \plat|seven_seg2|data_out[5]~feeder (
// Equation(s):
// \plat|seven_seg2|data_out[5]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg2|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg2|data_out[5]~feeder .extended_lut = "off";
defparam \plat|seven_seg2|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg2|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N55
dffeas \plat|seven_seg2|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg2|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~26_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// ) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5] & ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  
// & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5] & ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre 
// [5]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5]),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~26 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [5]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [5]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # (!\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout )) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \plat|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 64'hFFCCFFDCFFCDFFDD;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N31
dffeas \plat|cpu|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N41
dffeas \plat|cpu|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[5]~4_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu|cpu|av_ld_byte0_data [5] & \plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & \plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|av_ld_byte0_data [5])) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte0_data [5]),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h11D111D111111111;
defparam \plat|cpu|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N59
dffeas \plat|cpu|cpu|d_writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \plat|seven_seg3|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N29
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \plat|seven_seg0|data_out[4]~feeder (
// Equation(s):
// \plat|seven_seg0|data_out[4]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|data_out[4]~feeder .extended_lut = "off";
defparam \plat|seven_seg0|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg0|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N55
dffeas \plat|seven_seg0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg0|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N26
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N10
dffeas \plat|seven_seg4|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N16
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~25_combout  = ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4] & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre 
// [4]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4] & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]))) ) ) ) # 
// ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4] & ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4] & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4] & ( 
// !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4] & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4]),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4]),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~25 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N46
dffeas \plat|seven_seg1|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N47
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N10
dffeas \plat|seven_seg5|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N38
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N5
dffeas \plat|seven_seg2|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~24_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4] & ( 
// \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4] & ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre 
// [4]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4] & ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// ) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4]),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4]),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4]),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~24 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [4]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [4]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # (!\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout )) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \plat|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'hFCFCFDFCFCFDFDFD;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N34
dffeas \plat|cpu|cpu|av_ld_byte1_data[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N43
dffeas \plat|cpu|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data[4]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[4]~3_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu|cpu|av_ld_byte0_data [4] & \plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & \plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|av_ld_byte0_data [4])) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte0_data [4]),
	.datab(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h0C550C5500550055;
defparam \plat|cpu|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[5]~16 (
// Equation(s):
// \plat|cpu|cpu|R_src1[5]~16_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( \plat|cpu|cpu|Add0~57_sumout  & ( (!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [9]) # 
// (\plat|cpu|cpu|R_src1~0_combout )) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( \plat|cpu|cpu|Add0~57_sumout  & ( ((\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw [9])) # 
// (\plat|cpu|cpu|R_src1~0_combout ) ) ) ) # ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( !\plat|cpu|cpu|Add0~57_sumout  & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # 
// (\plat|cpu|cpu|D_iw [9]))) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( !\plat|cpu|cpu|Add0~57_sumout  & ( (\plat|cpu|cpu|R_src1~1_combout  & (!\plat|cpu|cpu|R_src1~0_combout  & \plat|cpu|cpu|D_iw 
// [9])) ) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|R_src1~0_combout ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [9]),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\plat|cpu|cpu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[5]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[5]~16 .lut_mask = 64'h004488CC3377BBFF;
defparam \plat|cpu|cpu|R_src1[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N26
dffeas \plat|cpu|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \plat|cpu|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[5]~14_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[6]~13 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[6]~13_combout  = ( \plat|cpu|cpu|E_shift_rot_result [7] & ( (\plat|cpu|cpu|E_shift_rot_result [5]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [7] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [5]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[6]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[6]~13 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \plat|cpu|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[6]~13_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[5]~14 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[5]~14_combout  = ( \plat|cpu|cpu|E_shift_rot_result [4] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [6]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [4] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [6]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[5]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[5]~14 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N28
dffeas \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[5]~14_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[5]~14 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[5]~14_combout  = ( \plat|cpu|cpu|E_src2 [5] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [5]))) ) ) # ( !\plat|cpu|cpu|E_src2 [5] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [5])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 [5]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_src1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[5]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[5]~14 .lut_mask = 64'h8383838336363636;
defparam \plat|cpu|cpu|E_logic_result[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[5]~15 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[5]~15_combout  = ( \plat|cpu|cpu|E_logic_result[5]~14_combout  & ( \plat|cpu|cpu|Add2~57_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[5]~14_combout  & ( \plat|cpu|cpu|Add2~57_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q )) ) ) ) # ( \plat|cpu|cpu|E_logic_result[5]~14_combout  & ( !\plat|cpu|cpu|Add2~57_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|R_ctrl_logic~q ))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|E_logic_result[5]~14_combout  & ( !\plat|cpu|cpu|Add2~57_sumout  & ( (\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q  & 
// \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_logic_result[5]~14_combout ),
	.dataf(!\plat|cpu|cpu|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[5]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[5]~15 .lut_mask = 64'h11111D1DD1D1DDDD;
defparam \plat|cpu|cpu|E_alu_result[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \plat|cpu|cpu|W_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[5]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (!\plat|cpu|cpu|W_alu_result [5] & (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [6]))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [5]),
	.datab(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000000080008;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0] & ( (!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1] & 
// ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout ))) ) ) # ( !\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0] & ( 
// (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h00500050F0A0F0A0;
defparam \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0] & (\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0] & 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout )) ) ) ) # ( \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000EEEE0202EEEE;
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N58
dffeas \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout  = ( !\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\plat|cpu|cpu|W_alu_result [6] & !\plat|cpu|cpu|W_alu_result [5])) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [5]),
	.datae(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0 .lut_mask = 64'h0000000022000000;
defparam \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_2_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0500050000000000;
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N44
dffeas \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & ( (\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout  & 
// ((!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000010C010C;
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( \plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0])))) ) ) ) # ( 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( !\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0])) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|btn_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|btn_2_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.dataf(!\plat|mm_interconnect_0|btn_2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h000000C000004080;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N25
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// !\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ) ) ) # ( !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( (!\plat|cpu|cpu|d_write~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & !\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q )) ) )

	.dataa(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .lut_mask = 64'h88008800CC00CC00;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~6 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~6_combout  = ( !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( (\plat|mm_interconnect_0|router|Equal0~1_combout  & 
// (!\plat|cpu|cpu|W_alu_result [7] & (\plat|cpu|cpu|d_read~DUPLICATE_q  & \plat|mm_interconnect_0|router|Equal0~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datab(!\plat|cpu|cpu|W_alu_result [7]),
	.datac(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~6 .lut_mask = 64'h0000000000040000;
defparam \plat|mm_interconnect_0|router|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & ( (\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used 
// [0] & ((!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00AF00AFFFFFFFFF;
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N49
dffeas \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N52
dffeas \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~21 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~21_combout  = ( \plat|mm_interconnect_0|router|always1~6_combout  & ( \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1])) ) ) ) # ( 
// \plat|mm_interconnect_0|router|always1~6_combout  & ( !\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|router|always1~6_combout ),
	.dataf(!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~21 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~21 .lut_mask = 64'h0000140000000500;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~21_combout  & ( (!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~21_combout  & ( (\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FA00FA0AFA0AFA;
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N53
dffeas \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|router|always1~6_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0] & ( 
// (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000F00030000;
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N56
dffeas \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000D000D00;
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N16
dffeas \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N55
dffeas \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~9 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~6_combout  & ( (!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used 
// [1] & (!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|btn_3_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|btn_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .lut_mask = 64'h0000000000006000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & ( ((!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0] $ 
// (\plat|mm_interconnect_0|btn_s1_agent|m0_write~combout )) # (\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1])) # (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hFFFFDF7F00000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout  & ( 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout ) ) ) ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout  & 
// ((!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ) # (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~14_combout ),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 64'hD000F00000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~7 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal14~1_combout  & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .lut_mask = 64'h0000000014000000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout  & 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 64'hF000000000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~5 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & 
// (\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & (\plat|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~5 .lut_mask = 64'h0000020000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  & 
// ((!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout )))) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  & !\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .lut_mask = 64'hC0C0C0C0C0C8C0C8;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N41
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  = ( !\plat|cpu|cpu|d_read~DUPLICATE_q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\plat|cpu|cpu|d_write~q  & 
// (((\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q )) # (\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ))) ) ) ) # ( 
// \plat|cpu|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) # ( !\plat|cpu|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\plat|cpu|cpu|d_write~q  & 
// (((\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q )) # (\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|d_write~q ),
	.datae(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .lut_mask = 64'h0037FFFF00370000;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'h8000000000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( (\plat|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & 
// (\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & (\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 64'h0000010000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & 
// \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & (((\plat|cpu|cpu|d_write~q  & 
// \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q )) # (\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ))) ) )

	.dataa(!\plat|cpu|cpu|d_write~q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .lut_mask = 64'h10F010F000F000F0;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N26
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|cpu|cpu|d_read~DUPLICATE_q  & (((\plat|cpu|cpu|d_write~q  & 
// !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q )))) # (\plat|cpu|cpu|d_read~DUPLICATE_q  & ((!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ) # ((\plat|cpu|cpu|d_write~q  & 
// !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|d_write~q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .lut_mask = 64'h000000004F444F44;
defparam \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N28
dffeas \plat|cpu|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_read .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~3 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~3_combout  = ( \plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~3 .lut_mask = 64'h00000000F000F000;
defparam \plat|mm_interconnect_0|router|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~4 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~4_combout  = ( \plat|mm_interconnect_0|router|always1~3_combout  & ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|mm_interconnect_0|router|Equal0~1_combout  & 
// (!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & (\plat|cpu|cpu|d_read~q  & !\plat|cpu|cpu|W_alu_result [7]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(!\plat|cpu|cpu|d_read~q ),
	.datad(!\plat|cpu|cpu|W_alu_result [7]),
	.datae(!\plat|mm_interconnect_0|router|always1~3_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~4 .lut_mask = 64'h0000000000000400;
defparam \plat|mm_interconnect_0|router|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N32
dffeas \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) # ( 
// !\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  ) ) ) # ( 
// \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & ( !\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ) ) ) ) # ( !\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & ( !\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h5555F5F55555FFFF;
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N41
dffeas \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N53
dffeas \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~19 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~19_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|router|always1~4_combout  & ( (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter 
// [1] & (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~19 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~19 .lut_mask = 64'h0000000000003900;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~19_combout  & ( (!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~19_combout  & ( (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FC00FC30FC30FC;
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N52
dffeas \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_agent|m0_write~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_agent|m0_write~1_combout  = ( !\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|always1~4_combout  ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent|m0_write~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_agent|m0_write~1 .lut_mask = 64'h5555555500000000;
defparam \plat|mm_interconnect_0|switch_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000023002300;
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N41
dffeas \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000001440144;
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N44
dffeas \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N40
dffeas \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = ( \plat|mm_interconnect_0|router|always1~4_combout  & ( \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ))) ) ) ) # ( 
// \plat|mm_interconnect_0|router|always1~4_combout  & ( !\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used 
// [1] & (\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|always1~4_combout ),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 64'h0000000800000080;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N31
dffeas \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0] & 
// (!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'hC000C00000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ( !\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|rsp_mux|WideOr1~2_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h0000040400000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  = (\plat|cpu|cpu|d_read~DUPLICATE_q  & \plat|mm_interconnect_0|rsp_mux|WideOr1~combout )

	.dataa(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .lut_mask = 64'h0505050505050505;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \plat|cpu|cpu|d_read_nxt (
// Equation(s):
// \plat|cpu|cpu|d_read_nxt~combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( (\plat|cpu|cpu|E_new_inst~q ) # (\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( 
// \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.datad(!\plat|cpu|cpu|E_new_inst~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_read_nxt .extended_lut = "off";
defparam \plat|cpu|cpu|d_read_nxt .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \plat|cpu|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N29
dffeas \plat|cpu|cpu|d_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  = ( !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( !\plat|cpu|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_st_stall (
// Equation(s):
// \plat|cpu|cpu|E_st_stall~combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( ((\plat|cpu|cpu|d_write~q  & ((!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ) # 
// (\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout )))) # (\plat|cpu|cpu|d_write_nxt~0_combout ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( 
// ((!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & \plat|cpu|cpu|d_write~q )) # (\plat|cpu|cpu|d_write_nxt~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|d_write_nxt~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datad(!\plat|cpu|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_stall .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_stall .lut_mask = 64'h55F555F555F755F7;
defparam \plat|cpu|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N35
dffeas \plat|cpu|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_write .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q  & ( (\plat|cpu|cpu|d_write~q  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|d_write~q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_agent|m0_write~0 .lut_mask = 64'h000F000F00000000;
defparam \plat|mm_interconnect_0|switch_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~2_combout  = ( \plat|cpu|cpu|d_read~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal0~3_combout  & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [6] & !\plat|cpu|cpu|W_alu_result [5]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result [6]),
	.datad(!\plat|cpu|cpu|W_alu_result [5]),
	.datae(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~2 .lut_mask = 64'h0000000000000400;
defparam \plat|mm_interconnect_0|router|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ) ) ) # ( !\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datad(!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FCF0FCF0FFF0FFF;
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N1
dffeas \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h1000100011001100;
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N16
dffeas \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~17 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~17_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|router|always1~2_combout  & ( (!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1] 
// & (!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]))))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~17 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~17 .lut_mask = 64'h0000000000006030;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~17_combout  & ( (!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~17_combout  & ( (\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FC00FC0CFC0CFC;
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N4
dffeas \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|always1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0] & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_1_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000005500050000;
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N56
dffeas \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = ( \plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|router|always1~2_combout  & ( (!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( 
// !\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|router|always1~2_combout  & ( (\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|btn_1_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|btn_1_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 64'h0000000004000800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( 
// ((\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  & ((!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout )))) # 
// (\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ) ) ) ) # ( !\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( 
// \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout  ) ) ) # ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( 
// (\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ) # (\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2 .lut_mask = 64'h00FF33FF00FF23FF;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  = (!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q  & \plat|cpu|cpu|d_read~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .lut_mask = 64'h00F000F000F000F0;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout  = ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & 
// !\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'h3300000033000000;
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N17
dffeas \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout  ) ) # ( 
// !\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout  ) ) # ( \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout  & ( (!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0000CCFFFFFFFFFF;
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N13
dffeas \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( ((\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// (!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ))) # (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h04FF04FF00AA00AA;
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N13
dffeas \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N27
cyclonev_lcell_comb \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1] = ( \plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datae(!\plat|cpu|cpu|W_alu_result[15]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[1] .extended_lut = "off";
defparam \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[1] .lut_mask = 64'h000000F000000000;
defparam \plat|ram|the_altsyncram|auto_generated|decode3|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[3]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[3]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[3]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N56
dffeas \plat|cpu|cpu|d_writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [3]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y11_N22
dffeas \plat|seven_seg5|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N28
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N47
dffeas \plat|seven_seg1|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N23
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N29
dffeas \plat|seven_seg2|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N20
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~22_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]) # 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]) # (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3] & ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]) # (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]) # (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3]),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N8
dffeas \plat|seven_seg0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N13
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N34
dffeas \plat|seven_seg3|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N47
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N4
dffeas \plat|seven_seg4|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N17
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3] & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]) # 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3] & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// ))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3] & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3] & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [3]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # 
// ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout )))) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # ((\plat|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout  & 
// (\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'hFFFFFF01FFFFFF0D;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N55
dffeas \plat|cpu|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[3]~2_combout  = ( \plat|cpu|cpu|W_alu_result [3] & ( \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte0_data [3]) ) ) ) # ( !\plat|cpu|cpu|W_alu_result [3] & ( 
// \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte0_data [3]) ) ) ) # ( \plat|cpu|cpu|W_alu_result [3] & ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|av_ld_byte0_data [3])) ) ) ) # ( !\plat|cpu|cpu|W_alu_result [3] & ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte0_data [3]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|av_ld_byte0_data [3]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\plat|cpu|cpu|W_alu_result [3]),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h1111BB1111111111;
defparam \plat|cpu|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[2]~2 (
// Equation(s):
// \plat|cpu|cpu|R_src1[2]~2_combout  = ( \plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( \plat|cpu|cpu|Add0~1_sumout  ) ) ) # ( !\plat|cpu|cpu|R_src1~0_combout  & ( 
// \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw [6]) ) ) ) # ( \plat|cpu|cpu|R_src1~0_combout  & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( \plat|cpu|cpu|Add0~1_sumout  ) ) ) # ( !\plat|cpu|cpu|R_src1~0_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( 
// (\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw [6]) ) ) )

	.dataa(!\plat|cpu|cpu|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_src1~1_combout ),
	.datad(!\plat|cpu|cpu|D_iw [6]),
	.datae(!\plat|cpu|cpu|R_src1~0_combout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[2]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[2]~2 .lut_mask = 64'h000F5555F0FF5555;
defparam \plat|cpu|cpu|R_src1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N4
dffeas \plat|cpu|cpu|E_src1[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N41
dffeas \plat|cpu|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\plat|cpu|cpu|E_src1[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout  = ( \plat|cpu|cpu|E_shift_rot_result [4] & ( (\plat|cpu|cpu|E_shift_rot_result [2]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [4] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [2]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N11
dffeas \plat|cpu|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N22
dffeas \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[1]~15_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout  = ( \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [3]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q  & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [3]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N40
dffeas \plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\plat|cpu|cpu|E_src1[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \plat|cpu|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[2]~0 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[2]~0_combout  = ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src1 [2] & ((\plat|cpu|cpu|E_src2 [2]))) # (\plat|cpu|cpu|E_src1 [2] & ((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src2 [2]))) ) ) # ( 
// !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src1 [2] & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src2 [2])) # (\plat|cpu|cpu|E_src1 [2] & (\plat|cpu|cpu|R_logic_op [0] & \plat|cpu|cpu|E_src2 [2])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src1 [2]),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(!\plat|cpu|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[2]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[2]~0 .lut_mask = 64'hC003C00333FC33FC;
defparam \plat|cpu|cpu|E_logic_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[2]~0 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[2]~0_combout  = ( \plat|cpu|cpu|Add2~1_sumout  & ( \plat|cpu|cpu|R_ctrl_logic~q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_logic_result[2]~0_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  
// & (\plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|Add2~1_sumout  & ( \plat|cpu|cpu|R_ctrl_logic~q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|cpu|cpu|E_logic_result[2]~0_combout ))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q )) ) ) ) # ( \plat|cpu|cpu|Add2~1_sumout  & ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # 
// (\plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|Add2~1_sumout  & ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( (\plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q  & \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_logic_result[2]~0_combout ),
	.datae(!\plat|cpu|cpu|Add2~1_sumout ),
	.dataf(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[2]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[2]~0 .lut_mask = 64'h0303F3F303F303F3;
defparam \plat|cpu|cpu|E_alu_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N49
dffeas \plat|cpu|cpu|W_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \plat|cpu|cpu|d_writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \plat|seven_seg2|data_out[2]~feeder (
// Equation(s):
// \plat|seven_seg2|data_out[2]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg2|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg2|data_out[2]~feeder .extended_lut = "off";
defparam \plat|seven_seg2|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg2|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N44
dffeas \plat|seven_seg2|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg2|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder_combout  = ( \plat|seven_seg2|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|seven_seg2|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N50
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N13
dffeas \plat|seven_seg5|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder_combout  = ( \plat|seven_seg5|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|seven_seg5|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N53
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N53
dffeas \plat|seven_seg1|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N44
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~20_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2] & (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]) # 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ( (!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  
// & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2]),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N29
dffeas \plat|seven_seg0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N54
cyclonev_lcell_comb \plat|pio_0|always0~0 (
// Equation(s):
// \plat|pio_0|always0~0_combout  = ( \plat|mm_interconnect_0|router|Equal8~0_combout  & ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_0|always0~0 .extended_lut = "off";
defparam \plat|pio_0|always0~0 .lut_mask = 64'h0000000000000800;
defparam \plat|pio_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N34
dffeas \plat|pio_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_0|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N11
dffeas \plat|seven_seg3|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N59
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N22
dffeas \plat|seven_seg4|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N46
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2])) # (\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2]) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2]),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h003300330F3F0F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~21_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  & ( 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) 
// ) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2]) # 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 64'hFFAAF0A000000000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [2]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [2]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # ((!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \plat|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'hEEEEEEEFEFEEEFEF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N13
dffeas \plat|cpu|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[2]~1_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_byte0_data [2] ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|cpu|cpu|W_alu_result [2] & !\plat|cpu|cpu|R_ctrl_br_cmp~q 
// )) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\plat|cpu|cpu|W_alu_result [2]),
	.datac(!\plat|cpu|cpu|av_ld_byte0_data [2]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h22000F0F22000F0F;
defparam \plat|cpu|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[1]~4_combout  = ( !\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & 
// ((\plat|cpu|cpu|R_src2_lo~0_combout ) # (\plat|cpu|cpu|D_iw [7]))) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (\plat|cpu|cpu|D_iw [7] & 
// (!\plat|cpu|cpu|R_src2_lo~0_combout  & !\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [7]),
	.datab(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[1]~4 .lut_mask = 64'h4400000077000000;
defparam \plat|cpu|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \plat|cpu|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[1]~18 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[1]~18_combout  = ( \plat|cpu|cpu|E_src1 [1] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src2 [1]))) ) ) # ( !\plat|cpu|cpu|E_src1 [1] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src2 [1])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src2 [1]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [0]),
	.datab(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src2 [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[1]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[1]~18 .lut_mask = 64'h8833883333663366;
defparam \plat|cpu|cpu|E_logic_result[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[1]~17 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[1]~17_combout  = ( \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~61_sumout  & ( ((!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q )) # 
// (\plat|cpu|cpu|E_logic_result[1]~18_combout ) ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q  & ( \plat|cpu|cpu|Add2~61_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # 
// (\plat|cpu|cpu|E_logic_result[1]~18_combout ))) ) ) ) # ( \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~61_sumout  & ( ((\plat|cpu|cpu|E_logic_result[1]~18_combout  & \plat|cpu|cpu|R_ctrl_logic~q )) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|Add2~61_sumout  & ( (\plat|cpu|cpu|E_logic_result[1]~18_combout  & (!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// \plat|cpu|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[1]~18_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datae(!\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[1]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[1]~17 .lut_mask = 64'h00443377CC44FF77;
defparam \plat|cpu|cpu|E_alu_result[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N43
dffeas \plat|cpu|cpu|W_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[1]~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N26
dffeas \plat|cpu|cpu|d_writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N4
dffeas \plat|seven_seg1|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N50
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \plat|seven_seg0|data_out[1]~feeder (
// Equation(s):
// \plat|seven_seg0|data_out[1]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|data_out[1]~feeder .extended_lut = "off";
defparam \plat|seven_seg0|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg0|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N52
dffeas \plat|seven_seg0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg0|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N47
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \plat|timer_0|counter_is_running~feeder (
// Equation(s):
// \plat|timer_0|counter_is_running~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|counter_is_running~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~feeder .extended_lut = "off";
defparam \plat|timer_0|counter_is_running~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|timer_0|counter_is_running~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N56
dffeas \plat|timer_0|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \plat|timer_0|read_mux_out[1]~1 (
// Equation(s):
// \plat|timer_0|read_mux_out[1]~1_combout  = ( !\plat|cpu|cpu|W_alu_result [2] & ( (\plat|timer_0|counter_is_running~q  & (!\plat|cpu|cpu|W_alu_result [4] & !\plat|cpu|cpu|W_alu_result [3])) ) )

	.dataa(!\plat|timer_0|counter_is_running~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [4]),
	.datad(!\plat|cpu|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[1]~1 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[1]~1 .lut_mask = 64'h5000500000000000;
defparam \plat|timer_0|read_mux_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N59
dffeas \plat|timer_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N43
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre 
// [1])))) # (\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1])))) ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) 
// # ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1])))) # (\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// ( !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// ) # ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1])))) # (\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N28
dffeas \plat|pio_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N49
dffeas \plat|seven_seg5|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1] & ( ((\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1])) # (\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1] & ( 
// (\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h003300330F3F0F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N20
dffeas \plat|seven_seg4|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N50
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N46
dffeas \plat|seven_seg2|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N8
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N5
dffeas \plat|seven_seg3|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N14
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1] & ( ((\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1])) # (\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1] & ( 
// (\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1]) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h000F000F555F555F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( !\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( (\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  & (!\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout  & 
// ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h5040504000000000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [1]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result [12],\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [1]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [14],\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \plat|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( 
// \plat|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|ram|the_altsyncram|auto_generated|address_reg_a [0])) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|ram|the_altsyncram|auto_generated|address_reg_a [0])) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( !\plat|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  & ( !\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datad(gnd),
	.datae(!\plat|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'hF0F0F4F4F1F1F5F5;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N28
dffeas \plat|cpu|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[1]~0_combout  = ( \plat|cpu|cpu|av_ld_byte0_data [1] & ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|cpu|cpu|av_ld_byte0_data [1] & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// ((\plat|cpu|cpu|W_alu_result [1] & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte0_data [1] & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu|cpu|W_alu_result [1] & (!\plat|cpu|cpu|R_ctrl_br_cmp~q 
//  & !\plat|cpu|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(!\plat|cpu|cpu|av_ld_byte0_data [1]),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h500050FF000000FF;
defparam \plat|cpu|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N41
dffeas \plat|cpu|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[13]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[11]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[11]~feeder_combout  = \plat|cpu|cpu|Add2~41_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Add2~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[11]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[11]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|cpu|cpu|F_pc[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N20
dffeas \plat|cpu|cpu|F_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[11]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~41_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030003088D8956500000000769E956D8A2FF09BA775A2CE9DD6BEABA775AFAAEAA99BD33A6959AB9565579796557979647A9D55D76DE5D77D9FEBDE5755DF67FAF7B9D5F5DF67EBD7EE795F55DDD9FADDFAA259A9BFFFFEAABBBBBAAA29CA729CA5F1899189918A927514571497B6D5FC6AEE8975757FEE8975757FEEA2DEBEEBA2DEBEEBA2DEBEEBA2DEBEEBA2DEBEEBE7AFBAABABABABAAAAAAB999999959599999BEEEEEEEEEEEEEEED5E97A6AAAAA6EDD99D5DABABABABAB6DF0EBAAAA5597F96FD7D7669A9BFFFFFFF7FACBB3E6AAAAA6AAAA001A";
// synopsys translate_on

// Location: FF_X33_Y12_N59
dffeas \plat|cpu|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~11 (
// Equation(s):
// \plat|cpu|cpu|Equal0~11_combout  = ( !\plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [3] & ( (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [4] & \plat|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [5]),
	.datac(!\plat|cpu|cpu|D_iw [4]),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~11 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~11 .lut_mask = 64'h0000000000200000;
defparam \plat|cpu|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~10 (
// Equation(s):
// \plat|cpu|cpu|Equal0~10_combout  = ( \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [1] & ( (!\plat|cpu|cpu|D_iw [3] & (\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [2]),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~10 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~10 .lut_mask = 64'h0000200000000000;
defparam \plat|cpu|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~6 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~6_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [5] & ( (\plat|cpu|cpu|D_iw [3] & (\plat|cpu|cpu|D_iw [4] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  $ (!\plat|cpu|cpu|D_iw [0])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & 
// ( \plat|cpu|cpu|D_iw [5] & ( (!\plat|cpu|cpu|D_iw [0] & (\plat|cpu|cpu|D_iw [3] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  $ (!\plat|cpu|cpu|D_iw [4])))) # (\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & ((\plat|cpu|cpu|D_iw [4])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [3]),
	.datac(!\plat|cpu|cpu|D_iw [4]),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~6 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~6 .lut_mask = 64'h00000000120A0102;
defparam \plat|cpu|cpu|D_ctrl_exception~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~5 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~5_combout  = ( \plat|cpu|cpu|D_iw [3] & ( \plat|cpu|cpu|D_iw [4] & ( (!\plat|cpu|cpu|D_iw [5] & (\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw [2]))) ) ) ) # ( !\plat|cpu|cpu|D_iw [3] & ( 
// \plat|cpu|cpu|D_iw [4] & ( (!\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw [0] $ (!\plat|cpu|cpu|D_iw [1])))) ) ) ) # ( \plat|cpu|cpu|D_iw [3] & ( !\plat|cpu|cpu|D_iw [4] & ( (!\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [2] & 
// (!\plat|cpu|cpu|D_iw [0] $ (!\plat|cpu|cpu|D_iw [1])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [3] & ( !\plat|cpu|cpu|D_iw [4] & ( (!\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [0] & (\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [5]),
	.datab(!\plat|cpu|cpu|D_iw [0]),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~5 .lut_mask = 64'h0800280028002000;
defparam \plat|cpu|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~12 (
// Equation(s):
// \plat|cpu|cpu|Equal0~12_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [3] & ( (\plat|cpu|cpu|D_iw [4] & (\plat|cpu|cpu|D_iw [5] & (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [4]),
	.datab(!\plat|cpu|cpu|D_iw [5]),
	.datac(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~12 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~12 .lut_mask = 64'h0000000000000001;
defparam \plat|cpu|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~4 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~4_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [3] & ( (!\plat|cpu|cpu|D_iw [5] & (\plat|cpu|cpu|D_iw [0] & \plat|cpu|cpu|D_iw [4])) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw [3] & ( 
// (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [0] & \plat|cpu|cpu|D_iw [4]))) ) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw [3] & ( (\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [4] & 
// (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  $ (!\plat|cpu|cpu|D_iw [0])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [5]),
	.datac(!\plat|cpu|cpu|D_iw [0]),
	.datad(!\plat|cpu|cpu|D_iw [4]),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~4 .lut_mask = 64'h120000000040000C;
defparam \plat|cpu|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~0_combout  = ( !\plat|cpu|cpu|Equal0~12_combout  & ( !\plat|cpu|cpu|D_ctrl_exception~4_combout  & ( (!\plat|cpu|cpu|Equal0~11_combout  & (!\plat|cpu|cpu|Equal0~10_combout  & (!\plat|cpu|cpu|D_ctrl_exception~6_combout  & 
// !\plat|cpu|cpu|D_ctrl_exception~5_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|Equal0~11_combout ),
	.datab(!\plat|cpu|cpu|Equal0~10_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_exception~6_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_exception~5_combout ),
	.datae(!\plat|cpu|cpu|Equal0~12_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_exception~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~0 .lut_mask = 64'h8000000000000000;
defparam \plat|cpu|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[3]~8 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[3]~8_combout  = ( \plat|cpu|cpu|D_iw [20] & ( (!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|cpu|cpu|D_iw [25]) ) ) # ( !\plat|cpu|cpu|D_iw [20] & ( (\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & \plat|cpu|cpu|D_iw [25]) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [25]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[3]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[3]~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \plat|cpu|cpu|D_dst_regnum[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[3]~9 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[3]~9_combout  = ( \plat|cpu|cpu|Equal0~9_combout  & ( \plat|cpu|cpu|D_dst_regnum[3]~8_combout  ) ) # ( !\plat|cpu|cpu|Equal0~9_combout  & ( \plat|cpu|cpu|D_dst_regnum[3]~8_combout  ) ) # ( \plat|cpu|cpu|Equal0~9_combout  & ( 
// !\plat|cpu|cpu|D_dst_regnum[3]~8_combout  ) ) # ( !\plat|cpu|cpu|Equal0~9_combout  & ( !\plat|cpu|cpu|D_dst_regnum[3]~8_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu|cpu|D_dst_regnum[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[3]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[3]~9 .lut_mask = 64'hCCDFFFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N53
dffeas \plat|cpu|cpu|R_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N34
dffeas \plat|cpu|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[12]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[10]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[10]~feeder_combout  = ( \plat|cpu|cpu|Add2~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[10]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N43
dffeas \plat|cpu|cpu|F_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[10]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~37_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000002000000000100C0000300000F08FB000C23EC010308FB0000100CC00000823C0C0A8C8014CB080140B03C02E0D802C0D8CFD0002C237A23F4000B30D23633F4002CCC31237A22FD00233000130C00000000000000000000000000000300000000003A04100404002A000000028F888000028F8880000000000000000000000000000000000000000000080000000000000000000C0000008080000000000000000000002200800000000FF3000A000000000000D30C0000028E43300CC284800C000000000030F0000C0000400030000";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~11 (
// Equation(s):
// \plat|cpu|cpu|F_iw~11_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [17] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [17] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~11 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \plat|cpu|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[11]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[11]~feeder_combout  = ( \plat|cpu|cpu|D_iw [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N40
dffeas \plat|cpu|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[9]~feeder_combout  = \plat|cpu|cpu|Add2~33_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Add2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[9]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|cpu|cpu|F_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N41
dffeas \plat|cpu|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~33_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030007D591A4B88000000008214EA831301500F0030000C00C2040300304100100EE0388021FF0D234E3D75FFE3D753FEBC000AC040CAD04CC0014C8B5C03300053208834133001418820835C00CC00447008080E455554020000001090240902100000C00040000024020002001000020040204111550120411155010800001009001010090010100900101009001010000004203030303155544A226222262222264444444444444444480200800155AFD0220022030303030AD33C084008AC07080F804C230C50000000C571F400DD4000C00020028";
// synopsys translate_on

// Location: FF_X33_Y10_N14
dffeas \plat|cpu|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [11] & ((!\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw [14] & !\plat|cpu|cpu|D_iw [12])) # 
// (\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [14])))) # (\plat|cpu|cpu|D_iw [11] & (((!\plat|cpu|cpu|D_iw [14]) # (\plat|cpu|cpu|D_iw [12])))) ) ) ) # ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [11] & ((!\plat|cpu|cpu|D_iw [12])))) # (\plat|cpu|cpu|D_iw [16] & ((!\plat|cpu|cpu|D_iw [14] & ((\plat|cpu|cpu|D_iw [12]))) # (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw 
// [12])))) ) ) ) # ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw [12] & ((!\plat|cpu|cpu|D_iw [16]) # (\plat|cpu|cpu|D_iw [14])))) ) ) ) # ( 
// !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw [14] $ (\plat|cpu|cpu|D_iw [12])))) # (\plat|cpu|cpu|D_iw [16] & (((\plat|cpu|cpu|D_iw [11] & 
// !\plat|cpu|cpu|D_iw [14])) # (\plat|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h905D00232650B437;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[2]~2 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[2]~2_combout  = ( \plat|cpu|cpu|D_iw[19]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|cpu|cpu|D_iw [24]) ) ) # ( !\plat|cpu|cpu|D_iw[19]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [24] & 
// \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [24]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[2]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[2]~2 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|cpu|cpu|D_dst_regnum[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[2]~3 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[2]~3_combout  = ( \plat|cpu|cpu|D_dst_regnum[2]~2_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[2]~2_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( \plat|cpu|cpu|D_dst_regnum[2]~2_combout 
//  & ( !\plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[2]~2_combout  & ( !\plat|cpu|cpu|Equal0~9_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|cpu|cpu|D_dst_regnum[2]~2_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[2]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[2]~3 .lut_mask = 64'hCDCFFFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N50
dffeas \plat|cpu|cpu|R_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[10]~9 (
// Equation(s):
// \plat|cpu|cpu|R_src1[10]~9_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [14])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~29_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw [14]))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~29_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|D_iw [14]),
	.datac(!\plat|cpu|cpu|Add0~29_sumout ),
	.datad(!\plat|cpu|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[10]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[10]~9 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \plat|cpu|cpu|R_src1[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N43
dffeas \plat|cpu|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[10]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[8]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[8]~feeder_combout  = \plat|cpu|cpu|Add2~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[8]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|F_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N37
dffeas \plat|cpu|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[8]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~29_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N16
dffeas \plat|cpu|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[1]~0_combout  = ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [23] ) ) # ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [18]),
	.datad(!\plat|cpu|cpu|D_iw [23]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|cpu|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[1]~1_combout  = ( \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( ((\plat|cpu|cpu|D_dst_regnum[1]~0_combout  & !\plat|cpu|cpu|Equal0~0_combout )) # 
// (\plat|cpu|cpu|Equal0~9_combout ) ) ) ) # ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( ((\plat|cpu|cpu|D_dst_regnum[1]~0_combout  & ((!\plat|cpu|cpu|Equal0~0_combout ) # 
// (!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) # (\plat|cpu|cpu|Equal0~9_combout ) ) ) ) # ( \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) ) # ( 
// !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) )

	.dataa(!\plat|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datab(!\plat|cpu|cpu|Equal0~9_combout ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h3333333377737373;
defparam \plat|cpu|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N8
dffeas \plat|cpu|cpu|R_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[9]~8 (
// Equation(s):
// \plat|cpu|cpu|R_src1[9]~8_combout  = ( \plat|cpu|cpu|Add0~25_sumout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|R_src1~0_combout ) # (\plat|cpu|cpu|D_iw 
// [13])) ) ) ) # ( !\plat|cpu|cpu|Add0~25_sumout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw [13]))) ) ) ) # ( 
// \plat|cpu|cpu|Add0~25_sumout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw [13])) # (\plat|cpu|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|cpu|cpu|Add0~25_sumout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (\plat|cpu|cpu|R_src1~1_combout  & (\plat|cpu|cpu|D_iw [13] & !\plat|cpu|cpu|R_src1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|R_src1~0_combout ),
	.datae(!\plat|cpu|cpu|Add0~25_sumout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[9]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[9]~8 .lut_mask = 64'h030003FFCF00CFFF;
defparam \plat|cpu|cpu|R_src1[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \plat|cpu|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[9]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[7]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[7]~feeder_combout  = ( \plat|cpu|cpu|Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[7]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N47
dffeas \plat|cpu|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[7]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~0 (
// Equation(s):
// \plat|cpu|cpu|F_iw~0_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [11] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [11] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N40
dffeas \plat|cpu|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [16] & ((!\plat|cpu|cpu|D_iw [11] & ((!\plat|cpu|cpu|D_iw [12]))) # (\plat|cpu|cpu|D_iw [11] & 
// (!\plat|cpu|cpu|D_iw [14])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h0000541000000000;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[0]~4 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[0]~4_combout  = ( \plat|cpu|cpu|D_iw [17] & ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [22] ) ) ) # ( !\plat|cpu|cpu|D_iw [17] & ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [22] ) ) ) 
// # ( \plat|cpu|cpu|D_iw [17] & ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [22]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [17]),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[0]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[0]~4 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \plat|cpu|cpu|D_dst_regnum[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[0]~5 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[0]~5_combout  = ( \plat|cpu|cpu|D_dst_regnum[0]~4_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[0]~4_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( \plat|cpu|cpu|D_dst_regnum[0]~4_combout 
//  & ( !\plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[0]~4_combout  & ( !\plat|cpu|cpu|Equal0~9_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|cpu|cpu|D_dst_regnum[0]~4_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[0]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[0]~5 .lut_mask = 64'hCDCFFFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N53
dffeas \plat|cpu|cpu|R_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N26
dffeas \plat|cpu|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N51
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[6]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[6]~feeder_combout  = ( \plat|cpu|cpu|Add2~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[6]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N53
dffeas \plat|cpu|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[6]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~1 (
// Equation(s):
// \plat|cpu|cpu|F_iw~1_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [13] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [13] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|intr_req~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~1 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|cpu|cpu|F_iw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \plat|cpu|cpu|D_iw[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[7]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[7]~feeder_combout  = \plat|cpu|cpu|D_iw[13]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N16
dffeas \plat|cpu|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[7]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[9]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[5]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[5]~feeder_combout  = ( \plat|cpu|cpu|Add2~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \plat|cpu|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030010514144202AAAAAAAA1A0080060645506A49AA044926A8020249AA00002108816005808A580008A941A28A9412292C12A0A80280880AA00028220222A8000A22A22202A8002888A2220222AA00222401A2481555550415555541164591645A52062206220520AA28A92868086A54800406189815040618981504116010401160104011601040116010401160104058041041414141455554580000008080000000000000000000002200801555540AA2006A441414141410A2084000028A86205A16008258155555559560B400995555955560000";
// synopsys translate_on

// Location: FF_X33_Y12_N14
dffeas \plat|cpu|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~0 (
// Equation(s):
// \plat|cpu|cpu|Equal0~0_combout  = ( \plat|cpu|cpu|D_iw [3] & ( !\plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [5] & (!\plat|cpu|cpu|D_iw [0] & (\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw [4]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [5]),
	.datab(!\plat|cpu|cpu|D_iw [0]),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw [4]),
	.datae(!\plat|cpu|cpu|D_iw [3]),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~0 .lut_mask = 64'h0000000400000000;
defparam \plat|cpu|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~13 (
// Equation(s):
// \plat|cpu|cpu|Equal0~13_combout  = ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [0] & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw [3]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw [3]),
	.datae(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~13 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu|cpu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout  = ( \plat|cpu|cpu|Equal62~13_combout  & ( (!\plat|cpu|cpu|Equal0~0_combout  & !\plat|cpu|cpu|Equal0~13_combout ) ) ) # ( !\plat|cpu|cpu|Equal62~13_combout  & ( (!\plat|cpu|cpu|Equal0~13_combout  & 
// ((!\plat|cpu|cpu|Equal0~0_combout ) # (!\plat|cpu|cpu|Equal62~12_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|Equal62~12_combout ),
	.datad(!\plat|cpu|cpu|Equal0~13_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hFC00FC00CC00CC00;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [16] & ( (\plat|cpu|cpu|D_iw [11] & ((!\plat|cpu|cpu|D_iw [15] & (\plat|cpu|cpu|D_iw [12] & \plat|cpu|cpu|D_iw [14])) # 
// (\plat|cpu|cpu|D_iw [15] & ((!\plat|cpu|cpu|D_iw [14]))))) ) ) ) # ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [16] & ( (\plat|cpu|cpu|D_iw [15] & ((!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [11] & \plat|cpu|cpu|D_iw [14])) # 
// (\plat|cpu|cpu|D_iw [12] & ((!\plat|cpu|cpu|D_iw [14]))))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw [15]),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw [14]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h0000000003201104;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [16] & ( (!\plat|cpu|cpu|D_iw [15] & (\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw [12] & \plat|cpu|cpu|D_iw [14]))) # 
// (\plat|cpu|cpu|D_iw [15] & (((!\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw [14])))) ) ) ) # ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [16] & ( (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw [15] & (!\plat|cpu|cpu|D_iw [12] $ 
// (\plat|cpu|cpu|D_iw [14])))) # (\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw [15] & (!\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw [15]),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw [14]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h9008300400000000;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [15] & (\plat|cpu|cpu|D_iw [16] & ((!\plat|cpu|cpu|D_iw [11]) # (!\plat|cpu|cpu|D_iw [14])))) ) ) ) # ( 
// !\plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [11] & ((!\plat|cpu|cpu|D_iw [15] & (\plat|cpu|cpu|D_iw [16] & !\plat|cpu|cpu|D_iw [14])) # (\plat|cpu|cpu|D_iw [15] & (!\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw 
// [14])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw [15]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw [14]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h04100C0800000000;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~6 (
// Equation(s):
// \plat|cpu|cpu|Equal62~6_combout  = ( !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [11] & ( (\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [15] & \plat|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [14]),
	.datac(!\plat|cpu|cpu|D_iw [15]),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~6 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~6 .lut_mask = 64'h0000000000100000;
defparam \plat|cpu|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [15] & (\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw [14])) ) ) ) # ( !\plat|cpu|cpu|D_iw [12] & ( 
// \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw [15] & (\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw [15]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw [14]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0000000000020003;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\plat|cpu|cpu|Equal62~6_combout  & ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & ( (!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & 
// (!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal62~6_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8080000000000000;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~7 (
// Equation(s):
// \plat|cpu|cpu|Equal62~7_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw [11]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~7 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~7 .lut_mask = 64'h0000000000000004;
defparam \plat|cpu|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout  = (!\plat|cpu|cpu|Equal62~11_combout  & (!\plat|cpu|cpu|Equal62~7_combout  & !\plat|cpu|cpu|Equal62~10_combout ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Equal62~11_combout ),
	.datac(!\plat|cpu|cpu|Equal62~7_combout ),
	.datad(!\plat|cpu|cpu|Equal62~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'hC000C000C000C000;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~2_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw [16])) ) ) ) # ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( 
// !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [12] & \plat|cpu|cpu|D_iw [16])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0000040400004040;
defparam \plat|cpu|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~8 (
// Equation(s):
// \plat|cpu|cpu|Equal62~8_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw [14] & !\plat|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~8 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~8 .lut_mask = 64'h0000000000004000;
defparam \plat|cpu|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~1_combout  = ( !\plat|cpu|cpu|D_ctrl_exception~5_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~4_combout  & (!\plat|cpu|cpu|Equal0~11_combout  & (!\plat|cpu|cpu|Equal0~12_combout  & !\plat|cpu|cpu|D_ctrl_exception~6_combout 
// ))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_exception~4_combout ),
	.datab(!\plat|cpu|cpu|Equal0~11_combout ),
	.datac(!\plat|cpu|cpu|Equal0~12_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_exception~6_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_exception~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~1 .lut_mask = 64'h8000800000000000;
defparam \plat|cpu|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout  = ( \plat|cpu|cpu|D_ctrl_exception~1_combout  & ( (!\plat|cpu|cpu|Equal0~9_combout  & ((!\plat|cpu|cpu|Equal0~0_combout ) # ((!\plat|cpu|cpu|D_ctrl_retaddr~2_combout  & !\plat|cpu|cpu|Equal62~8_combout )))) 
// ) )

	.dataa(!\plat|cpu|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.datac(!\plat|cpu|cpu|Equal62~8_combout ),
	.datad(!\plat|cpu|cpu|Equal0~9_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_exception~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'h00000000EA00EA00;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout  = ( \plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout  & ( (!\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & ((!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # 
// (!\plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout )))) ) ) # ( !\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout  )

	.dataa(!\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFFFFFFFFBBBABBBA;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[0]~5_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & 
// ((\plat|cpu|cpu|R_src2_lo~0_combout ) # (\plat|cpu|cpu|D_iw [6])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  
// & (\plat|cpu|cpu|D_iw [6] & !\plat|cpu|cpu|R_src2_lo~0_combout ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [6]),
	.datad(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[0]~5 .lut_mask = 64'h0800080008880888;
defparam \plat|cpu|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N37
dffeas \plat|cpu|cpu|E_src2[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout  = ( \plat|cpu|cpu|E_src2[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\plat|cpu|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N13
dffeas \plat|cpu|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|Add3~3 (
// Equation(s):
// \plat|cpu|cpu|Add3~3_combout  = !\plat|cpu|cpu|E_shift_rot_cnt [0] $ (\plat|cpu|cpu|E_shift_rot_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datad(!\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~3 .lut_mask = 64'hF00FF00FF00FF00F;
defparam \plat|cpu|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N55
dffeas \plat|cpu|cpu|E_src2[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N37
dffeas \plat|cpu|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~3_combout ),
	.asdata(\plat|cpu|cpu|E_src2[1]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add3~2 (
// Equation(s):
// \plat|cpu|cpu|Add3~2_combout  = ( \plat|cpu|cpu|E_shift_rot_cnt [2] & ( \plat|cpu|cpu|E_shift_rot_cnt [0] ) ) # ( \plat|cpu|cpu|E_shift_rot_cnt [2] & ( !\plat|cpu|cpu|E_shift_rot_cnt [0] & ( \plat|cpu|cpu|E_shift_rot_cnt [1] ) ) ) # ( 
// !\plat|cpu|cpu|E_shift_rot_cnt [2] & ( !\plat|cpu|cpu|E_shift_rot_cnt [0] & ( !\plat|cpu|cpu|E_shift_rot_cnt [1] ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~2 .lut_mask = 64'hAAAA55550000FFFF;
defparam \plat|cpu|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N28
dffeas \plat|cpu|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~2_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N57
cyclonev_lcell_comb \plat|cpu|cpu|Add3~1 (
// Equation(s):
// \plat|cpu|cpu|Add3~1_combout  = ( \plat|cpu|cpu|E_shift_rot_cnt [2] & ( \plat|cpu|cpu|E_shift_rot_cnt [3] ) ) # ( !\plat|cpu|cpu|E_shift_rot_cnt [2] & ( !\plat|cpu|cpu|E_shift_rot_cnt [3] $ (((\plat|cpu|cpu|E_shift_rot_cnt [0]) # 
// (\plat|cpu|cpu|E_shift_rot_cnt [1]))) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.datab(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~1 .lut_mask = 64'h8877887700FF00FF;
defparam \plat|cpu|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N59
dffeas \plat|cpu|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~1_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_stall~1 (
// Equation(s):
// \plat|cpu|cpu|E_stall~1_combout  = (!\plat|cpu|cpu|E_shift_rot_cnt [1] & (!\plat|cpu|cpu|E_shift_rot_cnt [0] & (!\plat|cpu|cpu|E_shift_rot_cnt [2] & !\plat|cpu|cpu|E_shift_rot_cnt [3])))

	.dataa(!\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.datab(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datac(!\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.datad(!\plat|cpu|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_stall~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_stall~1 .lut_mask = 64'h8000800080008000;
defparam \plat|cpu|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|Add3~0 (
// Equation(s):
// \plat|cpu|cpu|Add3~0_combout  = ( !\plat|cpu|cpu|E_shift_rot_cnt [4] & ( \plat|cpu|cpu|E_stall~1_combout  ) ) # ( \plat|cpu|cpu|E_shift_rot_cnt [4] & ( !\plat|cpu|cpu|E_stall~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_shift_rot_cnt [4]),
	.dataf(!\plat|cpu|cpu|E_stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \plat|cpu|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N41
dffeas \plat|cpu|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~0_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_stall~2 (
// Equation(s):
// \plat|cpu|cpu|E_stall~2_combout  = ( \plat|cpu|cpu|E_stall~1_combout  & ( \plat|cpu|cpu|E_new_inst~q  & ( (\plat|cpu|cpu|E_valid_from_R~q  & \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_stall~1_combout  & ( 
// \plat|cpu|cpu|E_new_inst~q  & ( (\plat|cpu|cpu|E_valid_from_R~q  & \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( \plat|cpu|cpu|E_stall~1_combout  & ( !\plat|cpu|cpu|E_new_inst~q  & ( (\plat|cpu|cpu|E_shift_rot_cnt [4] & 
// (\plat|cpu|cpu|E_valid_from_R~q  & \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|E_stall~1_combout  & ( !\plat|cpu|cpu|E_new_inst~q  & ( (\plat|cpu|cpu|E_valid_from_R~q  & \plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_cnt [4]),
	.datac(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|E_stall~1_combout ),
	.dataf(!\plat|cpu|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_stall~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_stall~2 .lut_mask = 64'h000F0003000F000F;
defparam \plat|cpu|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \plat|cpu|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|E_new_inst~q  & !\plat|cpu|cpu|av_ld_waiting_for_data~q )) ) ) # ( 
// !\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( ((\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|E_new_inst~q )) # (\plat|cpu|cpu|av_ld_waiting_for_data~q ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_new_inst~q ),
	.datad(!\plat|cpu|cpu|av_ld_waiting_for_data~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h05FF05FF05000500;
defparam \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_stall~0 (
// Equation(s):
// \plat|cpu|cpu|E_stall~0_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( \plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((\plat|cpu|cpu|E_valid_from_R~q  & ((!\plat|cpu|cpu|D_ctrl_mem32~0_combout ) # (\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout 
// )))) # (\plat|cpu|cpu|E_new_inst~q ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_ld~q  & ( !\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((\plat|cpu|cpu|E_valid_from_R~q  & \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout )) # (\plat|cpu|cpu|E_new_inst~q ) ) 
// ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datab(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datac(!\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datad(!\plat|cpu|cpu|E_new_inst~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_stall~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_stall~0 .lut_mask = 64'h000003FF000023FF;
defparam \plat|cpu|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & 
// (((!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout )) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .lut_mask = 64'h3333333333313331;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_valid_from_R~0 (
// Equation(s):
// \plat|cpu|cpu|E_valid_from_R~0_combout  = ( \plat|cpu|cpu|d_write_nxt~0_combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|cpu|cpu|d_write_nxt~0_combout  & ( 
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( ((\plat|cpu|cpu|E_stall~0_combout ) # (\plat|cpu|cpu|E_stall~2_combout )) # (\plat|cpu|cpu|R_valid~q ) ) ) ) # ( \plat|cpu|cpu|d_write_nxt~0_combout  & ( 
// !\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|cpu|cpu|d_write_nxt~0_combout  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( (((\plat|cpu|cpu|E_stall~0_combout ) # 
// (\plat|cpu|cpu|d_write~q )) # (\plat|cpu|cpu|E_stall~2_combout )) # (\plat|cpu|cpu|R_valid~q ) ) ) )

	.dataa(!\plat|cpu|cpu|R_valid~q ),
	.datab(!\plat|cpu|cpu|E_stall~2_combout ),
	.datac(!\plat|cpu|cpu|d_write~q ),
	.datad(!\plat|cpu|cpu|E_stall~0_combout ),
	.datae(!\plat|cpu|cpu|d_write_nxt~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_valid_from_R~0 .lut_mask = 64'h7FFFFFFF77FFFFFF;
defparam \plat|cpu|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \plat|cpu|cpu|E_valid_from_R (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~0_combout  = ( !\plat|cpu|cpu|Equal62~7_combout  & ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal62~7_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hFFFF000000000000;
defparam \plat|cpu|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~3_combout  = ( \plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [14] & (\plat|cpu|cpu|D_iw [11] & (\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [16]))) ) ) ) # ( 
// !\plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [14] & (\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [16])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [16]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h000A000200000000;
defparam \plat|cpu|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~1_combout  = ( \plat|cpu|cpu|D_ctrl_retaddr~3_combout  & ( ((!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ) # (\plat|cpu|cpu|Equal0~0_combout )) # (\plat|cpu|cpu|Equal0~10_combout ) ) ) # ( 
// !\plat|cpu|cpu|D_ctrl_retaddr~3_combout  & ( ((!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ) # ((!\plat|cpu|cpu|D_ctrl_retaddr~0_combout  & \plat|cpu|cpu|Equal0~0_combout ))) # (\plat|cpu|cpu|Equal0~10_combout ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datab(!\plat|cpu|cpu|Equal0~10_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hF3FBF3FBF3FFF3FF;
defparam \plat|cpu|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N10
dffeas \plat|cpu|cpu|R_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_src1~0 (
// Equation(s):
// \plat|cpu|cpu|R_src1~0_combout  = ( \plat|cpu|cpu|R_ctrl_br~q  & ( ((\plat|cpu|cpu|R_valid~DUPLICATE_q  & \plat|cpu|cpu|R_ctrl_retaddr~q )) # (\plat|cpu|cpu|E_valid_from_R~q ) ) ) # ( !\plat|cpu|cpu|R_ctrl_br~q  & ( (\plat|cpu|cpu|R_valid~DUPLICATE_q  & 
// \plat|cpu|cpu|R_ctrl_retaddr~q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_valid~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_retaddr~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \plat|cpu|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[6]~15 (
// Equation(s):
// \plat|cpu|cpu|R_src1[6]~15_combout  = ( \plat|cpu|cpu|Add0~53_sumout  & ( ((!\plat|cpu|cpu|R_src1~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|D_iw [10])))) # (\plat|cpu|cpu|R_src1~0_combout ) ) ) # ( !\plat|cpu|cpu|Add0~53_sumout  & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (\plat|cpu|cpu|R_src1~1_combout  & ((\plat|cpu|cpu|D_iw [10]))))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datad(!\plat|cpu|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[6]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[6]~15 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \plat|cpu|cpu|R_src1[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N32
dffeas \plat|cpu|cpu|E_src1[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[6]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[4]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[4]~feeder_combout  = ( \plat|cpu|cpu|Add2~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[4]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N56
dffeas \plat|cpu|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~53_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~4 (
// Equation(s):
// \plat|cpu|cpu|F_iw~4_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [16] & ( \plat|cpu|cpu|intr_req~combout  ) ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [16] & ( \plat|cpu|cpu|intr_req~combout  ) ) # ( 
// \plat|rom|the_altsyncram|auto_generated|q_a [16] & ( !\plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rom|the_altsyncram|auto_generated|q_a [16]),
	.dataf(!\plat|cpu|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~4 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N34
dffeas \plat|cpu|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~2_combout  = ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [12]) # ((!\plat|cpu|cpu|D_iw [14] & \plat|cpu|cpu|D_iw [11])) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~2 .lut_mask = 64'h0000F2F20000F2F2;
defparam \plat|cpu|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~3_combout  = ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|D_ctrl_retaddr~0_combout  & ( (\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|Equal0~0_combout  & 
// \plat|cpu|cpu|D_ctrl_exception~2_combout ))) ) ) ) # ( !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|D_ctrl_retaddr~0_combout  ) ) # ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( !\plat|cpu|cpu|D_ctrl_retaddr~0_combout  & ( 
// \plat|cpu|cpu|Equal0~0_combout  ) ) ) # ( !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( !\plat|cpu|cpu|D_ctrl_retaddr~0_combout  ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_exception~2_combout ),
	.datae(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~3 .lut_mask = 64'hFFFF0F0FFFFF0004;
defparam \plat|cpu|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N43
dffeas \plat|cpu|cpu|R_ctrl_exception (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_exception~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|R_ctrl_break_nxt (
// Equation(s):
// \plat|cpu|cpu|R_ctrl_break_nxt~combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|Equal62~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_ctrl_break_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_break_nxt .extended_lut = "off";
defparam \plat|cpu|cpu|R_ctrl_break_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu|cpu|R_ctrl_break_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N31
dffeas \plat|cpu|cpu|R_ctrl_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_ctrl_break_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  = ( !\plat|cpu|cpu|R_ctrl_break~q  & ( !\plat|cpu|cpu|R_ctrl_exception~q  ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_exception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_no_crst_nxt[3]~1 (
// Equation(s):
// \plat|cpu|cpu|F_pc_no_crst_nxt[3]~1_combout  = ( \plat|cpu|cpu|Add0~57_sumout  & ( (!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ) # ((\plat|cpu|cpu|Add2~57_sumout ) # (\plat|cpu|cpu|F_pc_sel_nxt~0_combout )) ) ) # ( !\plat|cpu|cpu|Add0~57_sumout  & ( 
// (!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ) # ((!\plat|cpu|cpu|F_pc_sel_nxt~0_combout  & \plat|cpu|cpu|Add2~57_sumout )) ) )

	.dataa(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datad(!\plat|cpu|cpu|Add2~57_sumout ),
	.datae(!\plat|cpu|cpu|Add0~57_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_no_crst_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[3]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[3]~1 .lut_mask = 64'hAAFAAFFFAAFAAFFF;
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N40
dffeas \plat|cpu|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc_no_crst_nxt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~8 (
// Equation(s):
// \plat|cpu|cpu|F_iw~8_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [5] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [5] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~8 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~8 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N16
dffeas \plat|cpu|cpu|D_iw[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_hi_imm16~0_combout  = ( !\plat|cpu|cpu|D_iw [0] & ( \plat|cpu|cpu|D_iw [3] & ( (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw [1])) ) ) ) # ( !\plat|cpu|cpu|D_iw [0] & ( !\plat|cpu|cpu|D_iw [3] & ( 
// (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw [1]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(!\plat|cpu|cpu|D_iw [0]),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0100000003000000;
defparam \plat|cpu|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N49
dffeas \plat|cpu|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[4]~3 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[4]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ((\plat|cpu|cpu|D_iw [10]) # 
// (\plat|cpu|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_src2_lo~0_combout  & (\plat|cpu|cpu|D_iw [10] & 
// !\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datac(!\plat|cpu|cpu|D_iw [10]),
	.datad(!\plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[4]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[4]~3 .lut_mask = 64'h080008002A002A00;
defparam \plat|cpu|cpu|R_src2_lo[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N52
dffeas \plat|cpu|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[2]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[2]~feeder_combout  = ( \plat|cpu|cpu|Add2~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[2]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \plat|cpu|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[2]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~9_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~5 (
// Equation(s):
// \plat|cpu|cpu|F_iw~5_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [1] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [1] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~5 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N52
dffeas \plat|cpu|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_jmp_direct~0_combout  = ( !\plat|cpu|cpu|D_iw [2] & ( !\plat|cpu|cpu|D_iw [3] & ( (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8080000000000000;
defparam \plat|cpu|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N17
dffeas \plat|cpu|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \plat|cpu|cpu|R_src1~1 (
// Equation(s):
// \plat|cpu|cpu|R_src1~1_combout  = ( \plat|cpu|cpu|E_valid_from_R~q  & ( \plat|cpu|cpu|R_ctrl_jmp_direct~q  ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1~1 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1~1 .lut_mask = 64'h0000000033333333;
defparam \plat|cpu|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[3]~3 (
// Equation(s):
// \plat|cpu|cpu|R_src1[3]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [7])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~5_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|D_iw [7])))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~5_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu|cpu|Add0~5_sumout ),
	.datad(!\plat|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[3]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[3]~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|R_src1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N23
dffeas \plat|cpu|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[1]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[1]~feeder_combout  = \plat|cpu|cpu|Add2~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[1]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|F_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N49
dffeas \plat|cpu|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~5_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [11],\plat|cpu|cpu|F_pc [10],\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000030009FA6100FCF3F30F3F0ECB83FCB080AA0B08ECF20823B3C8C288ECF230AC2A332B00ACBF3A23FCFFEBE3CFFEBE3CCC003FFFCD30FFECB380270FFFFB2CE009C033F3FB2CC01BE00CFF3FFB3B3007B8822F3A32AAAAA28AAAAAA822B8AE2B8AFA30B330B330A30CF3CFE3CBF5CBFA8C2188BEFEFEAD88BEFEFEAD8A2BC2D8B22BC2D8B22BC2D8B22BC2D8B22BC2D8BAF0B628A8A8A8A8AAAAAA3333333F3F333330C000000000000003FC3F0EAAAA8CC3733BFB8A8A8A8A8AC34088AAAAFF3C83CAFEBCCCBA32AAAAAAAEA8C2801E2AAAAEAAA8003A";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~7 (
// Equation(s):
// \plat|cpu|cpu|F_iw~7_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [4] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [4] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~7 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~7 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N38
dffeas \plat|cpu|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_subtract~0_combout  = ( \plat|cpu|cpu|D_iw [1] & ( (!\plat|cpu|cpu|D_iw [3] & (\plat|cpu|cpu|D_iw [4] & (!\plat|cpu|cpu|D_iw [0] & \plat|cpu|cpu|D_iw [2]))) ) ) # ( !\plat|cpu|cpu|D_iw [1] & ( (!\plat|cpu|cpu|D_iw [3] & 
// (\plat|cpu|cpu|D_iw [4] & (!\plat|cpu|cpu|D_iw [0] & !\plat|cpu|cpu|D_iw [2]))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [4]),
	.datac(!\plat|cpu|cpu|D_iw [0]),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h2000200000200020;
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_subtract~2_combout  = ( \plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw [4] & (\plat|cpu|cpu|D_iw [3] & !\plat|cpu|cpu|D_iw [0]))) ) ) # ( !\plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [1] & 
// (!\plat|cpu|cpu|D_iw [4] & (\plat|cpu|cpu|D_iw [3] & !\plat|cpu|cpu|D_iw [0]))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw [4]),
	.datac(!\plat|cpu|cpu|D_iw [3]),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0800080004000400;
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_subtract~1_combout  = ( !\plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [11])) # (\plat|cpu|cpu|D_iw [14] & 
// (\plat|cpu|cpu|D_iw [11] & \plat|cpu|cpu|D_iw [16])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [14] & (!\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw[13]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [14]),
	.datab(!\plat|cpu|cpu|D_iw [11]),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h4400000089000000;
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_sub~0 (
// Equation(s):
// \plat|cpu|cpu|E_alu_sub~0_combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|R_valid~DUPLICATE_q  & ( ((\plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ) # (\plat|cpu|cpu|D_ctrl_alu_subtract~2_combout )) # 
// (\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ) ) ) ) # ( !\plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|R_valid~DUPLICATE_q  & ( (\plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ) # (\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.datae(!\plat|cpu|cpu|Equal0~0_combout ),
	.dataf(!\plat|cpu|cpu|R_valid~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_sub~0 .lut_mask = 64'h000000005F5F5FFF;
defparam \plat|cpu|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N28
dffeas \plat|cpu|cpu|E_alu_sub (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[0]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[0]~feeder_combout  = ( \plat|cpu|cpu|Add2~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N50
dffeas \plat|cpu|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[0]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~2 (
// Equation(s):
// \plat|cpu|cpu|F_iw~2_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [14] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [14] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|intr_req~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rom|the_altsyncram|auto_generated|q_a [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~2 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~2 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \plat|cpu|cpu|F_iw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \plat|cpu|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op_raw[0]~1_combout  = (!\plat|cpu|cpu|Equal0~0_combout  & (\plat|cpu|cpu|D_iw [3])) # (\plat|cpu|cpu|Equal0~0_combout  & ((\plat|cpu|cpu|D_iw [14])))

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h550F550F550F550F;
defparam \plat|cpu|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N52
dffeas \plat|cpu|cpu|R_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \plat|cpu|cpu|R_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|Add2~65 (
// Equation(s):
// \plat|cpu|cpu|Add2~65_sumout  = SUM(( \plat|cpu|cpu|E_alu_sub~q  ) + ( GND ) + ( \plat|cpu|cpu|Add2~74  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~65 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~65 .lut_mask = 64'h0000FFFF00005555;
defparam \plat|cpu|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~0 (
// Equation(s):
// \plat|cpu|cpu|Equal127~0_combout  = ( !\plat|cpu|cpu|E_logic_result[22]~20_combout  & ( !\plat|cpu|cpu|E_logic_result[23]~19_combout  & ( (!\plat|cpu|cpu|E_logic_result[20]~22_combout  & !\plat|cpu|cpu|E_logic_result[21]~21_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_logic_result[20]~22_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[21]~21_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_logic_result[22]~20_combout ),
	.dataf(!\plat|cpu|cpu|E_logic_result[23]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~0 .lut_mask = 64'hC0C0000000000000;
defparam \plat|cpu|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~1 (
// Equation(s):
// \plat|cpu|cpu|Equal127~1_combout  = ( !\plat|cpu|cpu|E_logic_result[1]~18_combout  & ( (\plat|cpu|cpu|Equal127~0_combout  & (!\plat|cpu|cpu|E_logic_result[17]~17_combout  & (!\plat|cpu|cpu|E_logic_result[19]~15_combout  & 
// !\plat|cpu|cpu|E_logic_result[18]~16_combout ))) ) )

	.dataa(!\plat|cpu|cpu|Equal127~0_combout ),
	.datab(!\plat|cpu|cpu|E_logic_result[17]~17_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[19]~15_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[18]~16_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~1 .lut_mask = 64'h4000400000000000;
defparam \plat|cpu|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~2 (
// Equation(s):
// \plat|cpu|cpu|Equal127~2_combout  = ( !\plat|cpu|cpu|E_logic_result[8]~4_combout  & ( !\plat|cpu|cpu|E_logic_result[15]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_logic_result[15]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[8]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|cpu|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~3 (
// Equation(s):
// \plat|cpu|cpu|Equal127~3_combout  = ( !\plat|cpu|cpu|E_logic_result[7]~3_combout  & ( (!\plat|cpu|cpu|E_logic_result[3]~1_combout  & (!\plat|cpu|cpu|E_logic_result[6]~13_combout  & !\plat|cpu|cpu|E_logic_result[2]~0_combout )) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[3]~1_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_logic_result[6]~13_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[2]~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~3 .lut_mask = 64'hA000A00000000000;
defparam \plat|cpu|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N0
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~4 (
// Equation(s):
// \plat|cpu|cpu|Equal127~4_combout  = ( !\plat|cpu|cpu|E_logic_result[4]~2_combout  & ( !\plat|cpu|cpu|E_logic_result[10]~7_combout  & ( (!\plat|cpu|cpu|E_logic_result[9]~6_combout  & (\plat|cpu|cpu|Equal127~2_combout  & (\plat|cpu|cpu|Equal127~3_combout  & 
// !\plat|cpu|cpu|E_logic_result[5]~14_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[9]~6_combout ),
	.datab(!\plat|cpu|cpu|Equal127~2_combout ),
	.datac(!\plat|cpu|cpu|Equal127~3_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[5]~14_combout ),
	.datae(!\plat|cpu|cpu|E_logic_result[4]~2_combout ),
	.dataf(!\plat|cpu|cpu|E_logic_result[10]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~4 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~4 .lut_mask = 64'h0200000000000000;
defparam \plat|cpu|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~6 (
// Equation(s):
// \plat|cpu|cpu|Equal127~6_combout  = ( !\plat|cpu|cpu|E_logic_result[13]~10_combout  & ( (!\plat|cpu|cpu|E_logic_result[0]~31_combout  & (!\plat|cpu|cpu|E_logic_result[16]~12_combout  & !\plat|cpu|cpu|E_logic_result[14]~11_combout )) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[0]~31_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_logic_result[16]~12_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[14]~11_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[13]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~6 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~6 .lut_mask = 64'hA000A00000000000;
defparam \plat|cpu|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N6
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~5 (
// Equation(s):
// \plat|cpu|cpu|Equal127~5_combout  = ( !\plat|cpu|cpu|E_logic_result[28]~30_combout  & ( !\plat|cpu|cpu|E_logic_result[29]~29_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_logic_result[29]~29_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_logic_result[28]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~5 .lut_mask = 64'hF0F00000F0F00000;
defparam \plat|cpu|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N48
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~7 (
// Equation(s):
// \plat|cpu|cpu|Equal127~7_combout  = ( !\plat|cpu|cpu|E_logic_result[26]~28_combout  & ( \plat|cpu|cpu|Equal127~5_combout  & ( (!\plat|cpu|cpu|E_logic_result[27]~27_combout  & (\plat|cpu|cpu|Equal127~6_combout  & 
// (!\plat|cpu|cpu|E_logic_result[31]~25_combout  & !\plat|cpu|cpu|E_logic_result[30]~26_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[27]~27_combout ),
	.datab(!\plat|cpu|cpu|Equal127~6_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[31]~25_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[30]~26_combout ),
	.datae(!\plat|cpu|cpu|E_logic_result[26]~28_combout ),
	.dataf(!\plat|cpu|cpu|Equal127~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~7 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~7 .lut_mask = 64'h0000000020000000;
defparam \plat|cpu|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N42
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~8 (
// Equation(s):
// \plat|cpu|cpu|Equal127~8_combout  = ( \plat|cpu|cpu|Equal127~4_combout  & ( \plat|cpu|cpu|Equal127~7_combout  & ( (!\plat|cpu|cpu|E_logic_result[11]~8_combout  & (!\plat|cpu|cpu|E_logic_result[25]~23_combout  & 
// (!\plat|cpu|cpu|E_logic_result[24]~24_combout  & !\plat|cpu|cpu|E_logic_result[12]~9_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[11]~8_combout ),
	.datab(!\plat|cpu|cpu|E_logic_result[25]~23_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[24]~24_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[12]~9_combout ),
	.datae(!\plat|cpu|cpu|Equal127~4_combout ),
	.dataf(!\plat|cpu|cpu|Equal127~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~8 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~8 .lut_mask = 64'h0000000000008000;
defparam \plat|cpu|cpu|Equal127~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_cmp_result~0 (
// Equation(s):
// \plat|cpu|cpu|E_cmp_result~0_combout  = ( \plat|cpu|cpu|Equal127~8_combout  & ( (!\plat|cpu|cpu|R_compare_op [0] & ((!\plat|cpu|cpu|R_compare_op [1] & ((\plat|cpu|cpu|Equal127~1_combout ))) # (\plat|cpu|cpu|R_compare_op [1] & (\plat|cpu|cpu|Add2~65_sumout 
// )))) # (\plat|cpu|cpu|R_compare_op [0] & ((!\plat|cpu|cpu|R_compare_op [1] & (!\plat|cpu|cpu|Add2~65_sumout )) # (\plat|cpu|cpu|R_compare_op [1] & ((!\plat|cpu|cpu|Equal127~1_combout ))))) ) ) # ( !\plat|cpu|cpu|Equal127~8_combout  & ( 
// (!\plat|cpu|cpu|Add2~65_sumout  & (\plat|cpu|cpu|R_compare_op [0])) # (\plat|cpu|cpu|Add2~65_sumout  & ((\plat|cpu|cpu|R_compare_op [1]))) ) )

	.dataa(!\plat|cpu|cpu|R_compare_op [0]),
	.datab(!\plat|cpu|cpu|R_compare_op [1]),
	.datac(!\plat|cpu|cpu|Add2~65_sumout ),
	.datad(!\plat|cpu|cpu|Equal127~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal127~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_cmp_result~0 .lut_mask = 64'h5353535353CA53CA;
defparam \plat|cpu|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N13
dffeas \plat|cpu|cpu|W_cmp_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~14 (
// Equation(s):
// \plat|cpu|cpu|Equal62~14_combout  = ( !\plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[13]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [14] & (\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw [14]),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw [15]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~14 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~14 .lut_mask = 64'h0000000001000000;
defparam \plat|cpu|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \plat|cpu|cpu|D_op_wrctl (
// Equation(s):
// \plat|cpu|cpu|D_op_wrctl~combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|Equal62~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_op_wrctl .extended_lut = "off";
defparam \plat|cpu|cpu|D_op_wrctl .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N47
dffeas \plat|cpu|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \plat|cpu|cpu|W_estatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \plat|cpu|cpu|Equal132~0 (
// Equation(s):
// \plat|cpu|cpu|Equal132~0_combout  = ( !\plat|cpu|cpu|D_iw [9] & ( !\plat|cpu|cpu|D_iw [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [9]),
	.dataf(!\plat|cpu|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal132~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal132~0 .lut_mask = 64'hFFFF000000000000;
defparam \plat|cpu|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal133~0 (
// Equation(s):
// \plat|cpu|cpu|Equal133~0_combout  = ( \plat|cpu|cpu|Equal132~0_combout  & ( (!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [6] & !\plat|cpu|cpu|D_iw [7])) ) )

	.dataa(!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [6]),
	.datac(!\plat|cpu|cpu|D_iw [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal133~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal133~0 .lut_mask = 64'h0000000020202020;
defparam \plat|cpu|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \plat|cpu|cpu|W_estatus_reg~q  & ( \plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_exception~q  & (((!\plat|cpu|cpu|R_ctrl_wrctl_inst~q )) # (\plat|cpu|cpu|E_src1 [0]))) # 
// (\plat|cpu|cpu|R_ctrl_exception~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|cpu|cpu|W_estatus_reg~q  & ( \plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_exception~q  & (\plat|cpu|cpu|E_src1 [0] & 
// (\plat|cpu|cpu|R_ctrl_wrctl_inst~q ))) # (\plat|cpu|cpu|R_ctrl_exception~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( \plat|cpu|cpu|W_estatus_reg~q  & ( !\plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_exception~q ) # 
// (\plat|cpu|cpu|W_status_reg_pie~q ) ) ) ) # ( !\plat|cpu|cpu|W_estatus_reg~q  & ( !\plat|cpu|cpu|Equal133~0_combout  & ( (\plat|cpu|cpu|W_status_reg_pie~q  & \plat|cpu|cpu|R_ctrl_exception~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_src1 [0]),
	.datab(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_exception~q ),
	.datae(!\plat|cpu|cpu|W_estatus_reg~q ),
	.dataf(!\plat|cpu|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h000FFF0F110FDD0F;
defparam \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N50
dffeas \plat|cpu|cpu|W_estatus_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_estatus_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_estatus_reg~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_estatus_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \plat|cpu|cpu|Equal132~1 (
// Equation(s):
// \plat|cpu|cpu|Equal132~1_combout  = ( \plat|cpu|cpu|Equal132~0_combout  & ( (!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [6] & !\plat|cpu|cpu|D_iw [7])) ) )

	.dataa(!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [6]),
	.datad(!\plat|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal132~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal132~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal132~1 .lut_mask = 64'h00000000A000A000;
defparam \plat|cpu|cpu|Equal132~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \plat|cpu|cpu|Equal132~1_combout  & ( (!\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & (\plat|cpu|cpu|W_status_reg_pie~q )) # (\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & ((\plat|cpu|cpu|E_src1 [0]))) ) ) # ( 
// !\plat|cpu|cpu|Equal132~1_combout  & ( \plat|cpu|cpu|W_status_reg_pie~q  ) )

	.dataa(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datad(!\plat|cpu|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal132~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h55555555505F505F;
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|Equal134~0 (
// Equation(s):
// \plat|cpu|cpu|Equal134~0_combout  = ( \plat|cpu|cpu|Equal132~0_combout  & ( (!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [7] & !\plat|cpu|cpu|D_iw [6])) ) )

	.dataa(!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [7]),
	.datad(!\plat|cpu|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal134~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal134~0 .lut_mask = 64'h000000000A000A00;
defparam \plat|cpu|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( \plat|cpu|cpu|W_bstatus_reg~q  & ( \plat|cpu|cpu|Equal134~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_break~q  & (((!\plat|cpu|cpu|R_ctrl_wrctl_inst~q )) # (\plat|cpu|cpu|E_src1 [0]))) # 
// (\plat|cpu|cpu|R_ctrl_break~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|cpu|cpu|W_bstatus_reg~q  & ( \plat|cpu|cpu|Equal134~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_break~q  & (\plat|cpu|cpu|E_src1 [0] & ((\plat|cpu|cpu|R_ctrl_wrctl_inst~q 
// )))) # (\plat|cpu|cpu|R_ctrl_break~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( \plat|cpu|cpu|W_bstatus_reg~q  & ( !\plat|cpu|cpu|Equal134~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_break~q ) # (\plat|cpu|cpu|W_status_reg_pie~q ) ) ) ) # ( 
// !\plat|cpu|cpu|W_bstatus_reg~q  & ( !\plat|cpu|cpu|Equal134~0_combout  & ( (\plat|cpu|cpu|R_ctrl_break~q  & \plat|cpu|cpu|W_status_reg_pie~q ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_break~q ),
	.datab(!\plat|cpu|cpu|E_src1 [0]),
	.datac(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datae(!\plat|cpu|cpu|W_bstatus_reg~q ),
	.dataf(!\plat|cpu|cpu|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h0505AFAF0527AF27;
defparam \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \plat|cpu|cpu|W_bstatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( !\plat|cpu|cpu|Equal62~12_combout  & ( (\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|cpu|cpu|Equal0~0_combout  & (((\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # 
// (\plat|cpu|cpu|Equal0~0_combout  & ((!\plat|cpu|cpu|Equal62~13_combout  & ((\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # (\plat|cpu|cpu|Equal62~13_combout  & (\plat|cpu|cpu|W_bstatus_reg~q )))))) ) ) # ( \plat|cpu|cpu|Equal62~12_combout  & ( 
// ((\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|cpu|cpu|Equal0~0_combout  & ((\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # (\plat|cpu|cpu|Equal0~0_combout  & (\plat|cpu|cpu|W_estatus_reg~DUPLICATE_q ))))) ) )

	.dataa(!\plat|cpu|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu|cpu|Equal62~13_combout ),
	.datac(!\plat|cpu|cpu|W_estatus_reg~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(!\plat|cpu|cpu|Equal62~12_combout ),
	.dataf(!\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datag(!\plat|cpu|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "on";
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h0001000500EF00AF;
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N2
dffeas \plat|cpu|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \plat|cpu|cpu|E_control_rd_data[0]~1_combout  = ( !\plat|cpu|cpu|D_iw [7] & ( (\plat|cpu|cpu|D_iw[8]~DUPLICATE_q  & (((\plat|cpu|cpu|W_ipending_reg [0] & (!\plat|cpu|cpu|D_iw [6] & \plat|cpu|cpu|Equal132~0_combout ))))) ) ) # ( \plat|cpu|cpu|D_iw [7] & ( 
// (!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q  & (\plat|cpu|cpu|Equal132~0_combout  & ((!\plat|cpu|cpu|D_iw [6] & ((\plat|cpu|cpu|W_bstatus_reg~q ))) # (\plat|cpu|cpu|D_iw [6] & (\plat|cpu|cpu|W_ienable_reg [0]))))) ) )

	.dataa(!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_ienable_reg [0]),
	.datac(!\plat|cpu|cpu|W_bstatus_reg~q ),
	.datad(!\plat|cpu|cpu|D_iw [6]),
	.datae(!\plat|cpu|cpu|D_iw [7]),
	.dataf(!\plat|cpu|cpu|Equal132~0_combout ),
	.datag(!\plat|cpu|cpu|W_ipending_reg [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_control_rd_data[0]~1 .extended_lut = "on";
defparam \plat|cpu|cpu|E_control_rd_data[0]~1 .lut_mask = 64'h0000000005000A22;
defparam \plat|cpu|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \plat|cpu|cpu|E_control_rd_data[0]~0_combout  = ( \plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|Equal132~1_combout  & ((\plat|cpu|cpu|W_estatus_reg~q ))) # (\plat|cpu|cpu|Equal132~1_combout  & (\plat|cpu|cpu|W_status_reg_pie~q )) ) ) # ( 
// !\plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|Equal132~1_combout  & ((\plat|cpu|cpu|E_control_rd_data[0]~1_combout ))) # (\plat|cpu|cpu|Equal132~1_combout  & (\plat|cpu|cpu|W_status_reg_pie~q )) ) )

	.dataa(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datab(!\plat|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.datac(!\plat|cpu|cpu|Equal132~1_combout ),
	.datad(!\plat|cpu|cpu|W_estatus_reg~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h3535353505F505F5;
defparam \plat|cpu|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \plat|cpu|cpu|W_control_rd_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [0]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X36_Y9_N22
dffeas \plat|pio_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N53
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N41
dffeas \plat|seven_seg5|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N4
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switch2~input (
	.i(switch2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch2~input_o ));
// synopsys translate_off
defparam \switch2~input .bus_hold = "false";
defparam \switch2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y10_N28
dffeas \plat|switch2|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switch2~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|switch2|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|switch2|readdata[0] .is_wysiwyg = "true";
defparam \plat|switch2|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N59
dffeas \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|switch2|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( !\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0])))) # 
// (\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0])))) ) ) ) # ( \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0])))) # 
// (\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0])))) ) ) ) # ( !\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0])))) # 
// (\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0]),
	.datae(!\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \btn3~input (
	.i(btn3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn3~input_o ));
// synopsys translate_off
defparam \btn3~input .bus_hold = "false";
defparam \btn3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N15
cyclonev_lcell_comb \plat|btn_3|readdata[0]~feeder (
// Equation(s):
// \plat|btn_3|readdata[0]~feeder_combout  = ( \btn3~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\btn3~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|btn_3|readdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|btn_3|readdata[0]~feeder .extended_lut = "off";
defparam \plat|btn_3|readdata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|btn_3|readdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N17
dffeas \plat|btn_3|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|btn_3|readdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|btn_3|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|btn_3|readdata[0] .is_wysiwyg = "true";
defparam \plat|btn_3|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N10
dffeas \plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|btn_3|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \btn2~input (
	.i(btn2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn2~input_o ));
// synopsys translate_off
defparam \btn2~input .bus_hold = "false";
defparam \btn2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y9_N47
dffeas \plat|btn_2|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\btn2~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|btn_2|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|btn_2|readdata[0] .is_wysiwyg = "true";
defparam \plat|btn_2|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|btn_2|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switch~input (
	.i(switch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch~input_o ));
// synopsys translate_off
defparam \switch~input .bus_hold = "false";
defparam \switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \plat|switch|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switch~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|switch|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|switch|readdata[0] .is_wysiwyg = "true";
defparam \plat|switch|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|switch|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = ( !\plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]) # ((!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]) # ((!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]) # ((!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_3_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|btn_2_s1_translator|av_readdata_pre [0]),
	.datac(!\plat|mm_interconnect_0|btn_3_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|btn_2_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N46
dffeas \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn~input (
	.i(btn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn~input_o ));
// synopsys translate_off
defparam \btn~input .bus_hold = "false";
defparam \btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \plat|btn|readdata[0]~feeder (
// Equation(s):
// \plat|btn|readdata[0]~feeder_combout  = ( \btn~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\btn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|btn|readdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|btn|readdata[0]~feeder .extended_lut = "off";
defparam \plat|btn|readdata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|btn|readdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N31
dffeas \plat|btn|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|btn|readdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|btn|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|btn|readdata[0] .is_wysiwyg = "true";
defparam \plat|btn|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N5
dffeas \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|btn|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \btn0~input (
	.i(btn0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn0~input_o ));
// synopsys translate_off
defparam \btn0~input .bus_hold = "false";
defparam \btn0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y8_N35
dffeas \plat|btn_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\btn0~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|btn_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|btn_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|btn_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder_combout  = \plat|btn_0|readdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|btn_0|readdata [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N26
dffeas \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \btn1~input (
	.i(btn1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn1~input_o ));
// synopsys translate_off
defparam \btn1~input .bus_hold = "false";
defparam \btn1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \plat|btn_1|readdata[0]~feeder (
// Equation(s):
// \plat|btn_1|readdata[0]~feeder_combout  = ( \btn1~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\btn1~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|btn_1|readdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|btn_1|readdata[0]~feeder .extended_lut = "off";
defparam \plat|btn_1|readdata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|btn_1|readdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N29
dffeas \plat|btn_1|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|btn_1|readdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|btn_1|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|btn_1|readdata[0] .is_wysiwyg = "true";
defparam \plat|btn_1|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N2
dffeas \plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|btn_1|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0])))) ) ) ) # ( !\plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0]))) ) ) ) # ( !\plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0]),
	.datad(!\plat|mm_interconnect_0|btn_0_s1_translator|av_readdata_pre [0]),
	.datae(!\plat|mm_interconnect_0|btn_1_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|btn_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~7_combout  = ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  & ( (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  & \plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~7 .lut_mask = 64'h0000000000550055;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N11
dffeas \plat|seven_seg4|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N58
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N49
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~0_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & (\plat|cpu|cpu|d_write~DUPLICATE_q  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~0 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~0 .lut_mask = 64'h0000000010000000;
defparam \plat|timer_0|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \plat|timer_0|force_reload~0 (
// Equation(s):
// \plat|timer_0|force_reload~0_combout  = ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (\plat|cpu|cpu|W_alu_result [3] & !\plat|cpu|cpu|W_alu_result [4]) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|force_reload~0 .extended_lut = "off";
defparam \plat|timer_0|force_reload~0 .lut_mask = 64'h0000000050505050;
defparam \plat|timer_0|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N26
dffeas \plat|timer_0|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \plat|timer_0|always0~0 (
// Equation(s):
// \plat|timer_0|always0~0_combout  = ( \plat|timer_0|force_reload~q  ) # ( !\plat|timer_0|force_reload~q  & ( \plat|timer_0|Equal0~4_combout  ) )

	.dataa(!\plat|timer_0|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~0 .extended_lut = "off";
defparam \plat|timer_0|always0~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|timer_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \plat|timer_0|force_reload~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \plat|timer_0|always0~1 (
// Equation(s):
// \plat|timer_0|always0~1_combout  = ( \plat|timer_0|counter_is_running~q  & ( \plat|timer_0|force_reload~DUPLICATE_q  ) ) # ( !\plat|timer_0|counter_is_running~q  & ( \plat|timer_0|force_reload~DUPLICATE_q  ) ) # ( \plat|timer_0|counter_is_running~q  & ( 
// !\plat|timer_0|force_reload~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|counter_is_running~q ),
	.dataf(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~1 .extended_lut = "off";
defparam \plat|timer_0|always0~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|timer_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N20
dffeas \plat|timer_0|internal_counter[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N30
cyclonev_lcell_comb \plat|timer_0|Add0~53 (
// Equation(s):
// \plat|timer_0|Add0~53_sumout  = SUM(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))
// \plat|timer_0|Add0~54  = CARRY(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~53_sumout ),
	.cout(\plat|timer_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~53 .extended_lut = "off";
defparam \plat|timer_0|Add0~53 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N0
cyclonev_lcell_comb \plat|timer_0|internal_counter~5 (
// Equation(s):
// \plat|timer_0|internal_counter~5_combout  = ( !\plat|timer_0|Add0~53_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~5 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~5 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N2
dffeas \plat|timer_0|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N33
cyclonev_lcell_comb \plat|timer_0|Add0~49 (
// Equation(s):
// \plat|timer_0|Add0~49_sumout  = SUM(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))
// \plat|timer_0|Add0~50  = CARRY(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~49_sumout ),
	.cout(\plat|timer_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~49 .extended_lut = "off";
defparam \plat|timer_0|Add0~49 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N3
cyclonev_lcell_comb \plat|timer_0|internal_counter~4 (
// Equation(s):
// \plat|timer_0|internal_counter~4_combout  = ( !\plat|timer_0|Add0~49_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~4 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~4 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \plat|timer_0|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N36
cyclonev_lcell_comb \plat|timer_0|Add0~45 (
// Equation(s):
// \plat|timer_0|Add0~45_sumout  = SUM(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))
// \plat|timer_0|Add0~46  = CARRY(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~45_sumout ),
	.cout(\plat|timer_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~45 .extended_lut = "off";
defparam \plat|timer_0|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N6
cyclonev_lcell_comb \plat|timer_0|internal_counter~3 (
// Equation(s):
// \plat|timer_0|internal_counter~3_combout  = (!\plat|timer_0|always0~0_combout  & !\plat|timer_0|Add0~45_sumout )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(!\plat|timer_0|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~3 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~3 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \plat|timer_0|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \plat|timer_0|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N39
cyclonev_lcell_comb \plat|timer_0|Add0~41 (
// Equation(s):
// \plat|timer_0|Add0~41_sumout  = SUM(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))
// \plat|timer_0|Add0~42  = CARRY(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~41_sumout ),
	.cout(\plat|timer_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~41 .extended_lut = "off";
defparam \plat|timer_0|Add0~41 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N15
cyclonev_lcell_comb \plat|timer_0|internal_counter~2 (
// Equation(s):
// \plat|timer_0|internal_counter~2_combout  = ( !\plat|timer_0|Add0~41_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~2 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~2 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \plat|timer_0|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N42
cyclonev_lcell_comb \plat|timer_0|Add0~37 (
// Equation(s):
// \plat|timer_0|Add0~37_sumout  = SUM(( !\plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))
// \plat|timer_0|Add0~38  = CARRY(( !\plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~37_sumout ),
	.cout(\plat|timer_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~37 .extended_lut = "off";
defparam \plat|timer_0|Add0~37 .lut_mask = 64'h000000000000CCCC;
defparam \plat|timer_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N9
cyclonev_lcell_comb \plat|timer_0|internal_counter~1 (
// Equation(s):
// \plat|timer_0|internal_counter~1_combout  = ( !\plat|timer_0|Add0~37_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~1 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \plat|timer_0|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N45
cyclonev_lcell_comb \plat|timer_0|Add0~33 (
// Equation(s):
// \plat|timer_0|Add0~33_sumout  = SUM(( !\plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))
// \plat|timer_0|Add0~34  = CARRY(( !\plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~33_sumout ),
	.cout(\plat|timer_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~33 .extended_lut = "off";
defparam \plat|timer_0|Add0~33 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N12
cyclonev_lcell_comb \plat|timer_0|internal_counter~0 (
// Equation(s):
// \plat|timer_0|internal_counter~0_combout  = (!\plat|timer_0|always0~0_combout  & !\plat|timer_0|Add0~33_sumout )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~0 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \plat|timer_0|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N14
dffeas \plat|timer_0|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N48
cyclonev_lcell_comb \plat|timer_0|Add0~101 (
// Equation(s):
// \plat|timer_0|Add0~101_sumout  = SUM(( !\plat|timer_0|internal_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))
// \plat|timer_0|Add0~102  = CARRY(( !\plat|timer_0|internal_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~101_sumout ),
	.cout(\plat|timer_0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~101 .extended_lut = "off";
defparam \plat|timer_0|Add0~101 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N27
cyclonev_lcell_comb \plat|timer_0|internal_counter~17 (
// Equation(s):
// \plat|timer_0|internal_counter~17_combout  = ( !\plat|timer_0|Add0~101_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~17 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~17 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \plat|timer_0|internal_counter[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N51
cyclonev_lcell_comb \plat|timer_0|Add0~5 (
// Equation(s):
// \plat|timer_0|Add0~5_sumout  = SUM(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~102  ))
// \plat|timer_0|Add0~6  = CARRY(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~5_sumout ),
	.cout(\plat|timer_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~5 .extended_lut = "off";
defparam \plat|timer_0|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N52
dffeas \plat|timer_0|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N54
cyclonev_lcell_comb \plat|timer_0|Add0~9 (
// Equation(s):
// \plat|timer_0|Add0~9_sumout  = SUM(( \plat|timer_0|internal_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))
// \plat|timer_0|Add0~10  = CARRY(( \plat|timer_0|internal_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~9_sumout ),
	.cout(\plat|timer_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~9 .extended_lut = "off";
defparam \plat|timer_0|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N56
dffeas \plat|timer_0|internal_counter[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N57
cyclonev_lcell_comb \plat|timer_0|Add0~13 (
// Equation(s):
// \plat|timer_0|Add0~13_sumout  = SUM(( \plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))
// \plat|timer_0|Add0~14  = CARRY(( \plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~13_sumout ),
	.cout(\plat|timer_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~13 .extended_lut = "off";
defparam \plat|timer_0|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N59
dffeas \plat|timer_0|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N0
cyclonev_lcell_comb \plat|timer_0|Add0~25 (
// Equation(s):
// \plat|timer_0|Add0~25_sumout  = SUM(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))
// \plat|timer_0|Add0~26  = CARRY(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~25_sumout ),
	.cout(\plat|timer_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~25 .extended_lut = "off";
defparam \plat|timer_0|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N2
dffeas \plat|timer_0|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N3
cyclonev_lcell_comb \plat|timer_0|Add0~29 (
// Equation(s):
// \plat|timer_0|Add0~29_sumout  = SUM(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~26  ))
// \plat|timer_0|Add0~30  = CARRY(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~29_sumout ),
	.cout(\plat|timer_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~29 .extended_lut = "off";
defparam \plat|timer_0|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \plat|timer_0|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N6
cyclonev_lcell_comb \plat|timer_0|Add0~97 (
// Equation(s):
// \plat|timer_0|Add0~97_sumout  = SUM(( !\plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))
// \plat|timer_0|Add0~98  = CARRY(( !\plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~97_sumout ),
	.cout(\plat|timer_0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~97 .extended_lut = "off";
defparam \plat|timer_0|Add0~97 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \plat|timer_0|internal_counter~16 (
// Equation(s):
// \plat|timer_0|internal_counter~16_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~97_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~16 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~16 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \plat|timer_0|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N9
cyclonev_lcell_comb \plat|timer_0|Add0~93 (
// Equation(s):
// \plat|timer_0|Add0~93_sumout  = SUM(( !\plat|timer_0|internal_counter [13] ) + ( VCC ) + ( \plat|timer_0|Add0~98  ))
// \plat|timer_0|Add0~94  = CARRY(( !\plat|timer_0|internal_counter [13] ) + ( VCC ) + ( \plat|timer_0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~93_sumout ),
	.cout(\plat|timer_0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~93 .extended_lut = "off";
defparam \plat|timer_0|Add0~93 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N24
cyclonev_lcell_comb \plat|timer_0|internal_counter~15 (
// Equation(s):
// \plat|timer_0|internal_counter~15_combout  = ( !\plat|timer_0|Add0~93_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~15 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~15 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \plat|timer_0|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N12
cyclonev_lcell_comb \plat|timer_0|Add0~89 (
// Equation(s):
// \plat|timer_0|Add0~89_sumout  = SUM(( !\plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~94  ))
// \plat|timer_0|Add0~90  = CARRY(( !\plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~89_sumout ),
	.cout(\plat|timer_0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~89 .extended_lut = "off";
defparam \plat|timer_0|Add0~89 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \plat|timer_0|internal_counter~14 (
// Equation(s):
// \plat|timer_0|internal_counter~14_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~89_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~14 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~14 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|timer_0|internal_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N35
dffeas \plat|timer_0|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N15
cyclonev_lcell_comb \plat|timer_0|Add0~85 (
// Equation(s):
// \plat|timer_0|Add0~85_sumout  = SUM(( !\plat|timer_0|internal_counter [15] ) + ( VCC ) + ( \plat|timer_0|Add0~90  ))
// \plat|timer_0|Add0~86  = CARRY(( !\plat|timer_0|internal_counter [15] ) + ( VCC ) + ( \plat|timer_0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~85_sumout ),
	.cout(\plat|timer_0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~85 .extended_lut = "off";
defparam \plat|timer_0|Add0~85 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \plat|timer_0|internal_counter~13 (
// Equation(s):
// \plat|timer_0|internal_counter~13_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~85_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~13 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~13 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \plat|timer_0|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N18
cyclonev_lcell_comb \plat|timer_0|Add0~1 (
// Equation(s):
// \plat|timer_0|Add0~1_sumout  = SUM(( \plat|timer_0|internal_counter[16]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~86  ))
// \plat|timer_0|Add0~2  = CARRY(( \plat|timer_0|internal_counter[16]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~1_sumout ),
	.cout(\plat|timer_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~1 .extended_lut = "off";
defparam \plat|timer_0|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \plat|timer_0|internal_counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[16] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N21
cyclonev_lcell_comb \plat|timer_0|Add0~81 (
// Equation(s):
// \plat|timer_0|Add0~81_sumout  = SUM(( !\plat|timer_0|internal_counter [17] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))
// \plat|timer_0|Add0~82  = CARRY(( !\plat|timer_0|internal_counter [17] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~81_sumout ),
	.cout(\plat|timer_0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~81 .extended_lut = "off";
defparam \plat|timer_0|Add0~81 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~12 (
// Equation(s):
// \plat|timer_0|internal_counter~12_combout  = ( !\plat|timer_0|Add0~81_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~12 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~12 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N59
dffeas \plat|timer_0|internal_counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[17] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N24
cyclonev_lcell_comb \plat|timer_0|Add0~21 (
// Equation(s):
// \plat|timer_0|Add0~21_sumout  = SUM(( \plat|timer_0|internal_counter[18]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~82  ))
// \plat|timer_0|Add0~22  = CARRY(( \plat|timer_0|internal_counter[18]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~21_sumout ),
	.cout(\plat|timer_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~21 .extended_lut = "off";
defparam \plat|timer_0|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N26
dffeas \plat|timer_0|internal_counter[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N27
cyclonev_lcell_comb \plat|timer_0|Add0~77 (
// Equation(s):
// \plat|timer_0|Add0~77_sumout  = SUM(( !\plat|timer_0|internal_counter[19]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))
// \plat|timer_0|Add0~78  = CARRY(( !\plat|timer_0|internal_counter[19]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~77_sumout ),
	.cout(\plat|timer_0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~77 .extended_lut = "off";
defparam \plat|timer_0|Add0~77 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \plat|timer_0|internal_counter~11 (
// Equation(s):
// \plat|timer_0|internal_counter~11_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~77_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~11 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~11 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|timer_0|internal_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N10
dffeas \plat|timer_0|internal_counter[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N30
cyclonev_lcell_comb \plat|timer_0|Add0~73 (
// Equation(s):
// \plat|timer_0|Add0~73_sumout  = SUM(( !\plat|timer_0|internal_counter [20] ) + ( VCC ) + ( \plat|timer_0|Add0~78  ))
// \plat|timer_0|Add0~74  = CARRY(( !\plat|timer_0|internal_counter [20] ) + ( VCC ) + ( \plat|timer_0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~73_sumout ),
	.cout(\plat|timer_0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~73 .extended_lut = "off";
defparam \plat|timer_0|Add0~73 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~10 (
// Equation(s):
// \plat|timer_0|internal_counter~10_combout  = ( !\plat|timer_0|Add0~73_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~10 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~10 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|timer_0|internal_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N56
dffeas \plat|timer_0|internal_counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[20] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N33
cyclonev_lcell_comb \plat|timer_0|Add0~69 (
// Equation(s):
// \plat|timer_0|Add0~69_sumout  = SUM(( !\plat|timer_0|internal_counter [21] ) + ( VCC ) + ( \plat|timer_0|Add0~74  ))
// \plat|timer_0|Add0~70  = CARRY(( !\plat|timer_0|internal_counter [21] ) + ( VCC ) + ( \plat|timer_0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~69_sumout ),
	.cout(\plat|timer_0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~69 .extended_lut = "off";
defparam \plat|timer_0|Add0~69 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \plat|timer_0|internal_counter~9 (
// Equation(s):
// \plat|timer_0|internal_counter~9_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~69_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~9 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~9 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \plat|timer_0|internal_counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[21] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N36
cyclonev_lcell_comb \plat|timer_0|Add0~65 (
// Equation(s):
// \plat|timer_0|Add0~65_sumout  = SUM(( !\plat|timer_0|internal_counter [22] ) + ( VCC ) + ( \plat|timer_0|Add0~70  ))
// \plat|timer_0|Add0~66  = CARRY(( !\plat|timer_0|internal_counter [22] ) + ( VCC ) + ( \plat|timer_0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~65_sumout ),
	.cout(\plat|timer_0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~65 .extended_lut = "off";
defparam \plat|timer_0|Add0~65 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \plat|timer_0|internal_counter~8 (
// Equation(s):
// \plat|timer_0|internal_counter~8_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~8 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~8 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|timer_0|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \plat|timer_0|internal_counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[22] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N39
cyclonev_lcell_comb \plat|timer_0|Add0~61 (
// Equation(s):
// \plat|timer_0|Add0~61_sumout  = SUM(( !\plat|timer_0|internal_counter [23] ) + ( VCC ) + ( \plat|timer_0|Add0~66  ))
// \plat|timer_0|Add0~62  = CARRY(( !\plat|timer_0|internal_counter [23] ) + ( VCC ) + ( \plat|timer_0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~61_sumout ),
	.cout(\plat|timer_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~61 .extended_lut = "off";
defparam \plat|timer_0|Add0~61 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \plat|timer_0|internal_counter~7 (
// Equation(s):
// \plat|timer_0|internal_counter~7_combout  = ( !\plat|timer_0|Add0~61_sumout  & ( !\plat|timer_0|always0~0_combout  ) )

	.dataa(!\plat|timer_0|always0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~7 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~7 .lut_mask = 64'hAAAAAAAA00000000;
defparam \plat|timer_0|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \plat|timer_0|internal_counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[23] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N55
dffeas \plat|timer_0|internal_counter[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \plat|timer_0|Add0~17 (
// Equation(s):
// \plat|timer_0|Add0~17_sumout  = SUM(( \plat|timer_0|internal_counter [24] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))
// \plat|timer_0|Add0~18  = CARRY(( \plat|timer_0|internal_counter [24] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~17_sumout ),
	.cout(\plat|timer_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~17 .extended_lut = "off";
defparam \plat|timer_0|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \plat|timer_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N44
dffeas \plat|timer_0|internal_counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[24] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N45
cyclonev_lcell_comb \plat|timer_0|Add0~57 (
// Equation(s):
// \plat|timer_0|Add0~57_sumout  = SUM(( !\plat|timer_0|internal_counter [25] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~57 .extended_lut = "off";
defparam \plat|timer_0|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \plat|timer_0|internal_counter~6 (
// Equation(s):
// \plat|timer_0|internal_counter~6_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~6 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~6 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|timer_0|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \plat|timer_0|internal_counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[25] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \plat|timer_0|internal_counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[19] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \plat|timer_0|Equal0~2 (
// Equation(s):
// \plat|timer_0|Equal0~2_combout  = ( \plat|timer_0|internal_counter [22] & ( \plat|timer_0|internal_counter [19] & ( (\plat|timer_0|internal_counter [23] & (\plat|timer_0|internal_counter [21] & (\plat|timer_0|internal_counter[20]~DUPLICATE_q  & 
// \plat|timer_0|internal_counter [25]))) ) ) )

	.dataa(!\plat|timer_0|internal_counter [23]),
	.datab(!\plat|timer_0|internal_counter [21]),
	.datac(!\plat|timer_0|internal_counter[20]~DUPLICATE_q ),
	.datad(!\plat|timer_0|internal_counter [25]),
	.datae(!\plat|timer_0|internal_counter [22]),
	.dataf(!\plat|timer_0|internal_counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~2 .extended_lut = "off";
defparam \plat|timer_0|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \plat|timer_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N18
cyclonev_lcell_comb \plat|timer_0|Equal0~1 (
// Equation(s):
// \plat|timer_0|Equal0~1_combout  = ( \plat|timer_0|internal_counter [2] & ( \plat|timer_0|internal_counter [3] & ( (\plat|timer_0|internal_counter [1] & (\plat|timer_0|internal_counter [5] & (\plat|timer_0|internal_counter [0] & 
// \plat|timer_0|internal_counter [4]))) ) ) )

	.dataa(!\plat|timer_0|internal_counter [1]),
	.datab(!\plat|timer_0|internal_counter [5]),
	.datac(!\plat|timer_0|internal_counter [0]),
	.datad(!\plat|timer_0|internal_counter [4]),
	.datae(!\plat|timer_0|internal_counter [2]),
	.dataf(!\plat|timer_0|internal_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~1 .extended_lut = "off";
defparam \plat|timer_0|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \plat|timer_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \plat|timer_0|internal_counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[18] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N55
dffeas \plat|timer_0|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N48
cyclonev_lcell_comb \plat|timer_0|Equal0~0 (
// Equation(s):
// \plat|timer_0|Equal0~0_combout  = ( !\plat|timer_0|internal_counter [9] & ( !\plat|timer_0|internal_counter [8] & ( (!\plat|timer_0|internal_counter [11] & (!\plat|timer_0|internal_counter [24] & (!\plat|timer_0|internal_counter [10] & 
// !\plat|timer_0|internal_counter [18]))) ) ) )

	.dataa(!\plat|timer_0|internal_counter [11]),
	.datab(!\plat|timer_0|internal_counter [24]),
	.datac(!\plat|timer_0|internal_counter [10]),
	.datad(!\plat|timer_0|internal_counter [18]),
	.datae(!\plat|timer_0|internal_counter [9]),
	.dataf(!\plat|timer_0|internal_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~0 .extended_lut = "off";
defparam \plat|timer_0|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \plat|timer_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N28
dffeas \plat|timer_0|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N58
dffeas \plat|timer_0|internal_counter[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \plat|timer_0|Equal0~3 (
// Equation(s):
// \plat|timer_0|Equal0~3_combout  = ( \plat|timer_0|internal_counter [15] & ( \plat|timer_0|internal_counter [12] & ( (\plat|timer_0|internal_counter [6] & (\plat|timer_0|internal_counter[17]~DUPLICATE_q  & (\plat|timer_0|internal_counter [14] & 
// \plat|timer_0|internal_counter [13]))) ) ) )

	.dataa(!\plat|timer_0|internal_counter [6]),
	.datab(!\plat|timer_0|internal_counter[17]~DUPLICATE_q ),
	.datac(!\plat|timer_0|internal_counter [14]),
	.datad(!\plat|timer_0|internal_counter [13]),
	.datae(!\plat|timer_0|internal_counter [15]),
	.dataf(!\plat|timer_0|internal_counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~3 .extended_lut = "off";
defparam \plat|timer_0|Equal0~3 .lut_mask = 64'h0000000000000001;
defparam \plat|timer_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \plat|timer_0|Equal0~4 (
// Equation(s):
// \plat|timer_0|Equal0~4_combout  = ( \plat|timer_0|Equal0~0_combout  & ( \plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|internal_counter [16] & (\plat|timer_0|Equal0~2_combout  & (\plat|timer_0|Equal0~1_combout  & !\plat|timer_0|internal_counter 
// [7]))) ) ) )

	.dataa(!\plat|timer_0|internal_counter [16]),
	.datab(!\plat|timer_0|Equal0~2_combout ),
	.datac(!\plat|timer_0|Equal0~1_combout ),
	.datad(!\plat|timer_0|internal_counter [7]),
	.datae(!\plat|timer_0|Equal0~0_combout ),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~4 .extended_lut = "off";
defparam \plat|timer_0|Equal0~4 .lut_mask = 64'h0000000000000200;
defparam \plat|timer_0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N40
dffeas \plat|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|Equal0~4_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \plat|timer_0|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~0 (
// Equation(s):
// \plat|timer_0|timeout_occurred~0_combout  = ( !\plat|timer_0|timeout_occurred~q  & ( (!\plat|timer_0|Equal0~4_combout ) # (\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ) ) )

	.dataa(!\plat|timer_0|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|timeout_occurred~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~0 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~0 .lut_mask = 64'hAFAFAFAF00000000;
defparam \plat|timer_0|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~1 (
// Equation(s):
// \plat|timer_0|timeout_occurred~1_combout  = ( \plat|cpu|cpu|W_alu_result [4] & ( !\plat|timer_0|timeout_occurred~0_combout  ) ) # ( !\plat|cpu|cpu|W_alu_result [4] & ( (!\plat|timer_0|timeout_occurred~0_combout  & 
// (((!\plat|timer_0|period_l_wr_strobe~0_combout ) # (\plat|cpu|cpu|W_alu_result [2])) # (\plat|cpu|cpu|W_alu_result [3]))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [3]),
	.datab(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\plat|timer_0|timeout_occurred~0_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~1 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~1 .lut_mask = 64'hD0F0D0F0F0F0F0F0;
defparam \plat|timer_0|timeout_occurred~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N28
dffeas \plat|timer_0|timeout_occurred~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \plat|timer_0|control_register~0 (
// Equation(s):
// \plat|timer_0|control_register~0_combout  = ( \plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|cpu|cpu|W_alu_result [2]) # (((\plat|cpu|cpu|d_writedata [0]) # (\plat|cpu|cpu|W_alu_result [3])) # 
// (\plat|cpu|cpu|W_alu_result [4])) ) ) ) # ( !\plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (\plat|cpu|cpu|W_alu_result [2] & (!\plat|cpu|cpu|W_alu_result [4] & (!\plat|cpu|cpu|W_alu_result [3] & 
// \plat|cpu|cpu|d_writedata [0]))) ) ) ) # ( \plat|timer_0|control_register~q  & ( !\plat|timer_0|period_l_wr_strobe~0_combout  ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [2]),
	.datab(!\plat|cpu|cpu|W_alu_result [4]),
	.datac(!\plat|cpu|cpu|W_alu_result [3]),
	.datad(!\plat|cpu|cpu|d_writedata [0]),
	.datae(!\plat|timer_0|control_register~q ),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|control_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|control_register~0 .extended_lut = "off";
defparam \plat|timer_0|control_register~0 .lut_mask = 64'h0000FFFF0040BFFF;
defparam \plat|timer_0|control_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N13
dffeas \plat|timer_0|control_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|control_register .is_wysiwyg = "true";
defparam \plat|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N9
cyclonev_lcell_comb \plat|timer_0|read_mux_out[0]~0 (
// Equation(s):
// \plat|timer_0|read_mux_out[0]~0_combout  = ( !\plat|cpu|cpu|W_alu_result [3] & ( \plat|timer_0|control_register~q  & ( (!\plat|cpu|cpu|W_alu_result [4] & ((\plat|timer_0|timeout_occurred~DUPLICATE_q ) # (\plat|cpu|cpu|W_alu_result [2]))) ) ) ) # ( 
// !\plat|cpu|cpu|W_alu_result [3] & ( !\plat|timer_0|control_register~q  & ( (!\plat|cpu|cpu|W_alu_result [2] & (!\plat|cpu|cpu|W_alu_result [4] & \plat|timer_0|timeout_occurred~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [2]),
	.datab(!\plat|cpu|cpu|W_alu_result [4]),
	.datac(!\plat|timer_0|timeout_occurred~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result [3]),
	.dataf(!\plat|timer_0|control_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[0]~0 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[0]~0 .lut_mask = 64'h080800004C4C0000;
defparam \plat|timer_0|read_mux_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N10
dffeas \plat|timer_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N41
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0]) # (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( 
// \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0] ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0]),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 64'h0000555500FF55FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \plat|seven_seg1|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N38
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out[0]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \plat|seven_seg2|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N50
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N49
dffeas \plat|seven_seg3|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N35
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|btn|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0] & 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0]) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0] & \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 64'h0505050505FF05FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// )))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & 
// ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~6 .lut_mask = 64'hE0E0E00000000000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\plat|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [0]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result[14]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result[8]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_3bm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~5_combout  = ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ) # 
// ((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\plat|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout )))) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  & ( \plat|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ) # ((\plat|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  & 
// (!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0] & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  ) )

	.dataa(!\plat|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ),
	.datac(!\plat|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~5 .lut_mask = 64'hFFFFCCDCFFFFCCDF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N25
dffeas \plat|cpu|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N28
dffeas \plat|cpu|cpu|W_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[0]~31_combout  = ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (((\plat|cpu|cpu|W_alu_result [0])))) # (\plat|cpu|cpu|R_ctrl_br_cmp~q  & 
// (\plat|cpu|cpu|W_cmp_result~q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & ((((\plat|cpu|cpu|av_ld_byte0_data [0]))))) ) ) # ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & 
// (((\plat|cpu|cpu|W_control_rd_data [0])))) # (\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_cmp_result~q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & ((((\plat|cpu|cpu|av_ld_byte0_data [0]))))) ) )

	.dataa(!\plat|cpu|cpu|W_cmp_result~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_control_rd_data [0]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|cpu|cpu|av_ld_byte0_data [0]),
	.datag(!\plat|cpu|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \plat|cpu|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h0C440C443F773F77;
defparam \plat|cpu|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N56
dffeas \plat|cpu|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[27]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal135~0 (
// Equation(s):
// \plat|cpu|cpu|Equal135~0_combout  = ( \plat|cpu|cpu|D_iw [7] & ( (\plat|cpu|cpu|D_iw [6] & (\plat|cpu|cpu|Equal132~0_combout  & !\plat|cpu|cpu|D_iw[8]~DUPLICATE_q )) ) )

	.dataa(!\plat|cpu|cpu|D_iw [6]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal132~0_combout ),
	.datad(!\plat|cpu|cpu|D_iw[8]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal135~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal135~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal135~0 .lut_mask = 64'h0000050000000500;
defparam \plat|cpu|cpu|Equal135~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \plat|cpu|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \plat|cpu|cpu|W_ienable_reg[0]~0_combout  = ( \plat|cpu|cpu|Equal135~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & (((\plat|cpu|cpu|W_ienable_reg [0])))) # (\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & ((!\plat|cpu|cpu|E_valid_from_R~q  & 
// ((\plat|cpu|cpu|W_ienable_reg [0]))) # (\plat|cpu|cpu|E_valid_from_R~q  & (\plat|cpu|cpu|E_src1 [0])))) ) ) # ( !\plat|cpu|cpu|Equal135~0_combout  & ( \plat|cpu|cpu|W_ienable_reg [0] ) )

	.dataa(!\plat|cpu|cpu|E_src1 [0]),
	.datab(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datad(!\plat|cpu|cpu|W_ienable_reg [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal135~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_ienable_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_ienable_reg[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_ienable_reg[0]~0 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \plat|cpu|cpu|W_ienable_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \plat|cpu|cpu|W_ienable_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N51
cyclonev_lcell_comb \plat|cpu|cpu|W_ipending_reg_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_ipending_reg_nxt~0_combout  = ( \plat|timer_0|timeout_occurred~DUPLICATE_q  & ( \plat|timer_0|control_register~q  & ( \plat|cpu|cpu|W_ienable_reg [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_ienable_reg [0]),
	.datad(gnd),
	.datae(!\plat|timer_0|timeout_occurred~DUPLICATE_q ),
	.dataf(!\plat|timer_0|control_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_ipending_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_ipending_reg_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_ipending_reg_nxt~0 .lut_mask = 64'h0000000000000F0F;
defparam \plat|cpu|cpu|W_ipending_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N52
dffeas \plat|cpu|cpu|W_ipending_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \plat|cpu|cpu|intr_req (
// Equation(s):
// \plat|cpu|cpu|intr_req~combout  = (\plat|cpu|cpu|W_ipending_reg [0] & \plat|cpu|cpu|W_status_reg_pie~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_ipending_reg [0]),
	.datad(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|intr_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|intr_req .extended_lut = "off";
defparam \plat|cpu|cpu|intr_req .lut_mask = 64'h000F000F000F000F;
defparam \plat|cpu|cpu|intr_req .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~6 (
// Equation(s):
// \plat|cpu|cpu|F_iw~6_combout  = (\plat|rom|the_altsyncram|auto_generated|q_a [3]) # (\plat|cpu|cpu|intr_req~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(!\plat|rom|the_altsyncram|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~6 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~6 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \plat|cpu|cpu|F_iw~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \plat|cpu|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_st~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_st~0_combout  = ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [3] & (!\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw [0])) ) ) # ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw [0]) 
// ) )

	.dataa(!\plat|cpu|cpu|D_iw [3]),
	.datab(!\plat|cpu|cpu|D_iw [1]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_st~0 .lut_mask = 64'h00CC00CC00880088;
defparam \plat|cpu|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N38
dffeas \plat|cpu|cpu|R_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \plat|cpu|cpu|d_write_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|d_write_nxt~0_combout  = ( \plat|cpu|cpu|E_new_inst~q  & ( \plat|cpu|cpu|R_ctrl_st~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_st~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|d_write_nxt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \plat|cpu|cpu|W_valid~0 (
// Equation(s):
// \plat|cpu|cpu|W_valid~0_combout  = ( !\plat|cpu|cpu|E_stall~2_combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( (!\plat|cpu|cpu|d_write_nxt~0_combout  & (!\plat|cpu|cpu|E_stall~0_combout  & 
// \plat|cpu|cpu|E_valid_from_R~q )) ) ) ) # ( !\plat|cpu|cpu|E_stall~2_combout  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( (!\plat|cpu|cpu|d_write_nxt~0_combout  & (!\plat|cpu|cpu|E_stall~0_combout  & 
// (!\plat|cpu|cpu|d_write~q  & \plat|cpu|cpu|E_valid_from_R~q ))) ) ) )

	.dataa(!\plat|cpu|cpu|d_write_nxt~0_combout ),
	.datab(!\plat|cpu|cpu|E_stall~0_combout ),
	.datac(!\plat|cpu|cpu|d_write~q ),
	.datad(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datae(!\plat|cpu|cpu|E_stall~2_combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_valid~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_valid~0 .lut_mask = 64'h0080000000880000;
defparam \plat|cpu|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N26
dffeas \plat|cpu|cpu|W_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_valid .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \plat|cpu|cpu|D_wr_dst_reg~0_combout  = ( !\plat|cpu|cpu|Equal0~13_combout  & ( (!\plat|cpu|cpu|R_src2_use_imm~5_combout  & !\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|R_src2_use_imm~5_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_wr_dst_reg~0 .lut_mask = 64'h8888888800000000;
defparam \plat|cpu|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_wr_dst_reg (
// Equation(s):
// \plat|cpu|cpu|D_wr_dst_reg~combout  = ( \plat|cpu|cpu|D_dst_regnum[0]~5_combout  & ( \plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( \plat|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\plat|cpu|cpu|D_dst_regnum[0]~5_combout  & ( 
// \plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( \plat|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \plat|cpu|cpu|D_dst_regnum[0]~5_combout  & ( !\plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( \plat|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\plat|cpu|cpu|D_dst_regnum[0]~5_combout  & ( !\plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( (\plat|cpu|cpu|D_wr_dst_reg~0_combout  & (((\plat|cpu|cpu|D_dst_regnum[1]~1_combout ) # (\plat|cpu|cpu|D_dst_regnum[4]~7_combout )) # 
// (\plat|cpu|cpu|D_dst_regnum[2]~3_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.datab(!\plat|cpu|cpu|D_dst_regnum[4]~7_combout ),
	.datac(!\plat|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.datad(!\plat|cpu|cpu|D_wr_dst_reg~0_combout ),
	.datae(!\plat|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.dataf(!\plat|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \plat|cpu|cpu|D_wr_dst_reg .lut_mask = 64'h007F00FF00FF00FF;
defparam \plat|cpu|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N16
dffeas \plat|cpu|cpu|R_wr_dst_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wren (
// Equation(s):
// \plat|cpu|cpu|W_rf_wren~combout  = ( \plat|cpu|cpu|R_wr_dst_reg~q  & ( (\plat|cpu|cpu|W_valid~q ) # (\plat|rst_controller|r_sync_rst~q ) ) ) # ( !\plat|cpu|cpu|R_wr_dst_reg~q  & ( \plat|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|r_sync_rst~q ),
	.datad(!\plat|cpu|cpu|W_valid~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_wr_dst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wren .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wren .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \plat|cpu|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N41
dffeas \plat|cpu|cpu|d_writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N56
dffeas \plat|seven_seg0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N10
dffeas \plat|seven_seg1|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N46
dffeas \plat|seven_seg1|data_out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N22
dffeas \plat|seven_seg5|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[6] .power_up = "low";
// synopsys translate_on

endmodule
