# Square-Multiplier-Block-Design-Implemented-On-FPGA
Designed a square multiplier block with an input value of a 16-bit integer and generating a 32-bit square result value by applying the ancient Vedic algorithm, UrdhvaTiryakbhyam.
