# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../D-Flip Flop with asynchronous and synchronous reset.srcs/sources_1/new/dff_async_sync_reset.v" \
"../../../../D-Flip Flop with asynchronous and synchronous reset.srcs/sources_1/new/dff_test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
