{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 19:04:39 2020 " "Info: Processing started: Sun May 17 19:04:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Top -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN E16 (CLK8, LVDSCLK4n, Input)) " "Info: Automatically promoted node clk (placed in PIN E16 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[3\] " "Info: Destination node Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[2\] " "Info: Destination node Temp_MUX:mux\|count\[2\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[1\] " "Info: Destination node Temp_MUX:mux\|count\[1\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[0\] " "Info: Destination node Temp_MUX:mux\|count\[0\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:freq\|clk_out " "Info: Destination node freq_div:freq\|clk_out" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:freq|clk_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:freq\|clk_out  " "Info: Automatically promoted node freq_div:freq\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:freq|clk_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Temp_MUX:mux\|s_out\[3\]~12  " "Info: Automatically promoted node Temp_MUX:mux\|s_out\[3\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info: Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CMPT_BCD:compteur\|digit_2\[2\] register Temp_MUX:mux\|s_out\[2\] -3.1 ns " "Info: Slack time is -3.1 ns between source register \"CMPT_BCD:compteur\|digit_2\[2\]\" and destination register \"Temp_MUX:mux\|s_out\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.182 ns + Largest register register " "Info: + Largest register to register requirement is -1.182 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.557 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.787 ns) 2.997 ns Temp_MUX:mux\|count\[3\] 2 REG Unassigned 7 " "Info: 2: + IC(1.450 ns) + CELL(0.787 ns) = 2.997 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { clk Temp_MUX:mux|count[3] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 3.810 ns Temp_MUX:mux\|s_out\[3\]~12 3 COMB Unassigned 1 " "Info: 3: + IC(0.663 ns) + CELL(0.150 ns) = 3.810 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 5.620 ns Temp_MUX:mux\|s_out\[3\]~12clkctrl 4 COMB Unassigned 4 " "Info: 4: + IC(1.810 ns) + CELL(0.000 ns) = 5.620 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.275 ns) 7.557 ns Temp_MUX:mux\|s_out\[2\] 5 REG Unassigned 6 " "Info: 5: + IC(1.662 ns) + CELL(0.275 ns) = 7.557 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 26.10 % ) " "Info: Total cell delay = 1.972 ns ( 26.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 73.90 % ) " "Info: Total interconnect delay = 5.585 ns ( 73.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.557 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.787 ns) 2.997 ns Temp_MUX:mux\|count\[3\] 2 REG Unassigned 7 " "Info: 2: + IC(1.450 ns) + CELL(0.787 ns) = 2.997 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { clk Temp_MUX:mux|count[3] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 3.810 ns Temp_MUX:mux\|s_out\[3\]~12 3 COMB Unassigned 1 " "Info: 3: + IC(0.663 ns) + CELL(0.150 ns) = 3.810 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 5.620 ns Temp_MUX:mux\|s_out\[3\]~12clkctrl 4 COMB Unassigned 4 " "Info: 4: + IC(1.810 ns) + CELL(0.000 ns) = 5.620 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.275 ns) 7.557 ns Temp_MUX:mux\|s_out\[2\] 5 REG Unassigned 6 " "Info: 5: + IC(1.662 ns) + CELL(0.275 ns) = 7.557 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 26.10 % ) " "Info: Total cell delay = 1.972 ns ( 26.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 73.90 % ) " "Info: Total interconnect delay = 5.585 ns ( 73.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.521 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.787 ns) 3.693 ns freq_div:freq\|clk_out 2 REG Unassigned 1 " "Info: 2: + IC(2.146 ns) + CELL(0.787 ns) = 3.693 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'freq_div:freq\|clk_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { clk freq_div:freq|clk_out } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.040 ns) + CELL(0.000 ns) 5.733 ns freq_div:freq\|clk_out~clkctrl 3 COMB Unassigned 12 " "Info: 3: + IC(2.040 ns) + CELL(0.000 ns) = 5.733 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'freq_div:freq\|clk_out~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { freq_div:freq|clk_out freq_div:freq|clk_out~clkctrl } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 7.521 ns CMPT_BCD:compteur\|digit_2\[2\] 4 REG Unassigned 6 " "Info: 4: + IC(1.251 ns) + CELL(0.537 ns) = 7.521 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'CMPT_BCD:compteur\|digit_2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { freq_div:freq|clk_out~clkctrl CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 27.71 % ) " "Info: Total cell delay = 2.084 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.29 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.521 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 7.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.787 ns) 3.693 ns freq_div:freq\|clk_out 2 REG Unassigned 1 " "Info: 2: + IC(2.146 ns) + CELL(0.787 ns) = 3.693 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'freq_div:freq\|clk_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { clk freq_div:freq|clk_out } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.040 ns) + CELL(0.000 ns) 5.733 ns freq_div:freq\|clk_out~clkctrl 3 COMB Unassigned 12 " "Info: 3: + IC(2.040 ns) + CELL(0.000 ns) = 5.733 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'freq_div:freq\|clk_out~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { freq_div:freq|clk_out freq_div:freq|clk_out~clkctrl } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 7.521 ns CMPT_BCD:compteur\|digit_2\[2\] 4 REG Unassigned 6 " "Info: 4: + IC(1.251 ns) + CELL(0.537 ns) = 7.521 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'CMPT_BCD:compteur\|digit_2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { freq_div:freq|clk_out~clkctrl CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 27.71 % ) " "Info: Total cell delay = 2.084 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.29 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.468 ns   " "Info:   Micro setup delay of destination is 1.468 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.918 ns - Longest register register " "Info: - Longest register to register delay is 1.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CMPT_BCD:compteur\|digit_2\[2\] 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'CMPT_BCD:compteur\|digit_2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.438 ns) 0.813 ns Temp_MUX:mux\|s_out\[2\]~15 2 COMB Unassigned 1 " "Info: 2: + IC(0.375 ns) + CELL(0.438 ns) = 0.813 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.378 ns Temp_MUX:mux\|s_out\[2\]~16 3 COMB Unassigned 1 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.378 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.413 ns) 1.918 ns Temp_MUX:mux\|s_out\[2\] 4 REG Unassigned 6 " "Info: 4: + IC(0.127 ns) + CELL(0.413 ns) = 1.918 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 67.21 % ) " "Info: Total cell delay = 1.289 ns ( 67.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.629 ns ( 32.79 % ) " "Info: Total interconnect delay = 0.629 ns ( 32.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.918 ns register register " "Info: Estimated most critical path is register to register delay of 1.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CMPT_BCD:compteur\|digit_2\[2\] 1 REG LAB_X52_Y31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X52_Y31; Fanout = 6; REG Node = 'CMPT_BCD:compteur\|digit_2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.438 ns) 0.813 ns Temp_MUX:mux\|s_out\[2\]~15 2 COMB LAB_X51_Y31 1 " "Info: 2: + IC(0.375 ns) + CELL(0.438 ns) = 0.813 ns; Loc. = LAB_X51_Y31; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.378 ns Temp_MUX:mux\|s_out\[2\]~16 3 COMB LAB_X51_Y31 1 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.378 ns; Loc. = LAB_X51_Y31; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.413 ns) 1.918 ns Temp_MUX:mux\|s_out\[2\] 4 REG LAB_X51_Y31 6 " "Info: 4: + IC(0.127 ns) + CELL(0.413 ns) = 1.918 ns; Loc. = LAB_X51_Y31; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 67.21 % ) " "Info: Total cell delay = 1.289 ns ( 67.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.629 ns ( 32.79 % ) " "Info: Total interconnect delay = 0.629 ns ( 32.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X60_Y13 X71_Y25 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[0\] 0 " "Info: Pin \"seg_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[1\] 0 " "Info: Pin \"seg_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[2\] 0 " "Info: Pin \"seg_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[3\] 0 " "Info: Pin \"seg_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[4\] 0 " "Info: Pin \"seg_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[5\] 0 " "Info: Pin \"seg_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[6\] 0 " "Info: Pin \"seg_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Quartus/top.fit.smsg " "Info: Generated suppressed messages file C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Quartus/top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 19:05:32 2020 " "Info: Processing ended: Sun May 17 19:05:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Info: Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
