
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_12-47-32/tmp/b316209367934ee59eccff3765c2a9f5.bb.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_12-47-32/tmp/b316209367934ee59eccff3765c2a9f5.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/ALU.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/ALU_Decoder.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/ALU_Decoder.v' to AST representation.
Generating RTLIL representation for module `\ALU_Decoder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Control_Unit_Top.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Control_Unit_Top.v' to AST representation.
Generating RTLIL representation for module `\Control_Unit_Top'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Data_Memory.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v' to AST representation.
Generating RTLIL representation for module `\Data_Memory'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v' to AST representation.
Generating RTLIL representation for module `\decode_cycle'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v' to AST representation.
Generating RTLIL representation for module `\execute_cycle'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v' to AST representation.
Generating RTLIL representation for module `\fetch_cycle'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Hazard_unit.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Hazard_unit.v' to AST representation.
Generating RTLIL representation for module `\hazard_unit'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Instruction_Memory.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Instruction_Memory.v' to AST representation.
Generating RTLIL representation for module `\Instruction_Memory'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Main_Decoder.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Main_Decoder.v' to AST representation.
Generating RTLIL representation for module `\Main_Decoder'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v' to AST representation.
Generating RTLIL representation for module `\memory_cycle'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Mux.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Mux.v' to AST representation.
Generating RTLIL representation for module `\Mux'.
Generating RTLIL representation for module `\Mux_3_by_1'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/PC_Adder.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/PC_Adder.v' to AST representation.
Generating RTLIL representation for module `\PC_Adder'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/PC_Module.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/PC_Module.v' to AST representation.
Generating RTLIL representation for module `\PC_Module'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v' to AST representation.
Generating RTLIL representation for module `\Pipeline_top'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Register_File.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Register_File.v' to AST representation.
Generating RTLIL representation for module `\Register_File'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Sign_Extend.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Sign_Extend.v' to AST representation.
Generating RTLIL representation for module `\Sign_Extend'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Writeback_Cycle.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/Writeback_Cycle.v' to AST representation.
Generating RTLIL representation for module `\writeback_cycle'.
Successfully finished Verilog frontend.

20. Executing HIERARCHY pass (managing design hierarchy).

20.1. Analyzing design hierarchy..
Top module:  \Pipeline_top
Used module:     \hazard_unit
Used module:     \writeback_cycle
Used module:         \Mux
Used module:     \memory_cycle
Used module:         \Data_Memory
Used module:     \execute_cycle
Used module:         \PC_Adder
Used module:         \ALU
Used module:         \Mux_3_by_1
Used module:     \decode_cycle
Used module:         \Sign_Extend
Used module:         \Register_File
Used module:         \Control_Unit_Top
Used module:             \ALU_Decoder
Used module:             \Main_Decoder
Used module:     \fetch_cycle
Used module:         \Instruction_Memory
Used module:         \PC_Module

20.2. Analyzing design hierarchy..
Top module:  \Pipeline_top
Used module:     \hazard_unit
Used module:     \writeback_cycle
Used module:         \Mux
Used module:     \memory_cycle
Used module:         \Data_Memory
Used module:     \execute_cycle
Used module:         \PC_Adder
Used module:         \ALU
Used module:         \Mux_3_by_1
Used module:     \decode_cycle
Used module:         \Sign_Extend
Used module:         \Register_File
Used module:         \Control_Unit_Top
Used module:             \ALU_Decoder
Used module:             \Main_Decoder
Used module:     \fetch_cycle
Used module:         \Instruction_Memory
Used module:         \PC_Module
Removed 0 unused modules.
Renaming module Pipeline_top to Pipeline_top.

21. Executing PROC pass (convert processes to netlists).

21.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `Instruction_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Instruction_Memory.v:0$120'.
Cleaned up 0 empty switches.

21.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:24$162 in module Register_File.
Marked 1 switch rules as full_case in process $proc$/home/vu/RISCV_Pipeline_Core/src/PC_Module.v:21$158 in module PC_Module.
Marked 1 switch rules as full_case in process $proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147 in module memory_cycle.
Marked 1 switch rules as full_case in process $proc$/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:64$80 in module fetch_cycle.
Marked 1 switch rules as full_case in process $proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77 in module execute_cycle.
Marked 1 switch rules as full_case in process $proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75 in module decode_cycle.
Marked 1 switch rules as full_case in process $proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:23$62 in module Data_Memory.
Removed a total of 0 dead cases.

21.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 31 redundant assignments.
Promoted 8 assignments to connections.

21.4. Executing PROC_INIT pass (extract init attributes).

21.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
Found async reset \rst in `\fetch_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:64$80'.
Found async reset \rst in `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
Found async reset \rst in `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.

21.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

21.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:0$178'.
Creating decoders for process `\Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:24$162'.
     1/3: $1$memwr$\Register$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:27$160_EN[31:0]$170
     2/3: $1$memwr$\Register$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:27$160_DATA[31:0]$169
     3/3: $1$memwr$\Register$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:27$160_ADDR[4:0]$168
Creating decoders for process `\PC_Module.$proc$/home/vu/RISCV_Pipeline_Core/src/PC_Module.v:21$158'.
     1/1: $0\PC[31:0]
Creating decoders for process `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
     1/6: $0\ReadDataM_r[31:0]
     2/6: $0\ALU_ResultM_r[31:0]
     3/6: $0\PCPlus4M_r[31:0]
     4/6: $0\RD_M_r[4:0]
     5/6: $0\ResultSrcM_r[0:0]
     6/6: $0\RegWriteM_r[0:0]
Creating decoders for process `\fetch_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:64$80'.
     1/3: $0\PCPlus4F_reg[31:0]
     2/3: $0\PCF_reg[31:0]
     3/3: $0\InstrF_reg[31:0]
Creating decoders for process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
     1/7: $0\ResultE_r[31:0]
     2/7: $0\RD2_E_r[31:0]
     3/7: $0\PCPlus4E_r[31:0]
     4/7: $0\RD_E_r[4:0]
     5/7: $0\ResultSrcE_r[0:0]
     6/7: $0\MemWriteE_r[0:0]
     7/7: $0\RegWriteE_r[0:0]
Creating decoders for process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
     1/14: $0\RS2_D_r[4:0]
     2/14: $0\RS1_D_r[4:0]
     3/14: $0\PCPlus4D_r[31:0]
     4/14: $0\PCD_r[31:0]
     5/14: $0\RD_D_r[4:0]
     6/14: $0\Imm_Ext_D_r[31:0]
     7/14: $0\RD2_D_r[31:0]
     8/14: $0\RD1_D_r[31:0]
     9/14: $0\ALUControlD_r[2:0]
    10/14: $0\BranchD_r[0:0]
    11/14: $0\ResultSrcD_r[0:0]
    12/14: $0\MemWriteD_r[0:0]
    13/14: $0\ALUSrcD_r[0:0]
    14/14: $0\RegWriteD_r[0:0]
Creating decoders for process `\Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:0$73'.
Creating decoders for process `\Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:23$62'.
     1/3: $1$memwr$\mem$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:26$60_EN[31:0]$68
     2/3: $1$memwr$\mem$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:26$60_DATA[31:0]$67
     3/3: $1$memwr$\mem$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:26$60_ADDR[31:0]$66

21.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Register_File.$memwr$\Register$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:34$161_EN' from process `\Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:0$178'.
No latch inferred for signal `\Data_Memory.$memwr$\mem$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:32$61_EN' from process `\Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:0$73'.

21.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Register_File.$memwr$\Register$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:27$160_ADDR' using process `\Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:24$162'.
  created $dff cell `$procdff$205' with positive edge clock.
Creating register for signal `\Register_File.$memwr$\Register$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:27$160_DATA' using process `\Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:24$162'.
  created $dff cell `$procdff$206' with positive edge clock.
Creating register for signal `\Register_File.$memwr$\Register$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:27$160_EN' using process `\Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:24$162'.
  created $dff cell `$procdff$207' with positive edge clock.
Creating register for signal `\PC_Module.\PC' using process `\PC_Module.$proc$/home/vu/RISCV_Pipeline_Core/src/PC_Module.v:21$158'.
  created $dff cell `$procdff$208' with positive edge clock.
Creating register for signal `\memory_cycle.\RegWriteM_r' using process `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
  created $adff cell `$procdff$209' with positive edge clock and negative level reset.
Creating register for signal `\memory_cycle.\ResultSrcM_r' using process `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
  created $adff cell `$procdff$210' with positive edge clock and negative level reset.
Creating register for signal `\memory_cycle.\RD_M_r' using process `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
  created $adff cell `$procdff$211' with positive edge clock and negative level reset.
Creating register for signal `\memory_cycle.\PCPlus4M_r' using process `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
  created $adff cell `$procdff$212' with positive edge clock and negative level reset.
Creating register for signal `\memory_cycle.\ALU_ResultM_r' using process `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
  created $adff cell `$procdff$213' with positive edge clock and negative level reset.
Creating register for signal `\memory_cycle.\ReadDataM_r' using process `\memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
  created $adff cell `$procdff$214' with positive edge clock and negative level reset.
Creating register for signal `\fetch_cycle.\InstrF_reg' using process `\fetch_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:64$80'.
  created $adff cell `$procdff$215' with positive edge clock and negative level reset.
Creating register for signal `\fetch_cycle.\PCF_reg' using process `\fetch_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:64$80'.
  created $adff cell `$procdff$216' with positive edge clock and negative level reset.
Creating register for signal `\fetch_cycle.\PCPlus4F_reg' using process `\fetch_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:64$80'.
  created $adff cell `$procdff$217' with positive edge clock and negative level reset.
Creating register for signal `\execute_cycle.\RegWriteE_r' using process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
  created $adff cell `$procdff$218' with positive edge clock and negative level reset.
Creating register for signal `\execute_cycle.\MemWriteE_r' using process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
  created $adff cell `$procdff$219' with positive edge clock and negative level reset.
Creating register for signal `\execute_cycle.\ResultSrcE_r' using process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
  created $adff cell `$procdff$220' with positive edge clock and negative level reset.
Creating register for signal `\execute_cycle.\RD_E_r' using process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
  created $adff cell `$procdff$221' with positive edge clock and negative level reset.
Creating register for signal `\execute_cycle.\PCPlus4E_r' using process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
  created $adff cell `$procdff$222' with positive edge clock and negative level reset.
Creating register for signal `\execute_cycle.\RD2_E_r' using process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
  created $adff cell `$procdff$223' with positive edge clock and negative level reset.
Creating register for signal `\execute_cycle.\ResultE_r' using process `\execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
  created $adff cell `$procdff$224' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\RegWriteD_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$225' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\ALUSrcD_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$226' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\MemWriteD_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$227' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\ResultSrcD_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$228' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\BranchD_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$229' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\ALUControlD_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$230' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\RD1_D_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$231' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\RD2_D_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$232' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\Imm_Ext_D_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$233' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\RD_D_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$234' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\RS1_D_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$235' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\RS2_D_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$236' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\PCD_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$237' with positive edge clock and negative level reset.
Creating register for signal `\decode_cycle.\PCPlus4D_r' using process `\decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
  created $adff cell `$procdff$238' with positive edge clock and negative level reset.
Creating register for signal `\Data_Memory.$memwr$\mem$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:26$60_ADDR' using process `\Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:23$62'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `\Data_Memory.$memwr$\mem$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:26$60_DATA' using process `\Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:23$62'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `\Data_Memory.$memwr$\mem$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:26$60_EN' using process `\Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:23$62'.
  created $dff cell `$procdff$241' with positive edge clock.

21.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

21.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:0$178'.
Found and cleaned up 1 empty switch in `\Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:24$162'.
Removing empty process `Register_File.$proc$/home/vu/RISCV_Pipeline_Core/src/Register_File.v:24$162'.
Found and cleaned up 1 empty switch in `\PC_Module.$proc$/home/vu/RISCV_Pipeline_Core/src/PC_Module.v:21$158'.
Removing empty process `PC_Module.$proc$/home/vu/RISCV_Pipeline_Core/src/PC_Module.v:21$158'.
Removing empty process `memory_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:46$147'.
Removing empty process `fetch_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:64$80'.
Removing empty process `execute_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:88$77'.
Removing empty process `decode_cycle.$proc$/home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:80$75'.
Removing empty process `Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:0$73'.
Found and cleaned up 1 empty switch in `\Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:23$62'.
Removing empty process `Data_Memory.$proc$/home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:23$62'.
Cleaned up 3 empty switches.

21.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module Pipeline_top.
Optimizing module Sign_Extend.
<suppressed ~1 debug messages>
Optimizing module Register_File.
<suppressed ~5 debug messages>
Optimizing module writeback_cycle.
Optimizing module PC_Module.
<suppressed ~2 debug messages>
Optimizing module PC_Adder.
Optimizing module Mux_3_by_1.
<suppressed ~1 debug messages>
Optimizing module Mux.
<suppressed ~1 debug messages>
Optimizing module memory_cycle.
<suppressed ~1 debug messages>
Optimizing module Main_Decoder.
Optimizing module Instruction_Memory.
<suppressed ~2 debug messages>
Optimizing module hazard_unit.
<suppressed ~12 debug messages>
Optimizing module fetch_cycle.
<suppressed ~7 debug messages>
Optimizing module execute_cycle.
<suppressed ~1 debug messages>
Optimizing module decode_cycle.
<suppressed ~1 debug messages>
Optimizing module Data_Memory.
<suppressed ~1 debug messages>
Optimizing module Control_Unit_Top.
Optimizing module ALU_Decoder.
<suppressed ~3 debug messages>
Optimizing module ALU.
<suppressed ~3 debug messages>

22. Executing FLATTEN pass (flatten design).
Deleting now unused module Sign_Extend.
Deleting now unused module Register_File.
Deleting now unused module writeback_cycle.
Deleting now unused module PC_Module.
Deleting now unused module PC_Adder.
Deleting now unused module Mux_3_by_1.
Deleting now unused module Mux.
Deleting now unused module memory_cycle.
Deleting now unused module Main_Decoder.
Deleting now unused module Instruction_Memory.
Deleting now unused module hazard_unit.
Deleting now unused module fetch_cycle.
Deleting now unused module execute_cycle.
Deleting now unused module decode_cycle.
Deleting now unused module Data_Memory.
Deleting now unused module Control_Unit_Top.
Deleting now unused module ALU_Decoder.
Deleting now unused module ALU.
<suppressed ~22 debug messages>

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Pipeline_top..
Removed 206 unused cells and 488 unused wires.
<suppressed ~470 debug messages>

End of script. Logfile hash: 1e63fa7445, CPU: user 0.20s system 0.01s, MEM: 53.65 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 39% 38x read_verilog (0 sec), 30% 1x proc_dff (0 sec), ...
