<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx92i/xa9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>pattern_detector_52.rpt</ascFile><devFile>C:/Xilinx92i/xa9500xl/data/xa9536xl.chp</devFile><mfdFile>pattern_detector_52.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 7-20-2022" design="pattern_detector_52" device="XA9536XL" eqnType="1" pkg="VQ44" speed="-15" status="1" statusStr="Successful" swVersion="J.36" time="  5:45PM" version="1.0"/><inputs id="x"/><global_inputs id="clk" pinnum="GCK1" use="GCK1" userloc="43"/><global_inputs id="rstn" pinnum="GSR" use="GSR" userloc="33"/><pin id="FB1_MC1_PIN40" pinnum="40"/><pin id="FB1_MC2_PIN41" pinnum="41" signal="y" use="O"/><pin id="FB1_MC3_PIN43" pinnum="43" signal="clk" use="GCK"/><pin id="FB1_MC4_PIN42" pinnum="42"/><pin id="FB1_MC5_PIN44" pinnum="44"/><pin id="FB1_MC6_PIN2" pinnum="2"/><pin id="FB1_MC7_PIN1" pinnum="1"/><pin id="FB1_MC8_PIN3" pinnum="3"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC10_PIN6" pinnum="6" signal="OpTxFX_DC1_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC11_PIN7" pinnum="7" signal="y_OBUFy_OBUF_RSTF_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC12_PIN8" pinnum="8" signal="next_state2next_state&lt;2&gt;_SETF_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC13_PIN12" pinnum="12" signal="next_state0next_state&lt;0&gt;_RSTF_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN13" pinnum="13" signal="next_state2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN14" pinnum="14" signal="next_state1next_state&lt;1&gt;_SETF_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC16_PIN16" pinnum="16" signal="next_state1_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN18" pinnum="18" signal="next_state0next_state&lt;0&gt;_SETF_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN38" pinnum="38"/><pin id="FB2_MC3_PIN36" pinnum="36"/><pin id="FB2_MC4_PIN37" pinnum="37"/><pin id="FB2_MC5_PIN34" pinnum="34"/><pin id="FB2_MC6_PIN33" pinnum="33" signal="rstn" use="GSR"/><pin id="FB2_MC7_PIN32" pinnum="32"/><pin id="FB2_MC8_PIN31" pinnum="31" signal="x" use="I"/><pin id="FB2_MC9_PIN30" pinnum="30"/><pin id="FB2_MC10_PIN29" pinnum="29"/><pin id="FB2_MC11_PIN28" pinnum="28"/><pin id="FB2_MC12_PIN27" pinnum="27"/><pin id="FB2_MC13_PIN23" pinnum="23"/><pin id="FB2_MC14_PIN22" pinnum="22"/><pin id="FB2_MC15_PIN21" pinnum="21"/><pin id="FB2_MC16_PIN20" pinnum="20" signal="current_state2_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC17_PIN19" pinnum="19" signal="current_state1_SPECSIG" use="b_SPECSIG"/><fblock id="FB1" inputUse="10" pinUse="1"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN40"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN41" pwr="LOW" sigUse="5" signal="y"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN43"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN42"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN44"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN2"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN1"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN3"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN6" pwr="LOW" sigUse="2" signal="OpTxFX_DC1_SPECSIG"><pterms pt1="FB1_10_1"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7" pwr="LOW" sigUse="4" signal="y_OBUFy_OBUF_RSTF_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN8" pwr="LOW" sigUse="4" signal="next_state2next_state&lt;2&gt;_SETF_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN12" pwr="LOW" sigUse="4" signal="next_state0next_state&lt;0&gt;_RSTF_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN13" pwr="LOW" sigUse="2" signal="next_state2_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14" pwr="LOW" sigUse="4" signal="next_state1next_state&lt;1&gt;_SETF_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN16" pwr="LOW" sigUse="2" signal="next_state1_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN18" pwr="LOW" sigUse="6" signal="next_state0next_state&lt;0&gt;_SETF_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3"/></macrocell><macrocell id="FB1_MC18" pwr="LOW" sigUse="2" signal="next_state0_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="OpTxFX_DC1_SPECSIG"/><fbinput id="FB1_I2" signal="current_state0_SPECSIG"/><fbinput id="FB1_I3" signal="current_state1_SPECSIG"/><fbinput id="FB1_I4" signal="current_state2_SPECSIG"/><fbinput id="FB1_I5" signal="next_state0next_state&lt;0&gt;_RSTF_SPECSIG"/><fbinput id="FB1_I6" signal="next_state0next_state&lt;0&gt;_SETF_SPECSIG"/><fbinput id="FB1_I7" signal="next_state1next_state&lt;1&gt;_SETF_SPECSIG"/><fbinput id="FB1_I8" signal="next_state2next_state&lt;2&gt;_SETF_SPECSIG"/><fbinput id="FB1_I9" signal="x"/><fbinput id="FB1_I10" signal="y_OBUFy_OBUF_RSTF_SPECSIG"/><pterm id="FB1_2_1"><signal id="y_OBUFy_OBUF_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="current_state2_SPECSIG"/><signal id="current_state0_SPECSIG"/><signal id="x" negated="ON"/></pterm><pterm id="FB1_10_1"><signal id="current_state1_SPECSIG"/><signal id="current_state2_SPECSIG"/></pterm><pterm id="FB1_11_1"><signal id="current_state1_SPECSIG"/><signal id="current_state2_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="current_state2_SPECSIG"/><signal id="current_state0_SPECSIG"/><signal id="x" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="current_state1_SPECSIG"/><signal id="current_state2_SPECSIG" negated="ON"/><signal id="current_state0_SPECSIG"/><signal id="x"/></pterm><pterm id="FB1_12_2"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="current_state2_SPECSIG"/><signal id="current_state0_SPECSIG" negated="ON"/><signal id="x" negated="ON"/></pterm><pterm id="FB1_13_1"><signal id="current_state2_SPECSIG" negated="ON"/><signal id="next_state0next_state&lt;0&gt;_SETF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_2"><signal id="next_state0next_state&lt;0&gt;_SETF_SPECSIG" negated="ON"/><signal id="next_state2next_state&lt;2&gt;_SETF_SPECSIG" negated="ON"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_1"><signal id="next_state2next_state&lt;2&gt;_SETF_SPECSIG" negated="ON"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_2"><signal id="next_state2next_state&lt;2&gt;_SETF_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="current_state1_SPECSIG"/><signal id="current_state2_SPECSIG" negated="ON"/><signal id="current_state0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_2"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="current_state2_SPECSIG"/><signal id="current_state0_SPECSIG" negated="ON"/><signal id="x"/></pterm><pterm id="FB1_15_3"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="current_state2_SPECSIG" negated="ON"/><signal id="current_state0_SPECSIG"/><signal id="x"/></pterm><pterm id="FB1_16_1"><signal id="next_state1next_state&lt;1&gt;_SETF_SPECSIG" negated="ON"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_2"><signal id="next_state1next_state&lt;1&gt;_SETF_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="current_state1_SPECSIG" negated="ON"/><signal id="next_state2next_state&lt;2&gt;_SETF_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="x" negated="ON"/><signal id="next_state1next_state&lt;1&gt;_SETF_SPECSIG"/></pterm><pterm id="FB1_17_3"><signal id="current_state0_SPECSIG" negated="ON"/><signal id="x"/><signal id="next_state1next_state&lt;1&gt;_SETF_SPECSIG" negated="ON"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="next_state0next_state&lt;0&gt;_RSTF_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="next_state0next_state&lt;0&gt;_SETF_SPECSIG"/></pterm><equation id="y" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_2_2"/></set><reset><eq_pterm ptindx="FB1_2_1"/></reset><prld ptindx="GND"/></equation><equation id="OpTxFX_DC1_SPECSIG"><d2><eq_pterm ptindx="FB1_10_1"/></d2></equation><equation id="y_OBUFy_OBUF_RSTF_SPECSIG"><d2><eq_pterm ptindx="FB1_11_1"/><eq_pterm ptindx="FB1_11_2"/></d2></equation><equation id="next_state2next_state&lt;2&gt;_SETF_SPECSIG"><d2><eq_pterm ptindx="FB1_12_1"/><eq_pterm ptindx="FB1_12_2"/></d2></equation><equation id="next_state0next_state&lt;0&gt;_RSTF_SPECSIG"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/></d2></equation><equation id="next_state2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_14_2"/></set><reset><eq_pterm ptindx="FB1_14_1"/></reset><prld ptindx="GND"/></equation><equation id="next_state1next_state&lt;1&gt;_SETF_SPECSIG"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/><eq_pterm ptindx="FB1_15_3"/></d2></equation><equation id="next_state1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_16_2"/></set><reset><eq_pterm ptindx="FB1_16_1"/></reset><prld ptindx="GND"/></equation><equation id="next_state0next_state&lt;0&gt;_SETF_SPECSIG"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/><eq_pterm ptindx="FB1_17_3"/></d2></equation><equation id="next_state0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_18_2"/></set><reset><eq_pterm ptindx="FB1_18_1"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="3" pinUse="1"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN38"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN36"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN37"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN34"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN33"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN32"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN31"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN30"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN29"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN27"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN23"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN22"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN21"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN20" pwr="LOW" sigUse="1" signal="current_state2_SPECSIG"><pterms pt1="FB2_16_1"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN19" pwr="LOW" sigUse="1" signal="current_state1_SPECSIG"><pterms pt1="FB2_17_1"/></macrocell><macrocell id="FB2_MC18" pwr="LOW" sigUse="1" signal="current_state0_SPECSIG"><pterms pt1="FB2_18_1"/></macrocell><fbinput id="FB2_I1" signal="next_state0_SPECSIG"/><fbinput id="FB2_I2" signal="next_state1_SPECSIG"/><fbinput id="FB2_I3" signal="next_state2_SPECSIG"/><pterm id="FB2_16_1"><signal id="next_state2_SPECSIG"/></pterm><pterm id="FB2_17_1"><signal id="next_state1_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="next_state0_SPECSIG"/></pterm><equation id="current_state2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="rstn"/></reset><prld ptindx="GND"/></equation><equation id="current_state1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="rstn"/></reset><prld ptindx="GND"/></equation><equation id="current_state0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="rstn"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa95*xl-*-*" power="LOW" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="OpTxFX_DC1_SPECSIG" value="$OpTx$FX_DC$1"/><specSig signal="y_OBUFy_OBUF_RSTF_SPECSIG" value="y_OBUF/y_OBUF_RSTF"/><specSig signal="next_state2next_state&lt;2&gt;_SETF_SPECSIG" value="next_state&lt;2&gt;/next_state&lt;2&gt;_SETF"/><specSig signal="next_state0next_state&lt;0&gt;_RSTF_SPECSIG" value="next_state&lt;0&gt;/next_state&lt;0&gt;_RSTF"/><specSig signal="next_state2_SPECSIG" value="next_state&lt;2&gt;"/><specSig signal="next_state1next_state&lt;1&gt;_SETF_SPECSIG" value="next_state&lt;1&gt;/next_state&lt;1&gt;_SETF"/><specSig signal="next_state1_SPECSIG" value="next_state&lt;1&gt;"/><specSig signal="next_state0next_state&lt;0&gt;_SETF_SPECSIG" value="next_state&lt;0&gt;/next_state&lt;0&gt;_SETF"/><specSig signal="current_state2_SPECSIG" value="current_state&lt;2&gt;"/><specSig signal="current_state1_SPECSIG" value="current_state&lt;1&gt;"/><specSig signal="next_state0_SPECSIG" value="next_state&lt;0&gt;"/><specSig signal="current_state0_SPECSIG" value="current_state&lt;0&gt;"/></document>
