#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  6 14:25:16 2019
# Process ID: 9696
# Current directory: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1452 D:\Vivado_Projecten\EindOpdracht1\BlokDesign2\BlokDesign2.xpr
# Log file: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/vivado.log
# Journal file: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Projecten/EindOpdracht1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 809.336 ; gain = 201.059
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:NeonIp:1.0 - NeonIp_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:Ultrasoon:1.0 - Ultrasoon_0
Successfully read diagram <design_1> from BD file <D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 978.066 ; gain = 52.691
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {pl_sw_1bit}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_sw_1bit ( pl_sw_1bit ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE pl_sw_1bit [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_sw_1bit
INFO: [board_rule 100-100] connect_bd_intf_net /pl_sw_1bit /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <D:\Vivado_Projecten\EindOpdracht1\BlokDesign2\BlokDesign2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NeonIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ultrasoon_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 6d45188942f6114b; cache size = 3.045 MB.
[Fri Dec  6 15:15:16 2019] Launched design_1_xbar_0_synth_1, design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/synth_1/runme.log
[Fri Dec  6 15:15:16 2019] Launched impl_1...
Run output will be captured here: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1204.676 ; gain = 154.875
file copy -force D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/impl_1/design_1_wrapper.sysdef D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk -hwspec D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk -hwspec D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 15:35:45 2019...
