{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732554108000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732554108001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 14:01:47 2024 " "Processing started: Mon Nov 25 14:01:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732554108001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732554108001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex3_5 -c ex3_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex3_5 -c ex3_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732554108001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732554108110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_signed_sum4inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_signed_sum4inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_signed_sum4inputs " "Found entity 1: tb_signed_sum4inputs" {  } { { "tb_signed_sum4inputs.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_5/tb_signed_sum4inputs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732554108162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732554108162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ex3_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex3_5 " "Found entity 1: ex3_5" {  } { { "ex3_5.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_5/ex3_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732554108163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732554108163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow ex3_5.v(11) " "Verilog HDL Implicit Net warning at ex3_5.v(11): created implicit net for \"overflow\"" {  } { { "ex3_5.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_5/ex3_5.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732554108163 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "overflow ex3_5.v(1) " "Verilog HDL Module Declaration error at ex3_5.v(1): port \"overflow\" is not declared as port" {  } { { "ex3_5.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_5/ex3_5.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1732554108163 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "overflo ex3_5.v(4) " "Verilog HDL Module Declaration error at ex3_5.v(4): top module port \"overflo\" is not found in the port list" {  } { { "ex3_5.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_5/ex3_5.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1732554108163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732554108188 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 14:01:48 2024 " "Processing ended: Mon Nov 25 14:01:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732554108188 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732554108188 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732554108188 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732554108188 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732554108254 ""}
