// Seed: 1467236625
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5
);
  always @(1) id_3 = 1;
  wire id_7;
  wire id_8;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    output wand id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    output wire id_11,
    input uwire id_12
);
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_2,
      id_9,
      id_5
  );
endmodule
