// Seed: 732109215
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always $display(1, id_3, id_2);
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    output wand id_4,
    output uwire id_5,
    output tri id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9
    , id_11
);
  wire id_12, id_13;
  module_0(
      id_12, id_12, id_13
  );
  always id_11 <= $display(id_11 ? 1 : 1) == id_9;
  wire id_14;
endmodule
