==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/mnt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'key_core_one.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from key_core_one.cpp:1:
In file included from key_core_one.cpp:3:
In file included from ./key_core_one.hpp:6:
./galapagos_packet.h:74:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using interface = hls::stream<galapagos::stream_packet<T> >;
                      ^
In file included from key_core_one.cpp:1:
key_core_one.cpp:68:3: error: use of undeclared identifier 'printf'
  printf("\n timestep 0 \n");
  ^
key_core_one.cpp:103:5: error: use of undeclared identifier 'printf'
    printf("\n timestep 1 from rsa 1 \n");
    ^
key_core_one.cpp:118:27: error: no viable overloaded '='
                data.data = out_data;
                ~~~~~~~~~ ^ ~~~~~~~~
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:320:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:326:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const volatile ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:332:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const ap_uint<_AP_W>& op2) volatile { Base::V = op2.V; }
                                             ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:334:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const volatile ap_uint<_AP_W>& op2) volatile {
                                             ^
In file included from key_core_one.cpp:1:
key_core_one.cpp:142:27: error: no viable overloaded '='
                data.data = out_data;
                ~~~~~~~~~ ^ ~~~~~~~~
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:320:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:326:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const volatile ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:332:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const ap_uint<_AP_W>& op2) volatile { Base::V = op2.V; }
                                             ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:334:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const volatile ap_uint<_AP_W>& op2) volatile {
                                             ^
In file included from key_core_one.cpp:1:
key_core_one.cpp:269:27: error: no viable overloaded '='
                data.data = out_data;
                ~~~~~~~~~ ^ ~~~~~~~~
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:320:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:326:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const volatile ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:332:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const ap_uint<_AP_W>& op2) volatile { Base::V = op2.V; }
                                             ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:334:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const volatile ap_uint<_AP_W>& op2) volatile {
                                             ^
In file included from key_core_one.cpp:1:
key_core_one.cpp:279:27: error: no viable overloaded '='
                data.data = out_data;
                ~~~~~~~~~ ^ ~~~~~~~~
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:320:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:326:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const volatile ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:332:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const ap_uint<_AP_W>& op2) volatile { Base::V = op2.V; }
                                             ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:334:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const volatile ap_uint<_AP_W>& op2) volatile {
                                             ^
1 warning and 6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/mnt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'key_core_one.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from key_core_one.cpp:1:
In file included from key_core_one.cpp:3:
In file included from ./key_core_one.hpp:6:
./galapagos_packet.h:74:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using interface = hls::stream<galapagos::stream_packet<T> >;
                      ^
In file included from key_core_one.cpp:1:
key_core_one.cpp:68:3: error: use of undeclared identifier 'printf'
  printf("\n timestep 0 \n");
  ^
key_core_one.cpp:103:5: error: use of undeclared identifier 'printf'
    printf("\n timestep 1 from rsa 1 \n");
    ^
key_core_one.cpp:118:27: error: no viable overloaded '='
                data.data = out_data;
                ~~~~~~~~~ ^ ~~~~~~~~
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:320:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:326:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const volatile ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:332:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const ap_uint<_AP_W>& op2) volatile { Base::V = op2.V; }
                                             ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:334:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const volatile ap_uint<_AP_W>& op2) volatile {
                                             ^
In file included from key_core_one.cpp:1:
key_core_one.cpp:142:27: error: no viable overloaded '='
                data.data = out_data;
                ~~~~~~~~~ ^ ~~~~~~~~
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:320:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:326:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const volatile ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:332:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const ap_uint<_AP_W>& op2) volatile { Base::V = op2.V; }
                                             ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:334:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const volatile ap_uint<_AP_W>& op2) volatile {
                                             ^
In file included from key_core_one.cpp:1:
key_core_one.cpp:269:27: error: no viable overloaded '='
                data.data = out_data;
                ~~~~~~~~~ ^ ~~~~~~~~
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:320:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:326:50: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) ap_uint& operator=(const volatile ap_uint<_AP_W>& op2) {
                                                 ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:332:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const ap_uint<_AP_W>& op2) volatile { Base::V = op2.V; }
                                             ^
/opt/mnt/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:334:46: note: candidate function not viable: no known conversion from 'const data' (aka 'const data_t') to 'const volatile ap_uint<512>' for 1st argument; 
  inline __attribute__((always_inline)) void operator=(const volatile ap_uint<_AP_W>& op2) volatile {
                                             ^
1 warning and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'key_core_one.cpp' ... 
WARNING: [HLS 200-40] In file included from key_core_one.cpp:1:
In file included from key_core_one.cpp:3:
In file included from ./key_core_one.hpp:6:
./galapagos_packet.h:74:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using interface = hls::stream<galapagos::stream_packet<T> >;
                      ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 47418 ; free virtual = 58078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 47418 ; free virtual = 58078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 47410 ; free virtual = 58071
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 47406 ; free virtual = 58068
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 47384 ; free virtual = 58046
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 47390 ; free virtual = 58052
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'key_core_one' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'key_core_one' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'share_secret_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'mul' operation ('big_mult.V', key_core_one.cpp:348) and 'mul' operation ('big_mult.V', key_core_one.cpp:348).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'pub_key_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'mul' operation ('big_mult.V', key_core_one.cpp:268) and 'mul' operation ('big_mult.V', key_core_one.cpp:268).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.37 seconds; current allocated memory: 124.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 133.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'key_core_one' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/id' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/in_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/in_V_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/in_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/in_V_id_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/in_V_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/in_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_one/timeStep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'key_core_one' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'time_step_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trans_done' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'secret_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'modulus_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'base_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'key_core_one/timeStep_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'key_core_one/timeStep_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'key_core_one/timeStep_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'key_core_one_mul_128ns_512s_512_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'key_core_one_mul_6ns_512s_512_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'key_core_one_urem_512s_20ns_128_516_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'key_core_one'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 158.473 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'key_core_one_mul_128ns_512s_512_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'key_core_one_urem_512s_20ns_128_516_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'key_core_one_mul_6ns_512s_512_2_1_MulnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 47317 ; free virtual = 57988
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
