xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../ipstatic/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_9,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_9,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_9,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
axi_clock_converter_v2_1_vl_rfs.v,verilog,axi_clock_converter_v2_1_28,../../../ipstatic/hdl/axi_clock_converter_v2_1_vl_rfs.v,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
axi_clock_converter.v,verilog,xil_defaultlib,../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/sim/axi_clock_converter.v,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
