Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:36 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'y8_IReal_QImag'

1. Summary
----------

SUCCESS in the conversion of y8_IReal_QImag (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:33 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'y8_IImag_QReal'

1. Summary
----------

SUCCESS in the conversion of y8_IImag_QReal (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:29 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'vio_0'

1. Summary
----------

SUCCESS in the conversion of vio_0 (xilinx.com:ip:vio:3.0 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:24 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortDistMem64x18'

1. Summary
----------

SUCCESS in the conversion of twoPortDistMem64x18 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:23 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortDistMem64x16'

1. Summary
----------

SUCCESS in the conversion of twoPortDistMem64x16 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:20 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortDistMem56x16'

1. Summary
----------

SUCCESS in the conversion of twoPortDistMem56x16 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:19 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortDistMem32x18'

1. Summary
----------

SUCCESS in the conversion of twoPortDistMem32x18 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:17 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortDistMem128x18'

1. Summary
----------

SUCCESS in the conversion of twoPortDistMem128x18 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:15 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortBlkMem48x8'

1. Summary
----------

SUCCESS in the conversion of twoPortBlkMem48x8 (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:12 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortBlkMem40x4'

1. Summary
----------

SUCCESS in the conversion of twoPortBlkMem40x4 (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:09 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap8'

1. Summary
----------

SUCCESS in the conversion of resamplerTap8 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:08 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap7'

1. Summary
----------

SUCCESS in the conversion of resamplerTap7 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:06 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap6'

1. Summary
----------

SUCCESS in the conversion of resamplerTap6 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:04 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap5'

1. Summary
----------

SUCCESS in the conversion of resamplerTap5 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:02 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap4'

1. Summary
----------

SUCCESS in the conversion of resamplerTap4 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:20:00 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap3'

1. Summary
----------

SUCCESS in the conversion of resamplerTap3 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:58 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap2'

1. Summary
----------

SUCCESS in the conversion of resamplerTap2 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:56 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap1'

1. Summary
----------

SUCCESS in the conversion of resamplerTap1 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:54 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap0'

1. Summary
----------

SUCCESS in the conversion of resamplerTap0 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:52 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'reciprocalLut'

1. Summary
----------

SUCCESS in the conversion of reciprocalLut (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:50 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p1_r_c'

1. Summary
----------

SUCCESS in the conversion of p1_r_c (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:47 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p1_i_c'

1. Summary
----------

SUCCESS in the conversion of p1_i_c (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:44 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p0_r_c'

1. Summary
----------

SUCCESS in the conversion of p0_r_c (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:41 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p0_i_c'

1. Summary
----------

SUCCESS in the conversion of p0_i_c (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:38 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mpy18x18'

1. Summary
----------

SUCCESS in the conversion of mpy18x18 (xilinx.com:ip:mult_gen:12.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:35 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fft_1k'

1. Summary
----------

SUCCESS in the conversion of fft_1k (xilinx.com:ip:xfft:9.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:30 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'cmpy18x18'

1. Summary
----------

SUCCESS in the conversion of cmpy18x18 (xilinx.com:ip:cmpy:6.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:27 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'SinCosLut'

1. Summary
----------

SUCCESS in the conversion of SinCosLut (xilinx.com:ip:dds_compiler:6.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:25 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Ram512x50DP3'

1. Summary
----------

SUCCESS in the conversion of Ram512x50DP3 (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:22 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Ram16Kx18DP'

1. Summary
----------

SUCCESS in the conversion of Ram16Kx18DP (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:17 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DetectionFilter'

1. Summary
----------

SUCCESS in the conversion of DetectionFilter (xilinx.com:ip:fir_compiler:7.2 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 18 19:19:13 2019
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Clk_93_X2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Clk_93_X2 (xilinx.com:ip:clk_wiz:5.4 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLK_OUT3_PORT' from 'clk_out3' to 'clk_93N' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLK_OUT4_PORT' from 'clk_out4' to 'Clk_373' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '100.000' to '93.333' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_PHASE' from '0.000' to '180' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '100.000' to '373.333' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLKOUT4_DRIVES' from 'BUFG' to 'BUFGCE' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLKOUT5_DRIVES' from 'BUFG' to 'Buffer' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLKOUT6_DRIVES' from 'BUFG' to 'Buffer' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'CLKOUT7_DRIVES' from 'BUFG' to 'Buffer' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'MMCM_COMPENSATION' from 'ZHOLD' to 'AUTO' has been ignored for IP 'Clk_93_X2'

An attempt to modify the value of disabled parameter 'MMCM_CLKOUT2_PHASE' from '0.000' to '180.000' has been ignored for IP 'Clk_93_X2'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:5.4 -user_name Clk_93_X2
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {107.14000000000001} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFGCE} \
  CONFIG.CLKOUT1_JITTER {109.699} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {91.947} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {186.666} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFGCE} \
  CONFIG.CLKOUT2_JITTER {96.806} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {91.947} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {373.333} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {153.797} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {120.398} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {93.333} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {180} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFGCE} \
  CONFIG.CLKOUT4_JITTER {117.864} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {120.398} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {373.333} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_186} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_373} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_93N} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {Clk_373} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {Clk_93_X2} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.714} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {3} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {180.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {93.333} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Global_buffer} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips Clk_93_X2]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:34 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'y8_IReal_QImag'

1. Summary
----------

SUCCESS in the upgrade of y8_IReal_QImag (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:32 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'y8_IImag_QReal'

1. Summary
----------

SUCCESS in the upgrade of y8_IImag_QReal (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:29 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'vio_0'

1. Summary
----------

SUCCESS in the upgrade of vio_0 (xilinx.com:ip:vio:3.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:26 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortBlkMem48x8'

1. Summary
----------

SUCCESS in the upgrade of twoPortBlkMem48x8 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:24 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'twoPortBlkMem40x4'

1. Summary
----------

SUCCESS in the upgrade of twoPortBlkMem40x4 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:22 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'p1_r_c'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of p1_r_c (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'p1_r_c'. No COE file loaded
.Restoring to an old valid value of 'false'

An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to '../../../../../../../../Documents/GitHub/stcDemod/sourceData/p1_r_pt17.coe' has been ignored for IP 'p1_r_c'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 -user_name p1_r_c
set_property -dict "\
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../../../../../../../../Documents/GitHub/stcDemod/sourceData/p1_r_pt17.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {p1_r_c} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {100} \
  CONFIG.Port_B_Enable_Rate {100} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {18} \
  CONFIG.Read_Width_B {18} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {512} \
  CONFIG.Write_Width_A {18} \
  CONFIG.Write_Width_B {18} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips p1_r_c]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:19 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'p1_i_c'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of p1_i_c (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'p1_i_c'. No COE file loaded
.Restoring to an old valid value of 'false'

An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to '../../../../../../../../Documents/GitHub/stcDemod/sourceData/p1_i_pt17.coe' has been ignored for IP 'p1_i_c'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 -user_name p1_i_c
set_property -dict "\
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../../../../../../../../Documents/GitHub/stcDemod/sourceData/p1_i_pt17.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {p1_i_c} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {100} \
  CONFIG.Port_B_Enable_Rate {100} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {18} \
  CONFIG.Read_Width_B {18} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {512} \
  CONFIG.Write_Width_A {18} \
  CONFIG.Write_Width_B {18} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips p1_i_c]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:16 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'p0_r_c'

1. Summary
----------

SUCCESS in the upgrade of p0_r_c (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:14 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'p0_i_c'

1. Summary
----------

SUCCESS in the upgrade of p0_i_c (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:11 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'fft_1k'

1. Summary
----------

SUCCESS in the upgrade of fft_1k (xilinx.com:ip:xfft:9.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:07 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'Ram512x50DP3'

1. Summary
----------

SUCCESS in the upgrade of Ram512x50DP3 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:05 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'Ram16Kx18DP'

1. Summary
----------

SUCCESS in the upgrade of Ram16Kx18DP (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:43:00 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'DetectionFilter'

1. Summary
----------

SUCCESS in the upgrade of DetectionFilter (xilinx.com:ip:fir_compiler:7.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:42:59 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'Clk_93_X2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Clk_93_X2 from xilinx.com:ip:clk_wiz:5.3 (Rev. 3) to xilinx.com:ip:clk_wiz:5.4 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Clk_93_X2'.


-Upgrade has added interface 'CE_CLK_OUT1' (xilinx.com:signal:clockenable:1.0)

-Upgrade has added interface 'CE_CLK_OUT4' (xilinx.com:signal:clockenable:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Clk_93_X2'. These changes may impact your design.


-Upgrade has removed port 'clk_out1_ce'

-Upgrade has removed port 'clk_out4_ce'

-Upgrade has added port 'Clk_373_ce'

-Upgrade has added port 'clk_186_ce'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'Clk_93_X2'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:5.4 -user_name Clk_93_X2
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {107.14000000000001} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFGCE} \
  CONFIG.CLKOUT1_JITTER {134.046} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {120.398} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {186.666} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {153.797} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {120.398} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {93.333} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {153.797} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {120.398} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {93.333} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {180} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLKOUT4_DRIVES {BUFGCE} \
  CONFIG.CLKOUT4_JITTER {117.864} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {120.398} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {373.333} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {true} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_186} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_93P} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_93N} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {Clk_373} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {Clk_93_X2} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.714} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {180.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {2} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {4} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {93.333} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Global_buffer} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips Clk_93_X2]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:29 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap8'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap8 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap8'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap8'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap8.coe 
. IP 'resamplerTap8'

Customization errors found on 'resamplerTap8'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap8
set_property -dict "\
  CONFIG.Component_Name {resamplerTap8} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap8.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap8]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:28 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap7'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap7 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap7'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap7'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap7.coe 
. IP 'resamplerTap7'

Customization errors found on 'resamplerTap7'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap7
set_property -dict "\
  CONFIG.Component_Name {resamplerTap7} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap7.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap7]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:28 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap6'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap6 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap6'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap6'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap6.coe 
. IP 'resamplerTap6'

Customization errors found on 'resamplerTap6'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap6
set_property -dict "\
  CONFIG.Component_Name {resamplerTap6} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap6.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap6]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:27 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap5'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap5 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap5'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap5'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap5.coe 
. IP 'resamplerTap5'

Customization errors found on 'resamplerTap5'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap5
set_property -dict "\
  CONFIG.Component_Name {resamplerTap5} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap5.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap5]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:27 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap4'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap4 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap4'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap4'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap4.coe 
. IP 'resamplerTap4'

Customization errors found on 'resamplerTap4'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap4
set_property -dict "\
  CONFIG.Component_Name {resamplerTap4} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap4.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap4]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:26 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap3'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap3 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap3'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap3'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap3.coe 
. IP 'resamplerTap3'

Customization errors found on 'resamplerTap3'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap3
set_property -dict "\
  CONFIG.Component_Name {resamplerTap3} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap3.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap3]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:25 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap2'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap2 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap2'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap2'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap2.coe 
. IP 'resamplerTap2'

Customization errors found on 'resamplerTap2'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap2
set_property -dict "\
  CONFIG.Component_Name {resamplerTap2} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap2.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap2]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:25 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap1'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap1 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap1'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap1'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap1.coe 
. IP 'resamplerTap1'

Customization errors found on 'resamplerTap1'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap1
set_property -dict "\
  CONFIG.Component_Name {resamplerTap1} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap1.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap1]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:24 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'resamplerTap0'

1. Summary
----------

CAUTION (success, with warnings) in the update of resamplerTap0 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'resamplerTap0'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'resamplerTap0'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/resamplerTap0.coe 
. IP 'resamplerTap0'

Customization errors found on 'resamplerTap0'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name resamplerTap0
set_property -dict "\
  CONFIG.Component_Name {resamplerTap0} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/resamplerTap0.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips resamplerTap0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 23:41:23 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'reciprocalLut'

1. Summary
----------

CAUTION (success, with warnings) in the update of reciprocalLut (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'reciprocalLut'.



4. Connection Warnings
----------------------

Detected external port differences while upgrading 'reciprocalLut'. These changes may impact your design.



5. Customization warnings
-------------------------

Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/frank.ziegler/Documents/GitHub/xc7k160t-IP/reciprocalLut.coe 
. IP 'reciprocalLut'

Customization errors found on 'reciprocalLut'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name reciprocalLut
set_property -dict "\
  CONFIG.Component_Name {reciprocalLut} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../xc7k160t-IP/reciprocalLut.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {18} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {32} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips reciprocalLut]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Mar 06 21:20:55 2017
| Host         : SEMCO1039 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'xfft_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of xfft_0 (xilinx.com:ip:xfft:9.0 (Rev. 11)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'xfft_0'. These changes may impact your design.


-Upgraded port 'm_axis_data_tdata' width 80 differs from original width 64


