<stg><name>max_pooling2d_fix16</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="16" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="20" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="5">
<![CDATA[
:12  %empty = trunc i5 %output_width_read to i4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="5">
<![CDATA[
:13  %empty_51 = trunc i5 %output_height_read to i4

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:15  %zext_ln9 = zext i4 %empty_51 to i8

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
:16  %zext_ln9_1 = zext i4 %empty to i8

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %mul_ln9 = mul i8 %zext_ln9, %zext_ln9_1

]]></Node>
<StgValue><ssdm name="mul_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="5">
<![CDATA[
:5  %sext_ln9 = sext i5 %output_width_read to i6

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
:6  %sext_ln9_1 = sext i5 %output_height_read to i6

]]></Node>
<StgValue><ssdm name="sext_ln9_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
:7  %sext_ln9_2 = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="sext_ln9_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="7">
<![CDATA[
:8  %zext_ln26 = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="7">
<![CDATA[
:9  %zext_ln26_1_cast4 = zext i7 %sext_ln9_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_1_cast4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="6">
<![CDATA[
:10  %zext_ln34 = zext i6 %sext_ln9_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="6">
<![CDATA[
:11  %zext_ln34_1_cast = zext i6 %sext_ln9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln34_1_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="6">
<![CDATA[
:14  %empty_52 = trunc i6 %output_depth_read to i5

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="5">
<![CDATA[
:18  %zext_ln9_2 = zext i5 %empty_52 to i13

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="8">
<![CDATA[
:19  %zext_ln9_3 = zext i8 %mul_ln9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:20  %mul_ln9_1 = mul i13 %zext_ln9_2, %zext_ln9_3

]]></Node>
<StgValue><ssdm name="mul_ln9_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:21  %icmp_ln22 = icmp eq i4 %empty, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader7:0  %indvar_flatten39 = phi i13 [ 0, %0 ], [ %add_ln19, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7:1  %out_d_0 = phi i5 [ 0, %0 ], [ %select_ln19, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="5">
<![CDATA[
.preheader7:7  %zext_ln26_1 = zext i5 %out_d_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:8  %mul_ln26 = mul i9 %zext_ln26_1, %zext_ln26

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader7:15  %icmp_ln19 = icmp eq i13 %indvar_flatten39, %mul_ln9_1

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:0  %out_d = add i5 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader7:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln21_1, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:3  %out_h_0 = phi i4 [ 0, %0 ], [ %select_ln21, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:4  %out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:3  %icmp_ln21 = icmp eq i8 %indvar_flatten, %mul_ln9

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1:4  %select_ln20 = select i1 %icmp_ln21, i4 0, i4 %out_h_0

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="5">
<![CDATA[
hls_label_1:7  %zext_ln26_4 = zext i5 %out_d to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:8  %mul_ln26_1 = mul i9 %zext_ln26_4, %zext_ln26

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:14  %icmp_ln22_1 = icmp eq i4 %out_w_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:17  %out_h = add i4 %select_ln20, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader7:11  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="5">
<![CDATA[
.preheader7:12  %zext_ln26_3 = zext i5 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:13  %tmp_0_0 = add i9 %zext_ln26_3, %mul_ln26

]]></Node>
<StgValue><ssdm name="tmp_0_0"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1:9  %select_ln20_1 = select i1 %icmp_ln21, i9 %mul_ln26_1, i9 %mul_ln26

]]></Node>
<StgValue><ssdm name="select_ln20_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1:12  %select_ln20_3 = select i1 %icmp_ln21, i9 %mul_ln26_1, i9 %tmp_0_0

]]></Node>
<StgValue><ssdm name="select_ln20_3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:15  %select_ln20_5 = select i1 %icmp_ln21, i1 %icmp_ln22, i1 %icmp_ln22_1

]]></Node>
<StgValue><ssdm name="select_ln20_5"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_1:21  %shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_mid1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="5">
<![CDATA[
hls_label_1:22  %zext_ln26_13 = zext i5 %shl_ln26_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:23  %tmp_0_0_mid1 = add i9 %zext_ln26_13, %select_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_0_0_mid1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1:24  %select_ln26_1 = select i1 %select_ln20_5, i9 %tmp_0_0_mid1, i9 %select_ln20_3

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:27  %add_ln26_4 = add i9 %select_ln26_1, 1

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader7:16  %add_ln19 = add i13 %indvar_flatten39, 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1:16  %select_ln19 = select i1 %icmp_ln21, i5 %out_d, i5 %out_d_0

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1:25  %zext_ln26_14 = zext i9 %select_ln26_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:26  %mul_ln26_2 = mul i14 %zext_ln26_1_cast4, %zext_ln26_14

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1:28  %zext_ln26_15 = zext i9 %add_ln26_4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:29  %mul_ln26_3 = mul i14 %zext_ln26_1_cast4, %zext_ln26_15

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:18  %or_ln26_1 = or i1 %select_ln20_5, %icmp_ln21

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1:19  %select_ln26 = select i1 %or_ln26_1, i4 0, i4 %out_w_0

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1:34  %select_ln21 = select i1 %select_ln20_5, i4 %out_h, i4 %select_ln20

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_1:38  %shl_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln26, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="5">
<![CDATA[
hls_label_1:39  %zext_ln26_7 = zext i5 %shl_ln26_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:40  %add_ln26 = add i14 %mul_ln26_2, %zext_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:44  %or_ln26 = or i5 %shl_ln26_1, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="5">
<![CDATA[
hls_label_1:45  %zext_ln26_9 = zext i5 %or_ln26 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:46  %add_ln26_1 = add i14 %mul_ln26_2, %zext_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:55  %add_ln26_2 = add i14 %mul_ln26_3, %zext_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:64  %add_ln26_3 = add i14 %mul_ln26_3, %zext_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:78  %out_w = add i4 %select_ln26, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:79  %add_ln21_1 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:80  %select_ln21_1 = select i1 %icmp_ln21, i8 1, i8 %add_ln21_1

]]></Node>
<StgValue><ssdm name="select_ln21_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:41  %zext_ln26_8 = zext i14 %add_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:42  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:43  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:47  %zext_ln26_10 = zext i14 %add_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:48  %input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:49  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:43  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:49  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:56  %zext_ln26_11 = zext i14 %add_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:57  %input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:58  %input_load_3 = load i16* %input_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:50  %icmp_ln29 = icmp slt i16 %input_load, %input_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_1:51  %select_ln29 = select i1 %icmp_ln29, i14 %add_ln26_1, i14 %add_ln26

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:58  %input_load_3 = load i16* %input_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:52  %zext_ln29 = zext i14 %select_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:53  %input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:54  %input_load_2 = load i16* %input_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:54  %input_load_2 = load i16* %input_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:59  %icmp_ln29_1 = icmp slt i16 %input_load_2, %input_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_1:60  %select_ln29_1 = select i1 %icmp_ln29_1, i14 %add_ln26_2, i14 %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:65  %zext_ln26_12 = zext i14 %add_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:66  %input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:67  %input_load_5 = load i16* %input_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:61  %zext_ln29_1 = zext i14 %select_ln29_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:62  %input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:63  %input_load_4 = load i16* %input_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:67  %input_load_5 = load i16* %input_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
.preheader7:6  %zext_ln34_1 = zext i5 %out_d_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:9  %mul_ln34 = mul i8 %zext_ln34_1, %zext_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:63  %input_load_4 = load i16* %input_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="select_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
.preheader7:10  %zext_ln26_2 = zext i4 %out_h_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="select_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:14  %tmp4 = add i8 %zext_ln26_2, %mul_ln34

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:17  br i1 %icmp_ln19, label %1, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:6  %zext_ln34_3 = zext i5 %out_d to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:10  %mul_ln34_1 = mul i8 %zext_ln34_3, %zext_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34_1"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:68  %icmp_ln29_2 = icmp slt i16 %input_load_4, %input_load_5

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_1:69  %select_ln29_2 = select i1 %icmp_ln29_2, i14 %add_ln26_3, i14 %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="129" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="select_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:11  %select_ln20_2 = select i1 %icmp_ln21, i8 %mul_ln34_1, i8 %mul_ln34

]]></Node>
<StgValue><ssdm name="select_ln20_2"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="select_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:13  %select_ln20_4 = select i1 %icmp_ln21, i8 %mul_ln34_1, i8 %tmp4

]]></Node>
<StgValue><ssdm name="select_ln20_4"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="select_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
hls_label_1:20  %zext_ln26_6 = zext i4 %out_h to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="select_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:30  %tmp4_mid1 = add i8 %zext_ln26_6, %select_ln20_2

]]></Node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:31  %select_ln26_2 = select i1 %select_ln20_5, i8 %tmp4_mid1, i8 %select_ln20_4

]]></Node>
<StgValue><ssdm name="select_ln26_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:32  %zext_ln26_16 = zext i8 %select_ln26_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:33  %mul_ln26_4 = mul i12 %zext_ln34_1_cast, %zext_ln26_16

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="4">
<![CDATA[
hls_label_1:37  %zext_ln26_5 = zext i4 %select_ln26 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:70  %zext_ln29_2 = zext i14 %select_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:71  %input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:72  %input_load_6 = load i16* %input_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:73  %add_ln34 = add i12 %zext_ln26_5, %mul_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="141" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:72  %input_load_6 = load i16* %input_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 3136, i64 0)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:35  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:36  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:74  %zext_ln34_2 = zext i12 %add_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:75  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
hls_label_1:76  store i16 %input_load_6, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:77  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:81  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
