Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb  6 16:32:22 2024
| Host         : SNOW-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      8           
TIMING-20  Warning           Non-clocked latch                                                 4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (22)
7. checking multiple_clock (195)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: buttonCenter (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_wiz_0/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (195)
--------------------------------
 There are 195 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.794        0.000                      0                  232        0.060        0.000                      0                  232        3.000        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.794        0.000                      0                  232        0.158        0.000                      0                  232       19.500        0.000                       0                   197  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.798        0.000                      0                  232        0.158        0.000                      0                  232       19.500        0.000                       0                   197  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.794        0.000                      0                  232        0.060        0.000                      0                  232  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.794        0.000                      0                  232        0.060        0.000                      0                  232  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.794ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.245ns (26.631%)  route 3.430ns (73.369%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.539     3.801    ScreenSaverScreen/coordY
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X0Y6           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                 34.794    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.098    39.003    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.595    ScreenSaverScreen/coordY_reg[10]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.098    39.003    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.595    ScreenSaverScreen/coordY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDPE (Setup_fdpe_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.563    -0.618    Button1Debouncer/CLK
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.127    -0.350    Button1Debouncer/out_reg_C_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000    -0.305    Button1Debouncer/out_C_i_1_n_0
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/C
                         clock pessimism              0.274    -0.583    
    SLICE_X10Y12         FDPE (Hold_fdpe_C_D)         0.120    -0.463    Button1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.247%)  route 0.129ns (37.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.048    -0.277 r  Switch1Debouncer/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.277    Switch1Debouncer/counter[13]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.497    Switch1Debouncer/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.049    -0.275 r  Switch1Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Switch1Debouncer/counter[17]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.497    Switch1Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockY_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockY_reg[6]/Q
                         net (fo=10, routed)          0.138    -0.287    MovingBlockScreen/blockY_reg[8]_0[1]
    SLICE_X6Y5           LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  MovingBlockScreen/blockY[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    MovingBlockScreen/blockY[8]_i_2_n_0
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.121    -0.467    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.212ns (56.789%)  route 0.161ns (43.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  MovingBlockScreen/blockY[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    MovingBlockScreen/blockY[7]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.131    -0.441    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.119%)  route 0.145ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    VGADriver/clk_out1
    SLICE_X5Y5           FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  VGADriver/y_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.302    VGADriver/y_reg[10]_0[4]
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGADriver/y[5]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    VGADriver/clk_out1
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.092    -0.483    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.279 r  Switch1Debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    Switch1Debouncer/counter[14]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.092    -0.512    Switch1Debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  Switch1Debouncer/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    Switch1Debouncer/counter[10]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.091    -0.513    Switch1Debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.439%)  route 0.161ns (43.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  MovingBlockScreen/blockY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    MovingBlockScreen/blockY[6]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.120    -0.452    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.037%)  route 0.196ns (50.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.591    -0.590    Switch2Debouncer/clk_out1
    SLICE_X3Y14          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.196    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[12]_i_1__1_n_0
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.861    -0.829    Switch2Debouncer/clk_out1
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131    -0.444    Switch2Debouncer/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.798ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.245ns (26.631%)  route 3.430ns (73.369%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.539     3.801    ScreenSaverScreen/coordY
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.094    39.007    
    SLICE_X0Y6           FDCE (Setup_fdce_C_CE)      -0.408    38.599    ScreenSaverScreen/coordY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                 34.798    

Slack (MET) :             34.832ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.094    39.006    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.598    ScreenSaverScreen/coordY_reg[10]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.832    

Slack (MET) :             34.832ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.094    39.006    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.598    ScreenSaverScreen/coordY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.832    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.094    39.007    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.599    ScreenSaverScreen/coordY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.094    39.007    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.599    ScreenSaverScreen/coordY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.094    39.007    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.599    ScreenSaverScreen/coordY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.094    39.007    
    SLICE_X3Y5           FDPE (Setup_fdpe_C_CE)      -0.408    38.599    ScreenSaverScreen/coordY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.999ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.094    39.032    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.624    ScreenSaverScreen/coordY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.999    

Slack (MET) :             34.999ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.094    39.032    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.624    ScreenSaverScreen/coordY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.999    

Slack (MET) :             34.999ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.094    39.032    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.624    ScreenSaverScreen/coordY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.563    -0.618    Button1Debouncer/CLK
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.127    -0.350    Button1Debouncer/out_reg_C_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000    -0.305    Button1Debouncer/out_C_i_1_n_0
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/C
                         clock pessimism              0.274    -0.583    
    SLICE_X10Y12         FDPE (Hold_fdpe_C_D)         0.120    -0.463    Button1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.247%)  route 0.129ns (37.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.048    -0.277 r  Switch1Debouncer/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.277    Switch1Debouncer/counter[13]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.497    Switch1Debouncer/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.049    -0.275 r  Switch1Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Switch1Debouncer/counter[17]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.497    Switch1Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockY_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockY_reg[6]/Q
                         net (fo=10, routed)          0.138    -0.287    MovingBlockScreen/blockY_reg[8]_0[1]
    SLICE_X6Y5           LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  MovingBlockScreen/blockY[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    MovingBlockScreen/blockY[8]_i_2_n_0
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.121    -0.467    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.212ns (56.789%)  route 0.161ns (43.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  MovingBlockScreen/blockY[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    MovingBlockScreen/blockY[7]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.131    -0.441    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.119%)  route 0.145ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    VGADriver/clk_out1
    SLICE_X5Y5           FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  VGADriver/y_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.302    VGADriver/y_reg[10]_0[4]
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGADriver/y[5]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    VGADriver/clk_out1
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.092    -0.483    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.279 r  Switch1Debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    Switch1Debouncer/counter[14]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.092    -0.512    Switch1Debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  Switch1Debouncer/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    Switch1Debouncer/counter[10]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.091    -0.513    Switch1Debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.439%)  route 0.161ns (43.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  MovingBlockScreen/blockY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    MovingBlockScreen/blockY[6]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.120    -0.452    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.037%)  route 0.196ns (50.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.591    -0.590    Switch2Debouncer/clk_out1
    SLICE_X3Y14          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.196    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[12]_i_1__1_n_0
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.861    -0.829    Switch2Debouncer/clk_out1
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131    -0.444    Switch2Debouncer/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y15     Button1Debouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     Button1Debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y14     Button1Debouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     Button1Debouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.794ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.245ns (26.631%)  route 3.430ns (73.369%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.539     3.801    ScreenSaverScreen/coordY
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X0Y6           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                 34.794    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.098    39.003    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.595    ScreenSaverScreen/coordY_reg[10]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.098    39.003    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.595    ScreenSaverScreen/coordY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDPE (Setup_fdpe_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.563    -0.618    Button1Debouncer/CLK
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.127    -0.350    Button1Debouncer/out_reg_C_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000    -0.305    Button1Debouncer/out_C_i_1_n_0
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X10Y12         FDPE (Hold_fdpe_C_D)         0.120    -0.366    Button1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.247%)  route 0.129ns (37.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.048    -0.277 r  Switch1Debouncer/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.277    Switch1Debouncer/counter[13]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.400    Switch1Debouncer/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.049    -0.275 r  Switch1Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Switch1Debouncer/counter[17]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.400    Switch1Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockY_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockY_reg[6]/Q
                         net (fo=10, routed)          0.138    -0.287    MovingBlockScreen/blockY_reg[8]_0[1]
    SLICE_X6Y5           LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  MovingBlockScreen/blockY[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    MovingBlockScreen/blockY[8]_i_2_n_0
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.121    -0.370    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.212ns (56.789%)  route 0.161ns (43.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  MovingBlockScreen/blockY[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    MovingBlockScreen/blockY[7]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.131    -0.344    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.119%)  route 0.145ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    VGADriver/clk_out1
    SLICE_X5Y5           FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  VGADriver/y_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.302    VGADriver/y_reg[10]_0[4]
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGADriver/y[5]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    VGADriver/clk_out1
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.092    -0.386    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.279 r  Switch1Debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    Switch1Debouncer/counter[14]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.092    -0.415    Switch1Debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  Switch1Debouncer/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    Switch1Debouncer/counter[10]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.091    -0.416    Switch1Debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.439%)  route 0.161ns (43.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  MovingBlockScreen/blockY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    MovingBlockScreen/blockY[6]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.120    -0.355    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.037%)  route 0.196ns (50.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.591    -0.590    Switch2Debouncer/clk_out1
    SLICE_X3Y14          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.196    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[12]_i_1__1_n_0
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.861    -0.829    Switch2Debouncer/clk_out1
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131    -0.347    Switch2Debouncer/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.794ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.245ns (26.631%)  route 3.430ns (73.369%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.539     3.801    ScreenSaverScreen/coordY
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X0Y6           FDCE                                         r  ScreenSaverScreen/coordY_reg[0]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X0Y6           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                 34.794    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[10]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.098    39.003    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.595    ScreenSaverScreen/coordY_reg[10]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.245ns (26.836%)  route 3.394ns (73.164%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.504     3.766    ScreenSaverScreen/coordY
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.518    38.523    ScreenSaverScreen/CLK
    SLICE_X3Y7           FDCE                                         r  ScreenSaverScreen/coordY_reg[9]/C
                         clock pessimism              0.578    39.100    
                         clock uncertainty           -0.098    39.003    
    SLICE_X3Y7           FDCE (Setup_fdce_C_CE)      -0.408    38.595    ScreenSaverScreen/coordY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[1]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[2]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDCE                                         r  ScreenSaverScreen/coordY_reg[3]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDCE (Setup_fdce_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.245ns (26.841%)  route 3.393ns (73.159%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.503     3.765    ScreenSaverScreen/coordY
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y5           FDPE                                         r  ScreenSaverScreen/coordY_reg[4]/C
                         clock pessimism              0.578    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X3Y5           FDPE (Setup_fdpe_C_CE)      -0.408    38.596    ScreenSaverScreen/coordY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[6]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 ScreenSaverScreen/coordY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScreenSaverScreen/coordY_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.245ns (27.676%)  route 3.253ns (72.324%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDPE (Prop_fdpe_C_Q)         0.456    -0.418 r  ScreenSaverScreen/coordY_reg[5]/Q
                         net (fo=17, routed)          1.386     0.968    ScreenSaverScreen/coordY_reg[5]_0[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.092 r  ScreenSaverScreen/currentColorIndex[1]_i_14/O
                         net (fo=1, routed)           0.680     1.772    ScreenSaverScreen/currentColorIndex[1]_i_14_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  ScreenSaverScreen/currentColorIndex[1]_i_8/O
                         net (fo=1, routed)           0.000     1.896    ScreenSaverScreen/currentColorIndex[1]_i_8_n_0
    SLICE_X2Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     2.110 r  ScreenSaverScreen/currentColorIndex_reg[1]_i_3/O
                         net (fo=4, routed)           0.825     2.935    ScreenSaverScreen/currentColorIndex_reg[1]_i_3_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.327     3.262 r  ScreenSaverScreen/coordY[10]_i_1/O
                         net (fo=11, routed)          0.363     3.625    ScreenSaverScreen/coordY
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.519    38.524    ScreenSaverScreen/CLK
    SLICE_X3Y6           FDPE                                         r  ScreenSaverScreen/coordY_reg[7]/C
                         clock pessimism              0.603    39.126    
                         clock uncertainty           -0.098    39.029    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_CE)      -0.408    38.621    ScreenSaverScreen/coordY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.563    -0.618    Button1Debouncer/CLK
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.127    -0.350    Button1Debouncer/out_reg_C_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000    -0.305    Button1Debouncer/out_C_i_1_n_0
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X10Y12         FDPE (Hold_fdpe_C_D)         0.120    -0.366    Button1Debouncer/out_reg_P
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.247%)  route 0.129ns (37.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.048    -0.277 r  Switch1Debouncer/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.277    Switch1Debouncer/counter[13]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[13]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.400    Switch1Debouncer/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.049    -0.275 r  Switch1Debouncer/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Switch1Debouncer/counter[17]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[17]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.107    -0.400    Switch1Debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockY_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockY_reg[6]/Q
                         net (fo=10, routed)          0.138    -0.287    MovingBlockScreen/blockY_reg[8]_0[1]
    SLICE_X6Y5           LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  MovingBlockScreen/blockY[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    MovingBlockScreen/blockY[8]_i_2_n_0
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.121    -0.370    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.212ns (56.789%)  route 0.161ns (43.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  MovingBlockScreen/blockY[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    MovingBlockScreen/blockY[7]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.131    -0.344    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.119%)  route 0.145ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    VGADriver/clk_out1
    SLICE_X5Y5           FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  VGADriver/y_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.302    VGADriver/y_reg[10]_0[4]
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGADriver/y[5]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    VGADriver/clk_out1
    SLICE_X4Y5           FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.092    -0.386    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.130    -0.324    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.279 r  Switch1Debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    Switch1Debouncer/counter[14]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[14]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.092    -0.415    Switch1Debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.617    Switch1Debouncer/clk_out1
    SLICE_X10Y10         FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.129    -0.325    Switch1Debouncer/state_reg_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  Switch1Debouncer/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    Switch1Debouncer/counter[10]_i_1__0_n_0
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch1Debouncer/clk_out1
    SLICE_X11Y10         FDCE                                         r  Switch1Debouncer/counter_reg[10]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.098    -0.507    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.091    -0.416    Switch1Debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MovingBlockScreen/blockMovingUp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.439%)  route 0.161ns (43.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.588    MovingBlockScreen/CLK
    SLICE_X6Y6           FDCE                                         r  MovingBlockScreen/blockMovingUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  MovingBlockScreen/blockMovingUp_reg/Q
                         net (fo=4, routed)           0.161    -0.263    MovingBlockScreen/blockMovingUp_reg_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  MovingBlockScreen/blockY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    MovingBlockScreen/blockY[6]_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    MovingBlockScreen/CLK
    SLICE_X6Y5           FDPE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.120    -0.355    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.037%)  route 0.196ns (50.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.591    -0.590    Switch2Debouncer/clk_out1
    SLICE_X3Y14          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.196    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[12]_i_1__1_n_0
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.861    -0.829    Switch2Debouncer/clk_out1
    SLICE_X2Y13          FDCE                                         r  Switch2Debouncer/counter_reg[12]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131    -0.347    Switch2Debouncer/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.142    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.570ns  (logic 4.844ns (41.870%)  route 6.726ns (58.130%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.807     1.636    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.760 r  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           1.063     2.823    VGADriver/vgaColor[8]_1
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  VGADriver/vgaColor_OBUF[11]_inst_i_2/O
                         net (fo=5, routed)           0.995     3.942    ScreenSaverScreen/vgaColor[11]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     4.066 r  ScreenSaverScreen/vgaColor_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.818     4.884    VGADriver/vgaColor[9]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.043     8.051    vgaColor_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.570 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.570    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.269ns  (logic 4.855ns (43.087%)  route 6.413ns (56.913%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.807     1.636    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.760 f  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           0.906     2.667    VGADriver/vgaColor[8]_1
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.791 f  VGADriver/vgaColor_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           1.042     3.833    VGADriver/x_reg[7]_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  VGADriver/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.839     4.796    ScreenSaverScreen/vgaColor[4]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.124     4.920 r  ScreenSaverScreen/vgaColor_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.819     7.738    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.269 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.269    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.240ns  (logic 5.076ns (45.159%)  route 6.164ns (54.841%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.807     1.636    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.760 f  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           0.906     2.667    VGADriver/vgaColor[8]_1
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.791 f  VGADriver/vgaColor_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           1.042     3.833    VGADriver/x_reg[7]_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  VGADriver/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.839     4.796    ScreenSaverScreen/vgaColor[4]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.150     4.946 r  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.569     7.515    vgaColor_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.725    11.240 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.240    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.232ns  (logic 4.849ns (43.169%)  route 6.384ns (56.831%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.807     1.636    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.760 r  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           1.063     2.823    VGADriver/vgaColor[8]_1
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  VGADriver/vgaColor_OBUF[11]_inst_i_2/O
                         net (fo=5, routed)           0.995     3.942    ScreenSaverScreen/vgaColor[11]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     4.066 r  ScreenSaverScreen/vgaColor_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.818     4.884    VGADriver/vgaColor[9]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           2.701     7.709    vgaColor_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.232 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.232    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.139ns  (logic 4.830ns (43.364%)  route 6.309ns (56.636%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.807     1.636    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.760 f  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           0.906     2.667    VGADriver/vgaColor[8]_1
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.791 f  VGADriver/vgaColor_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           1.042     3.833    VGADriver/x_reg[7]_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  VGADriver/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.828     4.785    VGADriver/x_reg[4]_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     4.909 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.725     7.634    vgaColor_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.139 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.139    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 4.854ns (44.041%)  route 6.168ns (55.959%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.807     1.636    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.760 f  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           0.906     2.667    VGADriver/vgaColor[8]_1
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.791 f  VGADriver/vgaColor_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           1.042     3.833    VGADriver/x_reg[7]_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.957 r  VGADriver/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.828     4.785    VGADriver/x_reg[4]_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     4.909 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.584     7.493    vgaColor_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.022 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.022    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.769ns  (logic 4.849ns (45.024%)  route 5.920ns (54.976%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.807     1.636    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.760 f  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           0.906     2.667    VGADriver/vgaColor[8]_1
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     2.791 f  VGADriver/vgaColor_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.499     3.290    Switch2Debouncer/vgaColor_OBUF[11]_inst_i_1
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     3.414 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.832     4.247    ScreenSaverScreen/vgaColor[11]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.875     7.245    vgaColor_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.769 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.769    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 4.866ns (47.768%)  route 5.321ns (52.232%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.829     1.590    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.152     1.742 r  Switch2Debouncer/vgaColor_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.837     2.578    VGADriver/vgaColor[8]
    SLICE_X4Y8           LUT5 (Prop_lut5_I1_O)        0.326     2.904 r  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.001     3.906    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.030 r  VGADriver/vgaColor_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.654     6.684    vgaColor_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.187 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.187    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.051ns  (logic 4.882ns (48.570%)  route 5.169ns (51.430%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.829     1.590    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.152     1.742 r  Switch2Debouncer/vgaColor_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.837     2.578    VGADriver/vgaColor[8]
    SLICE_X4Y8           LUT5 (Prop_lut5_I1_O)        0.326     2.904 r  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.001     3.906    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.030 r  VGADriver/vgaColor_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.502     6.532    vgaColor_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.051 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.051    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 4.888ns (48.801%)  route 5.128ns (51.199%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.829     1.590    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.152     1.742 r  Switch2Debouncer/vgaColor_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.837     2.578    VGADriver/vgaColor[8]
    SLICE_X4Y8           LUT5 (Prop_lut5_I1_O)        0.326     2.904 r  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.676     3.580    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.787     6.491    vgaColor_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.016 r  vgaColor_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.016    vgaColor[0]
    J18                                                               r  vgaColor[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.096ns  (logic 0.274ns (25.023%)  route 0.822ns (74.977%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          0.621     0.850    Switch2Debouncer/switches_IBUF[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.895 f  Switch2Debouncer/out_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.201     1.096    Switch2Debouncer/out_reg_LDC_i_2__1_n_0
    SLICE_X3Y10          LDCE                                         f  Switch2Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            Button1Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.215ns  (logic 0.252ns (20.701%)  route 0.964ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=23, routed)          0.488     0.698    Button1Debouncer/buttonCenter_IBUF
    SLICE_X5Y9           LUT2 (Prop_lut2_I1_O)        0.042     0.740 f  Button1Debouncer/out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.475     1.215    Button1Debouncer/out_reg_LDC_i_2_n_0
    SLICE_X9Y11          LDCE                                         f  Button1Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.429ns  (logic 0.266ns (18.607%)  route 1.163ns (81.393%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=23, routed)          0.758     0.979    Switch1Debouncer/switches_IBUF[0]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.045     1.024 f  Switch1Debouncer/out_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.405     1.429    Switch1Debouncer/out_reg_LDC_i_2__0_n_0
    SLICE_X8Y8           LDCE                                         f  Switch1Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 0.269ns (9.879%)  route 2.456ns (90.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          2.054     2.278    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.045     2.323 f  Switch15Debouncer/out_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.403     2.725    Switch15Debouncer/out_reg_LDC_i_2__2_n_0
    SLICE_X8Y10          LDCE                                         f  Switch15Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.538ns (54.675%)  route 1.275ns (45.325%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.286     0.530    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.575 r  Switch15Debouncer/vgaColor_OBUF[8]_inst_i_3/O
                         net (fo=5, routed)           0.334     0.909    VGADriver/vgaColor[8]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.954 r  VGADriver/vgaColor_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.655     1.609    vgaColor_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.812 r  vgaColor_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.812    vgaColor[8]
    N19                                                               r  vgaColor[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.596ns (56.459%)  route 1.231ns (43.541%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.297     0.517    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.044     0.561 f  Switch2Debouncer/vgaColor_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.149     0.710    VGADriver/vgaColor[8]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.107     0.817 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.785     1.602    vgaColor_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.827 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.827    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.591ns (53.994%)  route 1.356ns (46.006%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.297     0.517    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.044     0.561 f  Switch2Debouncer/vgaColor_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.149     0.710    VGADriver/vgaColor[8]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.107     0.817 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.910     1.727    vgaColor_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.947 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.947    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.535ns (51.590%)  route 1.440ns (48.410%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.297     0.517    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.562 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.282     0.844    ScreenSaverScreen/vgaColor[11]_1
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.861     1.750    vgaColor_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.975 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.975    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.468ns (49.086%)  route 1.522ns (50.914%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X9Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.290     0.448    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.045     0.493 r  Button1Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=8, routed)           0.533     1.026    VGADriver/out
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.071 r  VGADriver/vgaColor_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.699     1.770    vgaColor_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.990 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.990    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.000ns  (logic 1.576ns (52.514%)  route 1.425ns (47.486%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X8Y8           LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.094     0.338    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.338     0.721    VGADriver/vgaColor_OBUF[2]_inst_i_1_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I3_O)        0.045     0.766 r  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.231     0.997    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.042 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.762     1.804    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.000 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.000    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.814ns  (logic 5.459ns (42.605%)  route 7.355ns (57.395%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           0.950     4.104    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I2_O)        0.332     4.436 r  ScreenSaverScreen/vgaColor_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.818     5.254    VGADriver/vgaColor[9]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.378 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.043     8.421    vgaColor_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.940 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.940    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.749ns  (logic 5.445ns (42.714%)  route 7.303ns (57.286%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.850     5.521    VGADriver/vgaColor[1]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     5.645 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.725     8.370    vgaColor_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.875 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.875    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.631ns  (logic 5.469ns (43.299%)  route 7.162ns (56.701%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.850     5.521    VGADriver/vgaColor[1]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     5.645 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.584     8.229    vgaColor_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.758 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.758    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.605ns  (logic 5.465ns (43.352%)  route 7.141ns (56.648%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.014     4.169    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.332     4.501 f  ScreenSaverScreen/vgaColor_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.796     5.297    VGADriver/vgaColor[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.421 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.787     8.207    vgaColor_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.732 r  vgaColor_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.732    vgaColor[0]
    J18                                                               r  vgaColor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.604ns  (logic 5.692ns (45.157%)  route 6.912ns (54.843%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.356     4.695 f  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.309     5.004    ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.328     5.332 r  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.875     8.207    vgaColor_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.731 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.731    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.476ns  (logic 5.464ns (43.794%)  route 7.012ns (56.206%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           0.950     4.104    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I2_O)        0.332     4.436 r  ScreenSaverScreen/vgaColor_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.818     5.254    VGADriver/vgaColor[9]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.378 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           2.701     8.079    vgaColor_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.603 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.603    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.453ns  (logic 5.470ns (43.928%)  route 6.983ns (56.072%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.436     5.107    ScreenSaverScreen/vgaColor3_carry__0_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I1_O)        0.124     5.231 r  ScreenSaverScreen/vgaColor_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.819     8.049    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.580 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.580    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.436ns  (logic 5.435ns (43.705%)  route 7.001ns (56.295%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.014     4.169    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.332     4.501 f  ScreenSaverScreen/vgaColor_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.796     5.297    VGADriver/vgaColor[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.421 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.647     8.068    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.563 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.563    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.390ns  (logic 5.657ns (45.656%)  route 6.733ns (54.344%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.436     5.107    ScreenSaverScreen/vgaColor3_carry__0_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I1_O)        0.116     5.223 r  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.569     7.792    vgaColor_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.725    11.517 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.517    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.273ns  (logic 5.443ns (44.353%)  route 6.829ns (55.647%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.447     5.118    VGADriver/vgaColor[1]
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  VGADriver/vgaColor_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.654     7.896    vgaColor_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.399 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.399    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGADriver/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.413ns (62.559%)  route 0.846ns (37.441%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.589    VGADriver/clk_out1
    SLICE_X6Y7           FDCE                                         r  VGADriver/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  VGADriver/y_reg[2]/Q
                         net (fo=16, routed)          0.163    -0.262    VGADriver/y_reg[10]_0[2]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  VGADriver/vgaVsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.683     0.466    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.670 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.670    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.416ns (61.337%)  route 0.893ns (38.663%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[1]/Q
                         net (fo=8, routed)           0.199    -0.247    VGADriver/vgaColor[5][0]
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.694     0.492    vgaColor_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.722 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.722    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.393ns (59.508%)  route 0.948ns (40.492%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[1]/Q
                         net (fo=8, routed)           0.199    -0.247    VGADriver/vgaColor[5][0]
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.749     0.547    vgaColor_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.754 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.754    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.443ns (58.996%)  route 1.003ns (41.004%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    VGADriver/clk_out1
    SLICE_X3Y3           FDCE                                         r  VGADriver/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  VGADriver/x_reg[6]/Q
                         net (fo=15, routed)          0.253    -0.192    VGADriver/Q[6]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.042    -0.150 r  VGADriver/vgaHsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.749     0.599    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.260     1.859 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.859    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.482ns (58.274%)  route 1.061ns (41.726%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.583    -0.598    SevenSegmentDisplay/clk_out1
    SLICE_X6Y22          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.148    -0.450 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.154    -0.297    SevenSegmentDisplay/currentDigit[1]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.098    -0.199 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.908     0.709    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.946 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.946    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.417ns (55.088%)  route 1.156ns (44.912%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[0]/Q
                         net (fo=7, routed)           0.364    -0.081    ScreenSaverScreen/currentColorIndex[0]
    SLICE_X2Y8           LUT5 (Prop_lut5_I2_O)        0.045    -0.036 r  ScreenSaverScreen/vgaColor_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.792     0.755    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.987 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.987    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.472ns (57.047%)  route 1.108ns (42.953%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[0]/Q
                         net (fo=7, routed)           0.364    -0.081    ScreenSaverScreen/currentColorIndex[0]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.043    -0.038 r  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.744     0.706    vgaColor_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         1.288     1.994 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.994    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.411ns (54.623%)  route 1.172ns (45.377%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ScreenSaverScreen/currentColorIndex_reg[0]/Q
                         net (fo=7, routed)           0.311    -0.134    ScreenSaverScreen/currentColorIndex[0]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045    -0.089 r  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.861     0.772    vgaColor_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.996 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.996    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.435ns (55.425%)  route 1.154ns (44.575%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[1]/Q
                         net (fo=8, routed)           0.277    -0.169    ScreenSaverScreen/currentColorIndex_reg[1]_0[0]
    SLICE_X2Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.124 f  ScreenSaverScreen/vgaColor_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.222     0.099    VGADriver/vgaColor[8]_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.144 r  VGADriver/vgaColor_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.655     0.798    vgaColor_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.002 r  vgaColor_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.002    vgaColor[8]
    N19                                                               r  vgaColor[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.515ns (57.546%)  route 1.118ns (42.454%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.589    Switch2Debouncer/clk_out1
    SLICE_X4Y9           FDCE                                         r  Switch2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  Switch2Debouncer/out_reg_C/Q
                         net (fo=3, routed)           0.184    -0.265    Switch2Debouncer/out_reg_C_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.042    -0.223 f  Switch2Debouncer/vgaColor_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.149    -0.074    VGADriver/vgaColor[8]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.107     0.033 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.785     0.818    vgaColor_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.043 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.814ns  (logic 5.459ns (42.605%)  route 7.355ns (57.395%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           0.950     4.104    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I2_O)        0.332     4.436 r  ScreenSaverScreen/vgaColor_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.818     5.254    VGADriver/vgaColor[9]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.378 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.043     8.421    vgaColor_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.940 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.940    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.749ns  (logic 5.445ns (42.714%)  route 7.303ns (57.286%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.850     5.521    VGADriver/vgaColor[1]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     5.645 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.725     8.370    vgaColor_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.875 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.875    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.631ns  (logic 5.469ns (43.299%)  route 7.162ns (56.701%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.850     5.521    VGADriver/vgaColor[1]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     5.645 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.584     8.229    vgaColor_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.758 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.758    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.605ns  (logic 5.465ns (43.352%)  route 7.141ns (56.648%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.014     4.169    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.332     4.501 f  ScreenSaverScreen/vgaColor_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.796     5.297    VGADriver/vgaColor[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.421 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.787     8.207    vgaColor_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.732 r  vgaColor_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.732    vgaColor[0]
    J18                                                               r  vgaColor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.604ns  (logic 5.692ns (45.157%)  route 6.912ns (54.843%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.356     4.695 f  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.309     5.004    ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.328     5.332 r  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.875     8.207    vgaColor_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.731 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.731    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.476ns  (logic 5.464ns (43.794%)  route 7.012ns (56.206%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           0.950     4.104    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I2_O)        0.332     4.436 r  ScreenSaverScreen/vgaColor_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.818     5.254    VGADriver/vgaColor[9]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.378 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           2.701     8.079    vgaColor_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.603 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.603    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.453ns  (logic 5.470ns (43.928%)  route 6.983ns (56.072%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.436     5.107    ScreenSaverScreen/vgaColor3_carry__0_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I1_O)        0.124     5.231 r  ScreenSaverScreen/vgaColor_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.819     8.049    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.580 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.580    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.436ns  (logic 5.435ns (43.705%)  route 7.001ns (56.295%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.014     4.169    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.332     4.501 f  ScreenSaverScreen/vgaColor_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.796     5.297    VGADriver/vgaColor[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.421 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.647     8.068    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.563 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.563    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.390ns  (logic 5.657ns (45.656%)  route 6.733ns (54.344%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.436     5.107    ScreenSaverScreen/vgaColor3_carry__0_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I1_O)        0.116     5.223 r  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.569     7.792    vgaColor_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.725    11.517 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.517    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/coordX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.273ns  (logic 5.443ns (44.353%)  route 6.829ns (55.647%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.638    -0.874    ScreenSaverScreen/CLK
    SLICE_X2Y3           FDCE                                         r  ScreenSaverScreen/coordX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 r  ScreenSaverScreen/coordX_reg[4]/Q
                         net (fo=14, routed)          1.018     0.663    ScreenSaverScreen/Q[4]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     0.815 r  ScreenSaverScreen/i__carry__0_i_5/O
                         net (fo=4, routed)           0.986     1.801    ScreenSaverScreen/i__carry__0_i_5_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.326     2.127 r  ScreenSaverScreen/i__carry__0_i_2/O
                         net (fo=1, routed)           0.539     2.667    ScreenSaverScreen/i__carry__0_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.155 f  ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0/CO[1]
                         net (fo=5, routed)           1.185     4.339    ScreenSaverScreen/vgaColor4_inferred__1/i__carry__0_n_2
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.332     4.671 f  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           0.447     5.118    VGADriver/vgaColor[1]
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  VGADriver/vgaColor_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.654     7.896    vgaColor_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.399 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.399    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGADriver/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.413ns (62.559%)  route 0.846ns (37.441%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.589    VGADriver/clk_out1
    SLICE_X6Y7           FDCE                                         r  VGADriver/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  VGADriver/y_reg[2]/Q
                         net (fo=16, routed)          0.163    -0.262    VGADriver/y_reg[10]_0[2]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  VGADriver/vgaVsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.683     0.466    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.670 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.670    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.416ns (61.337%)  route 0.893ns (38.663%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[1]/Q
                         net (fo=8, routed)           0.199    -0.247    VGADriver/vgaColor[5][0]
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.694     0.492    vgaColor_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.722 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.722    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.393ns (59.508%)  route 0.948ns (40.492%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[1]/Q
                         net (fo=8, routed)           0.199    -0.247    VGADriver/vgaColor[5][0]
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  VGADriver/vgaColor_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.749     0.547    vgaColor_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.754 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.754    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.443ns (58.996%)  route 1.003ns (41.004%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    VGADriver/clk_out1
    SLICE_X3Y3           FDCE                                         r  VGADriver/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  VGADriver/x_reg[6]/Q
                         net (fo=15, routed)          0.253    -0.192    VGADriver/Q[6]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.042    -0.150 r  VGADriver/vgaHsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.749     0.599    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.260     1.859 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.859    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.482ns (58.274%)  route 1.061ns (41.726%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.583    -0.598    SevenSegmentDisplay/clk_out1
    SLICE_X6Y22          FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.148    -0.450 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.154    -0.297    SevenSegmentDisplay/currentDigit[1]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.098    -0.199 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.908     0.709    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.946 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.946    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.417ns (55.088%)  route 1.156ns (44.912%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[0]/Q
                         net (fo=7, routed)           0.364    -0.081    ScreenSaverScreen/currentColorIndex[0]
    SLICE_X2Y8           LUT5 (Prop_lut5_I2_O)        0.045    -0.036 r  ScreenSaverScreen/vgaColor_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.792     0.755    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.987 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.987    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.472ns (57.047%)  route 1.108ns (42.953%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[0]/Q
                         net (fo=7, routed)           0.364    -0.081    ScreenSaverScreen/currentColorIndex[0]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.043    -0.038 r  ScreenSaverScreen/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.744     0.706    vgaColor_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         1.288     1.994 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.994    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.411ns (54.623%)  route 1.172ns (45.377%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ScreenSaverScreen/currentColorIndex_reg[0]/Q
                         net (fo=7, routed)           0.311    -0.134    ScreenSaverScreen/currentColorIndex[0]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045    -0.089 r  ScreenSaverScreen/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.861     0.772    vgaColor_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.996 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.996    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ScreenSaverScreen/currentColorIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.435ns (55.425%)  route 1.154ns (44.575%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.586    ScreenSaverScreen/CLK
    SLICE_X1Y6           FDRE                                         r  ScreenSaverScreen/currentColorIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  ScreenSaverScreen/currentColorIndex_reg[1]/Q
                         net (fo=8, routed)           0.277    -0.169    ScreenSaverScreen/currentColorIndex_reg[1]_0[0]
    SLICE_X2Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.124 f  ScreenSaverScreen/vgaColor_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.222     0.099    VGADriver/vgaColor[8]_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.144 r  VGADriver/vgaColor_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.655     0.798    vgaColor_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.002 r  vgaColor_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.002    vgaColor[8]
    N19                                                               r  vgaColor[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.515ns (57.546%)  route 1.118ns (42.454%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.589    Switch2Debouncer/clk_out1
    SLICE_X4Y9           FDCE                                         r  Switch2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  Switch2Debouncer/out_reg_C/Q
                         net (fo=3, routed)           0.184    -0.265    Switch2Debouncer/out_reg_C_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I2_O)        0.042    -0.223 f  Switch2Debouncer/vgaColor_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.149    -0.074    VGADriver/vgaColor[8]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.107     0.033 r  VGADriver/vgaColor_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.785     0.818    vgaColor_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.043 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.868ns  (logic 1.580ns (23.007%)  route 5.288ns (76.993%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.482     5.938    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.062 f  Switch15Debouncer/out_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.807     6.868    Switch15Debouncer/out_reg_LDC_i_2__2_n_0
    SLICE_X9Y10          FDCE                                         f  Switch15Debouncer/out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.448    -1.547    Switch15Debouncer/clk_out1
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.724ns  (logic 1.602ns (23.829%)  route 5.122ns (76.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.482     5.938    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.146     6.084 f  Switch15Debouncer/out_reg_LDC_i_1__2/O
                         net (fo=2, routed)           0.640     6.724    Switch15Debouncer/out_reg_LDC_i_1__2_n_0
    SLICE_X7Y10          FDPE                                         f  Switch15Debouncer/out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.515    -1.480    Switch15Debouncer/clk_out1
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.580ns (24.575%)  route 4.850ns (75.425%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.270     5.726    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.850 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.580     6.430    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.448    -1.547    Switch15Debouncer/clk_out1
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.580ns (24.645%)  route 4.832ns (75.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.270     5.726    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.850 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.562     6.412    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.515    -1.480    Switch15Debouncer/clk_out1
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.602ns (26.997%)  route 4.333ns (73.003%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.333     5.789    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.146     5.935 r  Switch15Debouncer/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     5.935    Switch15Debouncer/counter[1]_i_1__2_n_0
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.447    -1.548    Switch15Debouncer/clk_out1
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[1]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 1.580ns (26.725%)  route 4.333ns (73.275%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.333     5.789    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.124     5.913 r  Switch15Debouncer/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     5.913    Switch15Debouncer/counter[0]_i_1__2_n_0
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.447    -1.548    Switch15Debouncer/clk_out1
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[0]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.911ns  (logic 1.608ns (27.205%)  route 4.303ns (72.795%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.303     5.759    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.152     5.911 r  Switch15Debouncer/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     5.911    Switch15Debouncer/counter[9]_i_1__2_n_0
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.445    -1.550    Switch15Debouncer/clk_out1
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[9]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.580ns (26.858%)  route 4.303ns (73.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.303     5.759    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.124     5.883 r  Switch15Debouncer/counter[6]_i_1__2/O
                         net (fo=1, routed)           0.000     5.883    Switch15Debouncer/counter[6]_i_1__2_n_0
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.445    -1.550    Switch15Debouncer/clk_out1
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[6]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.602ns (27.740%)  route 4.174ns (72.260%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.174     5.630    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.146     5.776 r  Switch15Debouncer/counter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     5.776    Switch15Debouncer/counter[5]_i_1__2_n_0
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.446    -1.549    Switch15Debouncer/clk_out1
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[5]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.754ns  (logic 1.580ns (27.463%)  route 4.174ns (72.537%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.174     5.630    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.754 r  Switch15Debouncer/counter[4]_i_1__2/O
                         net (fo=1, routed)           0.000     5.754    Switch15Debouncer/counter[4]_i_1__2_n_0
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.446    -1.549    Switch15Debouncer/clk_out1
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.289ns (75.613%)  route 0.093ns (24.387%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X8Y8           LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.093     0.337    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.382 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.382    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X9Y8           FDPE                                         r  Switch1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.835    -0.855    Switch1Debouncer/clk_out1
    SLICE_X9Y8           FDPE                                         r  Switch1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.203ns (41.030%)  route 0.292ns (58.970%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X9Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.292     0.450    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.495 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000     0.495    Button1Debouncer/out_C_i_1_n_0
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.289ns (49.625%)  route 0.293ns (50.375%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X8Y8           LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.093     0.337    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.382 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.200     0.582    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X10Y8          FDCE                                         r  Switch1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.835    -0.855    Switch1Debouncer/clk_out1
    SLICE_X10Y8          FDCE                                         r  Switch1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.289ns (44.292%)  route 0.363ns (55.708%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.175     0.419    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.464 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.188     0.652    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch15Debouncer/clk_out1
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.265ns (39.109%)  route 0.413ns (60.891%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.287     0.507    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  Switch2Debouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.126     0.678    Switch2Debouncer/out_C_i_1__1_n_0
    SLICE_X3Y9           FDPE                                         r  Switch2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.865    -0.825    Switch2Debouncer/clk_out1
    SLICE_X3Y9           FDPE                                         r  Switch2Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.265ns (38.662%)  route 0.420ns (61.338%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.287     0.507    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  Switch2Debouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.134     0.685    Switch2Debouncer/out_C_i_1__1_n_0
    SLICE_X4Y9           FDCE                                         r  Switch2Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.827    Switch2Debouncer/clk_out1
    SLICE_X4Y9           FDCE                                         r  Switch2Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.203ns (29.388%)  route 0.488ns (70.612%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X9Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.292     0.450    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.495 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.196     0.691    Button1Debouncer/out_C_i_1_n_0
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.289ns (40.400%)  route 0.426ns (59.600%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.175     0.419    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.464 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.251     0.715    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.828    Switch15Debouncer/clk_out1
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.274ns (32.838%)  route 0.561ns (67.162%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          0.561     0.790    Switch2Debouncer/switches_IBUF[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.835 r  Switch2Debouncer/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.835    Switch2Debouncer/counter[2]_i_1__1_n_0
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    Switch2Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[2]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.274ns (32.838%)  route 0.561ns (67.162%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          0.561     0.790    Switch2Debouncer/switches_IBUF[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.835 r  Switch2Debouncer/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.835    Switch2Debouncer/counter[3]_i_1__1_n_0
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    Switch2Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.868ns  (logic 1.580ns (23.007%)  route 5.288ns (76.993%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.482     5.938    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.062 f  Switch15Debouncer/out_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.807     6.868    Switch15Debouncer/out_reg_LDC_i_2__2_n_0
    SLICE_X9Y10          FDCE                                         f  Switch15Debouncer/out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.448    -1.547    Switch15Debouncer/clk_out1
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.724ns  (logic 1.602ns (23.829%)  route 5.122ns (76.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.482     5.938    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.146     6.084 f  Switch15Debouncer/out_reg_LDC_i_1__2/O
                         net (fo=2, routed)           0.640     6.724    Switch15Debouncer/out_reg_LDC_i_1__2_n_0
    SLICE_X7Y10          FDPE                                         f  Switch15Debouncer/out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.515    -1.480    Switch15Debouncer/clk_out1
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.580ns (24.575%)  route 4.850ns (75.425%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.270     5.726    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.850 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.580     6.430    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.448    -1.547    Switch15Debouncer/clk_out1
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.580ns (24.645%)  route 4.832ns (75.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.270     5.726    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.850 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.562     6.412    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.515    -1.480    Switch15Debouncer/clk_out1
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.602ns (26.997%)  route 4.333ns (73.003%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.333     5.789    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.146     5.935 r  Switch15Debouncer/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     5.935    Switch15Debouncer/counter[1]_i_1__2_n_0
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.447    -1.548    Switch15Debouncer/clk_out1
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[1]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 1.580ns (26.725%)  route 4.333ns (73.275%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.333     5.789    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.124     5.913 r  Switch15Debouncer/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     5.913    Switch15Debouncer/counter[0]_i_1__2_n_0
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.447    -1.548    Switch15Debouncer/clk_out1
    SLICE_X8Y11          FDCE                                         r  Switch15Debouncer/counter_reg[0]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.911ns  (logic 1.608ns (27.205%)  route 4.303ns (72.795%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.303     5.759    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.152     5.911 r  Switch15Debouncer/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     5.911    Switch15Debouncer/counter[9]_i_1__2_n_0
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.445    -1.550    Switch15Debouncer/clk_out1
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[9]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.580ns (26.858%)  route 4.303ns (73.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.303     5.759    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.124     5.883 r  Switch15Debouncer/counter[6]_i_1__2/O
                         net (fo=1, routed)           0.000     5.883    Switch15Debouncer/counter[6]_i_1__2_n_0
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.445    -1.550    Switch15Debouncer/clk_out1
    SLICE_X8Y13          FDCE                                         r  Switch15Debouncer/counter_reg[6]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.602ns (27.740%)  route 4.174ns (72.260%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.174     5.630    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.146     5.776 r  Switch15Debouncer/counter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     5.776    Switch15Debouncer/counter[5]_i_1__2_n_0
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.446    -1.549    Switch15Debouncer/clk_out1
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[5]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.754ns  (logic 1.580ns (27.463%)  route 4.174ns (72.537%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.174     5.630    Switch15Debouncer/switches_IBUF[0]
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.754 r  Switch15Debouncer/counter[4]_i_1__2/O
                         net (fo=1, routed)           0.000     5.754    Switch15Debouncer/counter[4]_i_1__2_n_0
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.446    -1.549    Switch15Debouncer/clk_out1
    SLICE_X8Y12          FDCE                                         r  Switch15Debouncer/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.289ns (75.613%)  route 0.093ns (24.387%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X8Y8           LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.093     0.337    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.382 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.382    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X9Y8           FDPE                                         r  Switch1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.835    -0.855    Switch1Debouncer/clk_out1
    SLICE_X9Y8           FDPE                                         r  Switch1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.203ns (41.030%)  route 0.292ns (58.970%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X9Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.292     0.450    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.495 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000     0.495    Button1Debouncer/out_C_i_1_n_0
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X10Y12         FDPE                                         r  Button1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.289ns (49.625%)  route 0.293ns (50.375%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X8Y8           LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.093     0.337    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.382 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.200     0.582    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X10Y8          FDCE                                         r  Switch1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.835    -0.855    Switch1Debouncer/clk_out1
    SLICE_X10Y8          FDCE                                         r  Switch1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.289ns (44.292%)  route 0.363ns (55.708%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.175     0.419    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.464 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.188     0.652    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.834    -0.856    Switch15Debouncer/clk_out1
    SLICE_X9Y10          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.265ns (39.109%)  route 0.413ns (60.891%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.287     0.507    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  Switch2Debouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.126     0.678    Switch2Debouncer/out_C_i_1__1_n_0
    SLICE_X3Y9           FDPE                                         r  Switch2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.865    -0.825    Switch2Debouncer/clk_out1
    SLICE_X3Y9           FDPE                                         r  Switch2Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.265ns (38.662%)  route 0.420ns (61.338%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.287     0.507    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  Switch2Debouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.134     0.685    Switch2Debouncer/out_C_i_1__1_n_0
    SLICE_X4Y9           FDCE                                         r  Switch2Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.827    Switch2Debouncer/clk_out1
    SLICE_X4Y9           FDCE                                         r  Switch2Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.203ns (29.388%)  route 0.488ns (70.612%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X9Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.292     0.450    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.495 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.196     0.691    Button1Debouncer/out_C_i_1_n_0
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.858    Button1Debouncer/CLK
    SLICE_X9Y12          FDCE                                         r  Button1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.289ns (40.400%)  route 0.426ns (59.600%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.175     0.419    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.464 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.251     0.715    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.828    Switch15Debouncer/clk_out1
    SLICE_X7Y10          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.274ns (32.838%)  route 0.561ns (67.162%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          0.561     0.790    Switch2Debouncer/switches_IBUF[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.835 r  Switch2Debouncer/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.835    Switch2Debouncer/counter[2]_i_1__1_n_0
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    Switch2Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[2]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.274ns (32.838%)  route 0.561ns (67.162%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          0.561     0.790    Switch2Debouncer/switches_IBUF[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.835 r  Switch2Debouncer/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.835    Switch2Debouncer/counter[3]_i_1__1_n_0
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.826    Switch2Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch2Debouncer/counter_reg[3]/C





