<stg><name>nn_inference_Pipeline_col</name>


<trans_list>

<trans id="480" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %temp_output_0_load_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_32

]]></Node>
<StgValue><ssdm name="temp_output_0_load_32_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %temp_output_0_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_31

]]></Node>
<StgValue><ssdm name="temp_output_0_load_31_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %temp_output_0_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_30

]]></Node>
<StgValue><ssdm name="temp_output_0_load_30_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %temp_output_0_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_29

]]></Node>
<StgValue><ssdm name="temp_output_0_load_29_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %temp_output_0_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_28

]]></Node>
<StgValue><ssdm name="temp_output_0_load_28_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %temp_output_0_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_27

]]></Node>
<StgValue><ssdm name="temp_output_0_load_27_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %temp_output_0_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_26

]]></Node>
<StgValue><ssdm name="temp_output_0_load_26_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %temp_output_0_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_25

]]></Node>
<StgValue><ssdm name="temp_output_0_load_25_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %temp_output_0_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_24

]]></Node>
<StgValue><ssdm name="temp_output_0_load_24_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %temp_output_0_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_23

]]></Node>
<StgValue><ssdm name="temp_output_0_load_23_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %temp_output_0_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_22

]]></Node>
<StgValue><ssdm name="temp_output_0_load_22_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %temp_output_0_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_21

]]></Node>
<StgValue><ssdm name="temp_output_0_load_21_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %temp_output_0_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_20

]]></Node>
<StgValue><ssdm name="temp_output_0_load_20_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %temp_output_0_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_19

]]></Node>
<StgValue><ssdm name="temp_output_0_load_19_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %temp_output_0_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_18

]]></Node>
<StgValue><ssdm name="temp_output_0_load_18_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %temp_output_0_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_17

]]></Node>
<StgValue><ssdm name="temp_output_0_load_17_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %temp_output_0_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_16

]]></Node>
<StgValue><ssdm name="temp_output_0_load_16_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %temp_output_0_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_15

]]></Node>
<StgValue><ssdm name="temp_output_0_load_15_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %temp_output_0_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_14

]]></Node>
<StgValue><ssdm name="temp_output_0_load_14_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %temp_output_0_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_13

]]></Node>
<StgValue><ssdm name="temp_output_0_load_13_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %temp_output_0_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_12

]]></Node>
<StgValue><ssdm name="temp_output_0_load_12_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %temp_output_0_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_11

]]></Node>
<StgValue><ssdm name="temp_output_0_load_11_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %temp_output_0_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_10

]]></Node>
<StgValue><ssdm name="temp_output_0_load_10_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %temp_output_0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_9

]]></Node>
<StgValue><ssdm name="temp_output_0_load_9_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %temp_output_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_8

]]></Node>
<StgValue><ssdm name="temp_output_0_load_8_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %temp_output_0_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_7

]]></Node>
<StgValue><ssdm name="temp_output_0_load_7_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %temp_output_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_6

]]></Node>
<StgValue><ssdm name="temp_output_0_load_6_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %temp_output_0_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_5

]]></Node>
<StgValue><ssdm name="temp_output_0_load_5_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %temp_output_0_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_4

]]></Node>
<StgValue><ssdm name="temp_output_0_load_4_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %temp_output_0_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_3

]]></Node>
<StgValue><ssdm name="temp_output_0_load_3_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %temp_output_0_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_2

]]></Node>
<StgValue><ssdm name="temp_output_0_load_2_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %temp_output_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_1

]]></Node>
<StgValue><ssdm name="temp_output_0_load_1_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %_Z13hw_act_layer1PA32_fS0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_fS0_.exit:0 %j_2 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_fS0_.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_fS0_.exit:2 %icmp_ln25 = icmp_eq  i5 %j_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_fS0_.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_fS0_.exit:4 %add_ln25 = add i5 %j_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_fS0_.exit:5 %br_ln25 = br i1 %icmp_ln25, void %.split10, void %_Z11hwmm_layer2PA32_fPA16_KfPA16_f.exit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
.split10:0 %j_cast = zext i5 %j_2

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:2 %layer2_weights_0_addr = getelementptr i32 %layer2_weights_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_0_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split10:3 %layer2_weights_0_load = load i4 %layer2_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_0_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split10:132 %store_ln25 = store i5 %add_ln25, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="115" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split10:3 %layer2_weights_0_load = load i4 %layer2_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_0_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:4 %mul_i = fmul i32 %temp_output_0_load_1_read, i32 %layer2_weights_0_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="117" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:4 %mul_i = fmul i32 %temp_output_0_load_1_read, i32 %layer2_weights_0_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:6 %layer2_weights_1_addr = getelementptr i32 %layer2_weights_1, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_1_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
.split10:7 %layer2_weights_1_load = load i4 %layer2_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="120" st_id="4" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:5 %sum_1 = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
.split10:7 %layer2_weights_1_load = load i4 %layer2_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_1_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:8 %mul_i_1 = fmul i32 %temp_output_0_load_2_read, i32 %layer2_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="123" st_id="5" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:5 %sum_1 = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:8 %mul_i_1 = fmul i32 %temp_output_0_load_2_read, i32 %layer2_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:10 %layer2_weights_2_addr = getelementptr i32 %layer2_weights_2, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_2_addr"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split10:11 %layer2_weights_2_load = load i4 %layer2_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_2_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="127" st_id="6" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:9 %sum_1_1 = fadd i32 %sum_1, i32 %mul_i_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split10:11 %layer2_weights_2_load = load i4 %layer2_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_2_load"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:12 %mul_i_2 = fmul i32 %temp_output_0_load_3_read, i32 %layer2_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="130" st_id="7" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:9 %sum_1_1 = fadd i32 %sum_1, i32 %mul_i_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:12 %mul_i_2 = fmul i32 %temp_output_0_load_3_read, i32 %layer2_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:14 %layer2_weights_3_addr = getelementptr i32 %layer2_weights_3, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split10:15 %layer2_weights_3_load = load i4 %layer2_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_3_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="134" st_id="8" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:13 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_i_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split10:15 %layer2_weights_3_load = load i4 %layer2_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_3_load"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:16 %mul_i_3 = fmul i32 %temp_output_0_load_4_read, i32 %layer2_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="137" st_id="9" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:13 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_i_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:16 %mul_i_3 = fmul i32 %temp_output_0_load_4_read, i32 %layer2_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:18 %layer2_weights_4_addr = getelementptr i32 %layer2_weights_4, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_4_addr"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="4">
<![CDATA[
.split10:19 %layer2_weights_4_load = load i4 %layer2_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_4_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="141" st_id="10" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:17 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_i_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="4">
<![CDATA[
.split10:19 %layer2_weights_4_load = load i4 %layer2_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_4_load"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:20 %mul_i_4 = fmul i32 %temp_output_0_load_5_read, i32 %layer2_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="144" st_id="11" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:17 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_i_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:20 %mul_i_4 = fmul i32 %temp_output_0_load_5_read, i32 %layer2_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:22 %layer2_weights_5_addr = getelementptr i32 %layer2_weights_5, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_5_addr"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
.split10:23 %layer2_weights_5_load = load i4 %layer2_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_5_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="148" st_id="12" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:21 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_i_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
.split10:23 %layer2_weights_5_load = load i4 %layer2_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_5_load"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:24 %mul_i_5 = fmul i32 %temp_output_0_load_6_read, i32 %layer2_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="151" st_id="13" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:21 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_i_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:24 %mul_i_5 = fmul i32 %temp_output_0_load_6_read, i32 %layer2_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:26 %layer2_weights_6_addr = getelementptr i32 %layer2_weights_6, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_6_addr"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
.split10:27 %layer2_weights_6_load = load i4 %layer2_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_6_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="155" st_id="14" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:25 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_i_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
.split10:27 %layer2_weights_6_load = load i4 %layer2_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_6_load"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:28 %mul_i_6 = fmul i32 %temp_output_0_load_7_read, i32 %layer2_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="158" st_id="15" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:25 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_i_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:28 %mul_i_6 = fmul i32 %temp_output_0_load_7_read, i32 %layer2_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:30 %layer2_weights_7_addr = getelementptr i32 %layer2_weights_7, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_7_addr"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
.split10:31 %layer2_weights_7_load = load i4 %layer2_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_7_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="162" st_id="16" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:29 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_i_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
.split10:31 %layer2_weights_7_load = load i4 %layer2_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_7_load"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:32 %mul_i_7 = fmul i32 %temp_output_0_load_8_read, i32 %layer2_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="165" st_id="17" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:29 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_i_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:32 %mul_i_7 = fmul i32 %temp_output_0_load_8_read, i32 %layer2_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:34 %layer2_weights_8_addr = getelementptr i32 %layer2_weights_8, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_8_addr"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
.split10:35 %layer2_weights_8_load = load i4 %layer2_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_8_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="169" st_id="18" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:33 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_i_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
.split10:35 %layer2_weights_8_load = load i4 %layer2_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_8_load"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:36 %mul_i_8 = fmul i32 %temp_output_0_load_9_read, i32 %layer2_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="172" st_id="19" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:33 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_i_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:36 %mul_i_8 = fmul i32 %temp_output_0_load_9_read, i32 %layer2_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:38 %layer2_weights_9_addr = getelementptr i32 %layer2_weights_9, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_9_addr"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
.split10:39 %layer2_weights_9_load = load i4 %layer2_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_9_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="176" st_id="20" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:37 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_i_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
.split10:39 %layer2_weights_9_load = load i4 %layer2_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_9_load"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:40 %mul_i_9 = fmul i32 %temp_output_0_load_10_read, i32 %layer2_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="179" st_id="21" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:37 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_i_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:40 %mul_i_9 = fmul i32 %temp_output_0_load_10_read, i32 %layer2_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:42 %layer2_weights_10_addr = getelementptr i32 %layer2_weights_10, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_10_addr"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
.split10:43 %layer2_weights_10_load = load i4 %layer2_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_10_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="183" st_id="22" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:41 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_i_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
.split10:43 %layer2_weights_10_load = load i4 %layer2_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_10_load"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:44 %mul_i_s = fmul i32 %temp_output_0_load_11_read, i32 %layer2_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="186" st_id="23" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:41 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_i_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:44 %mul_i_s = fmul i32 %temp_output_0_load_11_read, i32 %layer2_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:46 %layer2_weights_11_addr = getelementptr i32 %layer2_weights_11, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_11_addr"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
.split10:47 %layer2_weights_11_load = load i4 %layer2_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_11_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="190" st_id="24" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:45 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_i_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
.split10:47 %layer2_weights_11_load = load i4 %layer2_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_11_load"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:48 %mul_i_10 = fmul i32 %temp_output_0_load_12_read, i32 %layer2_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="193" st_id="25" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:45 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_i_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:48 %mul_i_10 = fmul i32 %temp_output_0_load_12_read, i32 %layer2_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:50 %layer2_weights_12_addr = getelementptr i32 %layer2_weights_12, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_12_addr"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
.split10:51 %layer2_weights_12_load = load i4 %layer2_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_12_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="197" st_id="26" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:49 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_i_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
.split10:51 %layer2_weights_12_load = load i4 %layer2_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_12_load"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:52 %mul_i_11 = fmul i32 %temp_output_0_load_13_read, i32 %layer2_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="200" st_id="27" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:49 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_i_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:52 %mul_i_11 = fmul i32 %temp_output_0_load_13_read, i32 %layer2_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:54 %layer2_weights_13_addr = getelementptr i32 %layer2_weights_13, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_13_addr"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
.split10:55 %layer2_weights_13_load = load i4 %layer2_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_13_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="204" st_id="28" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:53 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_i_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
.split10:55 %layer2_weights_13_load = load i4 %layer2_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_13_load"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:56 %mul_i_12 = fmul i32 %temp_output_0_load_14_read, i32 %layer2_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="207" st_id="29" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:53 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_i_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:56 %mul_i_12 = fmul i32 %temp_output_0_load_14_read, i32 %layer2_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:58 %layer2_weights_14_addr = getelementptr i32 %layer2_weights_14, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_14_addr"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
.split10:59 %layer2_weights_14_load = load i4 %layer2_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_14_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="211" st_id="30" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:57 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_i_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
.split10:59 %layer2_weights_14_load = load i4 %layer2_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_14_load"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:60 %mul_i_13 = fmul i32 %temp_output_0_load_15_read, i32 %layer2_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="214" st_id="31" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:57 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_i_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:60 %mul_i_13 = fmul i32 %temp_output_0_load_15_read, i32 %layer2_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:62 %layer2_weights_15_addr = getelementptr i32 %layer2_weights_15, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_15_addr"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
.split10:63 %layer2_weights_15_load = load i4 %layer2_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_15_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="218" st_id="32" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:61 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_i_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
.split10:63 %layer2_weights_15_load = load i4 %layer2_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_15_load"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:64 %mul_i_14 = fmul i32 %temp_output_0_load_16_read, i32 %layer2_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="221" st_id="33" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:61 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_i_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:64 %mul_i_14 = fmul i32 %temp_output_0_load_16_read, i32 %layer2_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:66 %layer2_weights_16_addr = getelementptr i32 %layer2_weights_16, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_16_addr"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
.split10:67 %layer2_weights_16_load = load i4 %layer2_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_16_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="225" st_id="34" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:65 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_i_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
.split10:67 %layer2_weights_16_load = load i4 %layer2_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_16_load"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:68 %mul_i_15 = fmul i32 %temp_output_0_load_17_read, i32 %layer2_weights_16_load

]]></Node>
<StgValue><ssdm name="mul_i_15"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="228" st_id="35" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:65 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_i_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:68 %mul_i_15 = fmul i32 %temp_output_0_load_17_read, i32 %layer2_weights_16_load

]]></Node>
<StgValue><ssdm name="mul_i_15"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:70 %layer2_weights_17_addr = getelementptr i32 %layer2_weights_17, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_17_addr"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
.split10:71 %layer2_weights_17_load = load i4 %layer2_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_17_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="232" st_id="36" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:69 %sum_1_15 = fadd i32 %sum_1_14, i32 %mul_i_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="233" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
.split10:71 %layer2_weights_17_load = load i4 %layer2_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_17_load"/></StgValue>
</operation>

<operation id="234" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:72 %mul_i_16 = fmul i32 %temp_output_0_load_18_read, i32 %layer2_weights_17_load

]]></Node>
<StgValue><ssdm name="mul_i_16"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="235" st_id="37" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:69 %sum_1_15 = fadd i32 %sum_1_14, i32 %mul_i_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="236" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:72 %mul_i_16 = fmul i32 %temp_output_0_load_18_read, i32 %layer2_weights_17_load

]]></Node>
<StgValue><ssdm name="mul_i_16"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:74 %layer2_weights_18_addr = getelementptr i32 %layer2_weights_18, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_18_addr"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4">
<![CDATA[
.split10:75 %layer2_weights_18_load = load i4 %layer2_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_18_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="239" st_id="38" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:73 %sum_1_16 = fadd i32 %sum_1_15, i32 %mul_i_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="240" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4">
<![CDATA[
.split10:75 %layer2_weights_18_load = load i4 %layer2_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_18_load"/></StgValue>
</operation>

<operation id="241" st_id="38" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:76 %mul_i_17 = fmul i32 %temp_output_0_load_19_read, i32 %layer2_weights_18_load

]]></Node>
<StgValue><ssdm name="mul_i_17"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="242" st_id="39" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:73 %sum_1_16 = fadd i32 %sum_1_15, i32 %mul_i_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="243" st_id="39" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:76 %mul_i_17 = fmul i32 %temp_output_0_load_19_read, i32 %layer2_weights_18_load

]]></Node>
<StgValue><ssdm name="mul_i_17"/></StgValue>
</operation>

<operation id="244" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:78 %layer2_weights_19_addr = getelementptr i32 %layer2_weights_19, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_19_addr"/></StgValue>
</operation>

<operation id="245" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4">
<![CDATA[
.split10:79 %layer2_weights_19_load = load i4 %layer2_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_19_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="246" st_id="40" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:77 %sum_1_17 = fadd i32 %sum_1_16, i32 %mul_i_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="247" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4">
<![CDATA[
.split10:79 %layer2_weights_19_load = load i4 %layer2_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_19_load"/></StgValue>
</operation>

<operation id="248" st_id="40" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:80 %mul_i_18 = fmul i32 %temp_output_0_load_20_read, i32 %layer2_weights_19_load

]]></Node>
<StgValue><ssdm name="mul_i_18"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="249" st_id="41" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:77 %sum_1_17 = fadd i32 %sum_1_16, i32 %mul_i_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="250" st_id="41" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:80 %mul_i_18 = fmul i32 %temp_output_0_load_20_read, i32 %layer2_weights_19_load

]]></Node>
<StgValue><ssdm name="mul_i_18"/></StgValue>
</operation>

<operation id="251" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:82 %layer2_weights_20_addr = getelementptr i32 %layer2_weights_20, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_20_addr"/></StgValue>
</operation>

<operation id="252" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
.split10:83 %layer2_weights_20_load = load i4 %layer2_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_20_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="253" st_id="42" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:81 %sum_1_18 = fadd i32 %sum_1_17, i32 %mul_i_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="254" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
.split10:83 %layer2_weights_20_load = load i4 %layer2_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_20_load"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:84 %mul_i_19 = fmul i32 %temp_output_0_load_21_read, i32 %layer2_weights_20_load

]]></Node>
<StgValue><ssdm name="mul_i_19"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="256" st_id="43" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:81 %sum_1_18 = fadd i32 %sum_1_17, i32 %mul_i_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="257" st_id="43" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:84 %mul_i_19 = fmul i32 %temp_output_0_load_21_read, i32 %layer2_weights_20_load

]]></Node>
<StgValue><ssdm name="mul_i_19"/></StgValue>
</operation>

<operation id="258" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:86 %layer2_weights_21_addr = getelementptr i32 %layer2_weights_21, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_21_addr"/></StgValue>
</operation>

<operation id="259" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4">
<![CDATA[
.split10:87 %layer2_weights_21_load = load i4 %layer2_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_21_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="260" st_id="44" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:85 %sum_1_19 = fadd i32 %sum_1_18, i32 %mul_i_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4">
<![CDATA[
.split10:87 %layer2_weights_21_load = load i4 %layer2_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_21_load"/></StgValue>
</operation>

<operation id="262" st_id="44" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:88 %mul_i_20 = fmul i32 %temp_output_0_load_22_read, i32 %layer2_weights_21_load

]]></Node>
<StgValue><ssdm name="mul_i_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="263" st_id="45" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:85 %sum_1_19 = fadd i32 %sum_1_18, i32 %mul_i_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="264" st_id="45" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:88 %mul_i_20 = fmul i32 %temp_output_0_load_22_read, i32 %layer2_weights_21_load

]]></Node>
<StgValue><ssdm name="mul_i_20"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:90 %layer2_weights_22_addr = getelementptr i32 %layer2_weights_22, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_22_addr"/></StgValue>
</operation>

<operation id="266" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="4">
<![CDATA[
.split10:91 %layer2_weights_22_load = load i4 %layer2_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_22_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="267" st_id="46" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:89 %sum_1_20 = fadd i32 %sum_1_19, i32 %mul_i_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="4">
<![CDATA[
.split10:91 %layer2_weights_22_load = load i4 %layer2_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_22_load"/></StgValue>
</operation>

<operation id="269" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:92 %mul_i_21 = fmul i32 %temp_output_0_load_23_read, i32 %layer2_weights_22_load

]]></Node>
<StgValue><ssdm name="mul_i_21"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="270" st_id="47" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:89 %sum_1_20 = fadd i32 %sum_1_19, i32 %mul_i_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="271" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:92 %mul_i_21 = fmul i32 %temp_output_0_load_23_read, i32 %layer2_weights_22_load

]]></Node>
<StgValue><ssdm name="mul_i_21"/></StgValue>
</operation>

<operation id="272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:94 %layer2_weights_23_addr = getelementptr i32 %layer2_weights_23, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_23_addr"/></StgValue>
</operation>

<operation id="273" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
.split10:95 %layer2_weights_23_load = load i4 %layer2_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_23_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="274" st_id="48" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:93 %sum_1_21 = fadd i32 %sum_1_20, i32 %mul_i_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="275" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
.split10:95 %layer2_weights_23_load = load i4 %layer2_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_23_load"/></StgValue>
</operation>

<operation id="276" st_id="48" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:96 %mul_i_22 = fmul i32 %temp_output_0_load_24_read, i32 %layer2_weights_23_load

]]></Node>
<StgValue><ssdm name="mul_i_22"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="277" st_id="49" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:93 %sum_1_21 = fadd i32 %sum_1_20, i32 %mul_i_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="278" st_id="49" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:96 %mul_i_22 = fmul i32 %temp_output_0_load_24_read, i32 %layer2_weights_23_load

]]></Node>
<StgValue><ssdm name="mul_i_22"/></StgValue>
</operation>

<operation id="279" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:98 %layer2_weights_24_addr = getelementptr i32 %layer2_weights_24, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_24_addr"/></StgValue>
</operation>

<operation id="280" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="4">
<![CDATA[
.split10:99 %layer2_weights_24_load = load i4 %layer2_weights_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_24_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="281" st_id="50" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:97 %sum_1_22 = fadd i32 %sum_1_21, i32 %mul_i_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="282" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="4">
<![CDATA[
.split10:99 %layer2_weights_24_load = load i4 %layer2_weights_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_24_load"/></StgValue>
</operation>

<operation id="283" st_id="50" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:100 %mul_i_23 = fmul i32 %temp_output_0_load_25_read, i32 %layer2_weights_24_load

]]></Node>
<StgValue><ssdm name="mul_i_23"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="284" st_id="51" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:97 %sum_1_22 = fadd i32 %sum_1_21, i32 %mul_i_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="285" st_id="51" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:100 %mul_i_23 = fmul i32 %temp_output_0_load_25_read, i32 %layer2_weights_24_load

]]></Node>
<StgValue><ssdm name="mul_i_23"/></StgValue>
</operation>

<operation id="286" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:102 %layer2_weights_25_addr = getelementptr i32 %layer2_weights_25, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_25_addr"/></StgValue>
</operation>

<operation id="287" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="4">
<![CDATA[
.split10:103 %layer2_weights_25_load = load i4 %layer2_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_25_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="288" st_id="52" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:101 %sum_1_23 = fadd i32 %sum_1_22, i32 %mul_i_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="289" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="4">
<![CDATA[
.split10:103 %layer2_weights_25_load = load i4 %layer2_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_25_load"/></StgValue>
</operation>

<operation id="290" st_id="52" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:104 %mul_i_24 = fmul i32 %temp_output_0_load_26_read, i32 %layer2_weights_25_load

]]></Node>
<StgValue><ssdm name="mul_i_24"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="291" st_id="53" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:101 %sum_1_23 = fadd i32 %sum_1_22, i32 %mul_i_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="292" st_id="53" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:104 %mul_i_24 = fmul i32 %temp_output_0_load_26_read, i32 %layer2_weights_25_load

]]></Node>
<StgValue><ssdm name="mul_i_24"/></StgValue>
</operation>

<operation id="293" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:106 %layer2_weights_26_addr = getelementptr i32 %layer2_weights_26, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_26_addr"/></StgValue>
</operation>

<operation id="294" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4">
<![CDATA[
.split10:107 %layer2_weights_26_load = load i4 %layer2_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_26_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="295" st_id="54" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:105 %sum_1_24 = fadd i32 %sum_1_23, i32 %mul_i_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="296" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4">
<![CDATA[
.split10:107 %layer2_weights_26_load = load i4 %layer2_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_26_load"/></StgValue>
</operation>

<operation id="297" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:108 %mul_i_25 = fmul i32 %temp_output_0_load_27_read, i32 %layer2_weights_26_load

]]></Node>
<StgValue><ssdm name="mul_i_25"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="298" st_id="55" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:105 %sum_1_24 = fadd i32 %sum_1_23, i32 %mul_i_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="299" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:108 %mul_i_25 = fmul i32 %temp_output_0_load_27_read, i32 %layer2_weights_26_load

]]></Node>
<StgValue><ssdm name="mul_i_25"/></StgValue>
</operation>

<operation id="300" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:110 %layer2_weights_27_addr = getelementptr i32 %layer2_weights_27, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_27_addr"/></StgValue>
</operation>

<operation id="301" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
.split10:111 %layer2_weights_27_load = load i4 %layer2_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_27_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="302" st_id="56" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:109 %sum_1_25 = fadd i32 %sum_1_24, i32 %mul_i_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="303" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
.split10:111 %layer2_weights_27_load = load i4 %layer2_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_27_load"/></StgValue>
</operation>

<operation id="304" st_id="56" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:112 %mul_i_26 = fmul i32 %temp_output_0_load_28_read, i32 %layer2_weights_27_load

]]></Node>
<StgValue><ssdm name="mul_i_26"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="305" st_id="57" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:109 %sum_1_25 = fadd i32 %sum_1_24, i32 %mul_i_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="306" st_id="57" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:112 %mul_i_26 = fmul i32 %temp_output_0_load_28_read, i32 %layer2_weights_27_load

]]></Node>
<StgValue><ssdm name="mul_i_26"/></StgValue>
</operation>

<operation id="307" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:114 %layer2_weights_28_addr = getelementptr i32 %layer2_weights_28, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_28_addr"/></StgValue>
</operation>

<operation id="308" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="4">
<![CDATA[
.split10:115 %layer2_weights_28_load = load i4 %layer2_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_28_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="309" st_id="58" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:113 %sum_1_26 = fadd i32 %sum_1_25, i32 %mul_i_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="310" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="4">
<![CDATA[
.split10:115 %layer2_weights_28_load = load i4 %layer2_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_28_load"/></StgValue>
</operation>

<operation id="311" st_id="58" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:116 %mul_i_27 = fmul i32 %temp_output_0_load_29_read, i32 %layer2_weights_28_load

]]></Node>
<StgValue><ssdm name="mul_i_27"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="312" st_id="59" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:113 %sum_1_26 = fadd i32 %sum_1_25, i32 %mul_i_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="313" st_id="59" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:116 %mul_i_27 = fmul i32 %temp_output_0_load_29_read, i32 %layer2_weights_28_load

]]></Node>
<StgValue><ssdm name="mul_i_27"/></StgValue>
</operation>

<operation id="314" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:118 %layer2_weights_29_addr = getelementptr i32 %layer2_weights_29, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_29_addr"/></StgValue>
</operation>

<operation id="315" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4">
<![CDATA[
.split10:119 %layer2_weights_29_load = load i4 %layer2_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_29_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="316" st_id="60" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:117 %sum_1_27 = fadd i32 %sum_1_26, i32 %mul_i_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="317" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4">
<![CDATA[
.split10:119 %layer2_weights_29_load = load i4 %layer2_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_29_load"/></StgValue>
</operation>

<operation id="318" st_id="60" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:120 %mul_i_28 = fmul i32 %temp_output_0_load_30_read, i32 %layer2_weights_29_load

]]></Node>
<StgValue><ssdm name="mul_i_28"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="319" st_id="61" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:117 %sum_1_27 = fadd i32 %sum_1_26, i32 %mul_i_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="320" st_id="61" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:120 %mul_i_28 = fmul i32 %temp_output_0_load_30_read, i32 %layer2_weights_29_load

]]></Node>
<StgValue><ssdm name="mul_i_28"/></StgValue>
</operation>

<operation id="321" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:122 %layer2_weights_30_addr = getelementptr i32 %layer2_weights_30, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_30_addr"/></StgValue>
</operation>

<operation id="322" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
.split10:123 %layer2_weights_30_load = load i4 %layer2_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_30_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="323" st_id="62" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:121 %sum_1_28 = fadd i32 %sum_1_27, i32 %mul_i_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="324" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
.split10:123 %layer2_weights_30_load = load i4 %layer2_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_30_load"/></StgValue>
</operation>

<operation id="325" st_id="62" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:124 %mul_i_29 = fmul i32 %temp_output_0_load_31_read, i32 %layer2_weights_30_load

]]></Node>
<StgValue><ssdm name="mul_i_29"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="326" st_id="63" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:121 %sum_1_28 = fadd i32 %sum_1_27, i32 %mul_i_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="327" st_id="63" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:124 %mul_i_29 = fmul i32 %temp_output_0_load_31_read, i32 %layer2_weights_30_load

]]></Node>
<StgValue><ssdm name="mul_i_29"/></StgValue>
</operation>

<operation id="328" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:126 %layer2_weights_31_addr = getelementptr i32 %layer2_weights_31, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_31_addr"/></StgValue>
</operation>

<operation id="329" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
.split10:127 %layer2_weights_31_load = load i4 %layer2_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_31_load"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="330" st_id="64" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:125 %sum_1_29 = fadd i32 %sum_1_28, i32 %mul_i_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="331" st_id="64" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
.split10:127 %layer2_weights_31_load = load i4 %layer2_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_31_load"/></StgValue>
</operation>

<operation id="332" st_id="64" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:128 %mul_i_30 = fmul i32 %temp_output_0_load_32_read, i32 %layer2_weights_31_load

]]></Node>
<StgValue><ssdm name="mul_i_30"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="333" st_id="65" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:125 %sum_1_29 = fadd i32 %sum_1_28, i32 %mul_i_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="334" st_id="65" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:128 %mul_i_30 = fmul i32 %temp_output_0_load_32_read, i32 %layer2_weights_31_load

]]></Node>
<StgValue><ssdm name="mul_i_30"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="335" st_id="66" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:129 %sum_1_30 = fadd i32 %sum_1_29, i32 %mul_i_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>

<operation id="341" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0">
<![CDATA[
_Z11hwmm_layer2PA32_fPA16_KfPA16_f.exit.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="336" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="337" st_id="67" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:129 %sum_1_30 = fadd i32 %sum_1_29, i32 %mul_i_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>

<operation id="338" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:130 %temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr"/></StgValue>
</operation>

<operation id="339" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split10:131 %store_ln33 = store i32 %sum_1_30, i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="340" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.split10:133 %br_ln0 = br void %_Z13hw_act_layer1PA32_fS0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
