Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Tue May 20 10:43:03 2014
| Host         : ganymede running 64-bit Ubuntu 12.04.3 LTS
| Command      : report_timing_summary -file ./report/vivado_activity_thread_timing_routed.rpt
| Design       : vivado_activity_thread
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.09 2013-11-22
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 306 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 193 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 67 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.415        0.000                      0                 4614        0.042        0.000                      0                 4614        4.333        0.000                       0                  2746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.415        0.000                      0                 4614        0.042        0.000                      0                 4614        4.333        0.000                       0                  2746  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.930ns (46.423%)  route 3.381ns (53.577%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2775, unset)         1.704     1.704    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/aclk
    DSP48_X1Y10                                                       r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.348     2.052 r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP/P[7]
                         net (fo=66, routed)          1.832     3.884    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/Xi[106]
    SLICE_X21Y4          LUT6 (Prop_lut6_I3_O)        0.043     3.927 r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/g0_b39/O
                         net (fo=1, routed)           0.341     4.268    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/n_0_g0_b39
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[21]_CARRYCASCOUT)
                                                      1.715     5.983 r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT
                         net (fo=1, routed)           0.000     5.983    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/carrycasc
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.824     6.807 r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP/P[21]
                         net (fo=27, routed)          1.209     8.015    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/partial_product_sum[0][69]
    DSP48_X0Y3           DSP48E1                                      r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=2775, unset)         1.584    11.584    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/aclk
    DSP48_X0Y3                                                        r  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP/CLK
                         clock pessimism              0.090    11.674    
                         clock uncertainty           -0.035    11.638    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.208    10.430    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.385%)  route 0.103ns (46.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2775, unset)         0.708     0.708    vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/aclk
    SLICE_X22Y48                                                      r  vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.118     0.826 r  vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.103     0.929    vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].Q_DEL/i_pipe/first_q[7]
    SLICE_X22Y50         FDRE                                         r  vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2775, unset)         0.878     0.878    vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/aclk
    SLICE_X22Y50                                                      r  vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.028     0.850    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.037     0.887    vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772     10.000  7.228  DSP48_X3Y8    vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U8/vivado_activity_thread_ap_dexp_13_full_dsp_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642     4.975   4.333  SLICE_X30Y44  vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642     4.975   4.333  SLICE_X30Y44  vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK



