---
type: "manual"
title: "Rotate Bits"
titleClass: subsectionpaged
linkTitle: "Rotate Bits"
weight: 3
description: "Test Memory Bits against Accumulator"
tags:
  - 6502 instruction
flags:
  "n": Set if the most significant bit of the result is set
  z: Set if the result is zero
  c: The value of the bit shifted out of the result
codes:
  - code: "0A"
    op: "ASL"
    addressing: acc
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 1
    cycles:
      value: 2
  - code: "0E"
    op: "ASL"
    addressing: abs
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 6
      note:
        - 1
  - code: "06"
    op: "ASL"
    addressing: dp
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 5
      notes:
        - 1
        - 2
  - code: 1E
    op: "ASL"
    addressing: absix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 7
      notes:
        - 1
        - 3
  - code: 16
    op: "ASL"
    addressing: dpix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 6
      notes:
        - 1
        - 2
  - code: 4A
    op: "LSR"
    addressing: acc
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 1
    cycles:
      value: 2
  - code: 4E
    op: "LSR"
    addressing: abs
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 6
      note:
        - 1
  - code: 46
    op: "LSR"
    addressing: dp
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 5
      notes:
        - 1
        - 2
  - code: 5E
    op: "LSR"
    addressing: absix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 7
      notes:
        - 1
        - 3
  - code: 56
    op: "LSR"
    addressing: dpix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 6
      notes:
        - 1
        - 2
  - code: 2A
    op: "ROL"
    addressing: acc
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 1
    cycles:
      value: 2
  - code: 2E
    op: "ROL"
    addressing: abs
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 6
      note:
        - 1
  - code: 26
    op: "ROL"
    addressing: dp
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 5
      notes:
        - 1
        - 2
  - code: 3E
    op: "ROL"
    addressing: absix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 7
      notes:
        - 1
        - 3
  - code: 36
    op: "ROL"
    addressing: dpix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 6
      notes:
        - 1
        - 2
  - code: 6A
    op: "ROR"
    addressing: acc
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 1
    cycles:
      value: 2
  - code: 6E
    op: "ROR"
    addressing: abs
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 6
      note:
        - 1
  - code: 66
    op: "ROR"
    addressing: dp
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 5
      notes:
        - 1
        - 2
  - code: 7E
    op: "ROR"
    addressing: absix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 7
      notes:
        - 1
        - 3
  - code: 76
    op: "ROR"
    addressing: dpix
    colour: darkgreen
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 6
      notes:
        - 1
        - 2
notes:
    - "65816: Add 2 cycles if m=0 (16-bit memory/accumulator)"
    - "65816: Add 1 cycle if low byte of Direct Page register is not 0"
    - "65C02: Subtract 1 cycle if no page boundary is crossed"
---
<div class="marginNote">
  On all processors the data shifted is 8 bits.
</div>
<p>
  The rotate instructions shifts the contents of the accumulator or memory location one bit either to the left or right.
</p>

<div class="marginNote">
  On the 65816 with m=0, the data shifted is 16 bits.
</div>
<p>
  The ROL & ROR instructions will shift in the carry flag into the value.
  The ASL & LSR instructions shift in 0.
  The carry flag is set to the bit that was shifted out of the value.
</p>

<table>
  <caption>Effect on memory for 8 bit operations.</caption>
  <tr>
    <th>Operation</th>
    <th>Opcode</th>
    <th></th>
    <th>7</th>
    <th>6</th>
    <th>5</th>
    <th>4</th>
    <th>3</th>
    <th>2</th>
    <th>1</th>
    <th>0</th>
    <th></th>
  </tr>
  <tr>
    <td>Shift left</td>
    <td>ASL</td>
    <td>C</td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td>0</td>
  </tr>
  <tr>
    <td>Shift left with carry</td>
    <td>ROL</td>
    <td>C</td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td><i class="fas fa-arrow-left"></i></td>
    <td>C</td>
  </tr>
  <tr>
    <td>Shift right</td>
    <td>LSR</td>
    <td>0</td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td>C</td>
  </tr>
  <tr>
    <td>Shift right with carry</td>
    <td>ROR</td>
    <td>C</td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td><i class="fas fa-arrow-right"></i></td>
    <td>C</td>
  </tr>
</table>

<div class="printPageBreakAvoid">
  <h2 class="subsubsection">ASL - Shift Memory or Accumulator Left</h2>
  <p>
    Shift the value left one bit.
    The left most bit is transferred into the carry flag.
    The right most bit is cleared.
  </p>
  <p>
    The arithmetic result of the operation is an unsigned multiplication by two.
  </p>

  <h2 class="subsubsection">LSR - Logical Shift Memory or Accumulator Right</h2>
  <p>
    Shift the value right one bit.
    The right most bit is transferred into the carry flag.
    The left most bit is cleared.
  </p>
  <p>
    The arithmetic result of the operation is an unsigned division by two.
  </p>
</div>

<div class="printPageBreakAvoid">
  <h2 class="subsubsection">ROL - Rotate Memory or Accumulator Left</h2>
  <p>
    Shift the value left one bit.
    The right most bit is set to the initial value of the carry flag.
    The left most bit is transferred into the carry flag.
  </p>
</div>

<div class="printPageBreakAvoid">
  <h2 class="subsubsection">ROR - Rotate Memory or Accumulator Right</h2>
  <p>
    Shift the value right one bit.
    The left most bit is set to the initial value of the carry flag.
    The right most bit is transferred into the carry flag.
  </p>
</div>

<div class="printPageBreakAvoid">
  <h2 class="subsubsection">Multi-word shift left</h2>
  <p>
    To shift left multiple words, use ASL for the first operation then ROL for the subsequent words.
  </p>
  <div class="marginNote">
    For higher precision start the ASL on the lowest byte and use ROL for each higher order byte
    in sequence until you hit the highest order byte.
  </div>
  <div class="sourceCode">
  ; Shift 16-bit value at &70 left 1 bit.
  ; This is effectively a multiplication by 2
  ASL &70 ; Shift left low-order byte
  ROL &71 ; Shift left high-order byte
  ; Carry will be set if we overflowed
  </div>

  <h2 class="subsubsection">Multi-word shift right</h2>
  <p>
    To shift right multiple words, use LSR for the first operation then ROR for the subsequent words.
    Unlike shifting left, here we have to start with the high-order byte first.
  </p>
  <div class="marginNote">
    For higher precision just start the LSR on the highest order byte & use ROR for each lower order
    in sequence until you get to the lowest byte.
  </div>
  <div class="sourceCode">
  ; Shift 16-bit value at &70 right 1 bit.
  ; This is effectively a division by 2
  LSR &71 ; Shift right high-order byte
  ROR &70 ; Shift right low-order byte
  ; Carry will have the remainder
  </div>
</div>
