<dec f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='219' type='bool'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='621' u='r' c='_ZNK4llvm12X86Subtarget9hasPRFCHWEv'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='622' u='r' c='_ZNK4llvm12X86Subtarget14hasPREFETCHWT1Ev'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='218'>/// Processor has Prefetch with intent to Write instruction</doc>
