5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd wait1.1.vcd -o wait1.1.cdd -v wait1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" wait1.1.v 1 21 1
2 1 5 8000c 1 3d 5002 0 0 1 26 2 $u0
1 a 3 830004 1 0 0 0 1 25 2
1 b 3 830007 1 0 0 0 1 25 102
4 1 1 0 0
3 1 main.$u0 "main.$u0" wait1.1.v 0 10 1
2 2 6 c000f 1 0 21004 0 0 1 16 0
2 3 6 80008 0 1 1410 0 0 1 9 a
2 4 6 8000f 1 37 16 2 3
2 5 7 c000f 1 0 21004 0 0 1 16 0
2 6 7 80008 0 1 1410 0 0 1 9 b
2 7 7 8000f 1 37 16 5 6
2 8 8 130016 1 0 21004 0 0 1 16 0
2 9 8 e000e 1 1 1004 0 0 1 9 a
2 10 8 e0016 1 11 1048 8 9 1 26 1002
2 11 8 80018 1 59 100a 10 0 1 26 2
2 12 9 c000f 1 0 21008 0 0 1 20 1
2 13 9 80008 0 1 1410 0 0 1 9 b
2 14 9 8000f 1 37 1a 12 13
4 14 0 0 0
4 11 0 14 0
4 7 0 11 11
4 4 11 7 7
3 1 main.$u1 "main.$u1" wait1.1.v 0 19 1
