#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sun Dec 18 00:56:15 2016
# Process ID: 13256
# Log file: D:/FPGA/IEEE/Big_homework/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/IEEE/Big_homework/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Big_homework/pa.fromHdl.tcl
startgroup
set_property package_pin E2 [get_ports {SW6_7[0]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {SW6_7[1]}]
endgroup
save_design
