C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 1   


C51 COMPILER V9.54, COMPILATION OF MODULE A7139
OBJECT MODULE PLACED IN .\output\A7139.obj
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE source\USER\A7139\A7139.c LARGE OPTIMIZE(8,SPEED) BROWSE MODC2 INCDIR(.\
                    -source\USER\A7139;.\source\USER\timer;.\source\USER\uart;.\source\USER\led;C:\Keil_v5\C51\INC\SONIX;.\source\USER\clock;
                    -.\source\USER\inc;.\source\USER\rtimer;.\source\USER\cmd;.\source\USER\aodv) DEFINE(NODE_ADDR=3) DEBUG OBJECTEXTEND PRIN
                    -T(.\Listings\A7139.lst) TABS(2) OBJECT(.\output\A7139.obj)

line level    source

   1          #include "A7139.h"
   2          #include "clock.h"
   3          #include "led.h"
   4          
   5          void A7139_WriteReg(uint8_t regAddr, uint16_t regVal)
   6          {
   7   1          SCS_OUT(LOW);
   8   1          regAddr |= CMD_Reg_W;
   9   1          SPIx_WriteByte(regAddr);
  10   1          clock_delay_us(1);
  11   1          SPIx_WriteWord(regVal);
  12   1          SCS_OUT(HIGH);
  13   1      }
  14          
  15          uint16_t A7139_ReadReg(uint8_t regAddr)
  16          {
  17   1      //    uint16_t regVal;
  18   1          uint16_t regVal = 0;
  19   1          SCS_OUT(LOW);
  20   1          regAddr |= CMD_Reg_R;
  21   1          SPIx_WriteByte(regAddr);
  22   1          clock_delay_us(1);
  23   1          regVal=SPIx_ReadWord();
  24   1          SCS_OUT(HIGH);
  25   1          return regVal;
  26   1      }
  27          
  28          void A7139_WritePageA(uint8_t address, uint16_t dataWord)
  29          {
  30   1      //    uint16_t tmp;
  31   1          uint16_t tmp;
  32   1          tmp = address;
  33   1          tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
  34   1          A7139_WriteReg(CRYSTAL_REG, tmp);
  35   1          A7139_WriteReg(PAGEA_REG, dataWord);
  36   1      }
  37          
  38          void A7139_WritePageB(uint8_t address, uint16_t dataWord)
  39          {
  40   1      //    uint16_t tmp;
  41   1          uint16_t tmp;
  42   1          tmp = address;
  43   1          tmp = ((tmp << 7) | A7139Config[CRYSTAL_REG]);
  44   1          A7139_WriteReg(CRYSTAL_REG, tmp);
  45   1          A7139_WriteReg(PAGEB_REG, dataWord);
  46   1      }
  47          
  48          uint16_t A7139_ReadPageA(uint8_t address)
  49          {
  50   1      //    uint16_t tmp;
  51   1          uint16_t tmp;
  52   1          tmp = address;
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 2   

  53   1          tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
  54   1          A7139_WriteReg(CRYSTAL_REG, tmp);
  55   1          tmp = A7139_ReadReg(PAGEA_REG);
  56   1          return tmp;
  57   1      }
  58          
  59          void A7139_Config(void)
  60          {
  61   1      //  uint8_t i;
  62   1          uint8_t i;
  63   1        for(i=0; i<8; i++)
  64   1              A7139_WriteReg(i, A7139Config[i]);
  65   1        for(i=10; i<16; i++)
  66   1              A7139_WriteReg(i, A7139Config[i]);
  67   1           for(i=0; i<16; i++)
  68   1              A7139_WritePageA(i, A7139Config_PageA[i]);
  69   1        for(i=0; i<5; i++)
  70   1              A7139_WritePageB(i, A7139Config_PageB[i]);
  71   1      }
  72          
  73          uint8_t A7139_Cal(void)
  74          {
  75   1      //  uint8_t  fbcf;  //IF Filter
  76   1      //  uint8_t  vbcf;  //VCO Current
  77   1      //  uint8_t  vccf;  //VCO Band
  78   1      //  uint16_t tmp;
  79   1        uint8_t  fbcf;  //IF Filter
  80   1        uint8_t  vbcf;  //VCO Current
  81   1        uint8_t  vccf;  //VCO Band
  82   1        uint16_t tmp;
  83   1        
  84   1        tmp = A7139_ReadReg(TX2_PAGEB);      //read chip id 0x1221
  85   1      
  86   1         /******************************************************************************************************/
  87   1      //   A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0002);      //IF Filter Calibration     
  88   1      //     do{
  89   1      //    tmp = A7139_ReadReg(MODE_REG);
  90   1      //    //wxq add
  91   1      //    clock_delay_ms(100);
  92   1      //     }while(tmp & 0x0002);
  93   1      
  94   1      //     //for check(IF Filter)  
  95   1      //     tmp = A7139_ReadReg(CALIBRATION_REG); 
  96   1      //     fbcf = (tmp>>4) & 0x01;
  97   1      //     if(fbcf)
  98   1      //     {
  99   1      //       //wxq_test  1. IF filter fail
 100   1      //       close_led1;   //close led    
 101   1      //     }
 102   1      //     else
 103   1      //     {
 104   1      //       open_led1;   //open led
 105   1      //     }
 106   1      ////   return 0;//test
 107   1      //   /****************************************************************************************************/
 108   1      
 109   1      //  A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0004);       //VCO Bank Calibration       
 110   1      //  do{
 111   1      //    tmp = A7139_ReadReg(MODE_REG);
 112   1      //  }while(tmp & 0x0004);
 113   1      
 114   1      //   //for check(VCO Bank)
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 3   

 115   1      //  tmp = A7139_ReadReg(CALIBRATION_REG);
 116   1      //  vbcf = (tmp >>8) & 0x01;
 117   1      //  if(vbcf)
 118   1      //  {
 119   1      //    //wxq_test  2. VCO Bank fail
 120   1      //    close_led1;   //close led 
 121   1      //  }
 122   1      //  else
 123   1      //   {
 124   1      //     open_led1;   //open led 
 125   1      //   }
 126   1      ////   return 0;//test
 127   1      ///*******************************************************************************************************
             -**********************************/
 128   1      //  A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x2800);     //VCO Current Calibration    
 129   1      //  
 130   1      //     do{
 131   1      //    tmp = A7139_ReadReg(MODE_REG);
 132   1      //    //wxq add
 133   1      //    clock_delay_ms(100);
 134   1      //     }while(tmp & 0x0800);
 135   1      
 136   1      //  //for check(VCO Current)
 137   1      //     tmp = A7139_ReadPageA(VCB_PAGEA);
 138   1      //    vccf = (tmp>>4) & 0x01;
 139   1      //    if(vccf)
 140   1      //    {
 141   1      //      //wxq_test  3. VCO Current fail
 142   1      //      close_led1;   //close led 
 143   1      //    }
 144   1      //    else
 145   1      //    {
 146   1      //      open_led1;   //open led 
 147   1      //    }
 148   1      //    return 0;//test
 149   1      /*********************************************************************************************************
             -********************************/
 150   1          
 151   1          
 152   1          //IF calibration procedure @STB state
 153   1        A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0802);     //IF Filter & VCO Current Calibration
 154   1           do{
 155   2          tmp = A7139_ReadReg(MODE_REG);
 156   2           }while(tmp & 0x0802);
 157   1          //for check(IF Filter)
 158   1           tmp = A7139_ReadReg(CALIBRATION_REG);
 159   1           //fb = tmp & 0x0F;
 160   1           //fcd = (tmp>>11) & 0x1F;
 161   1           fbcf = (tmp>>4) & 0x01;
 162   1           if(fbcf)
 163   1           {
 164   2          return ERR_CAL;
 165   2           }
 166   1        //for check(VCO Current)
 167   1           tmp = A7139_ReadPageA(VCB_PAGEA);
 168   1        //vcb = tmp & 0x0F;
 169   1        vccf = (tmp>>4) & 0x01;
 170   1        if(vccf)
 171   1        {
 172   2              return ERR_CAL;
 173   2           }
 174   1          //RSSI Calibration procedure @STB state
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 4   

 175   1        A7139_WriteReg(ADC_REG, 0x4C00);                  //set ADC average=64
 176   1           A7139_WritePageA(WOR2_PAGEA, 0xF800);                //set RSSC_D=40us and RS_DLY=80us
 177   1        A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA] | 0xE000); //set RC_DLY=1.5ms
 178   1           A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x1000);      //RSSI Calibration
 179   1           do{
 180   2          tmp = A7139_ReadReg(MODE_REG);
 181   2           }while(tmp & 0x1000);
 182   1        A7139_WriteReg(ADC_REG, A7139Config[ADC_REG]);
 183   1           A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA]);
 184   1        A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA]);
 185   1          //VCO calibration procedure @STB state
 186   1        A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0004);   //VCO Band Calibration
 187   1        do{
 188   2          tmp = A7139_ReadReg(MODE_REG);
 189   2        }while(tmp & 0x0004);
 190   1          //for check(VCO Band)
 191   1        tmp = A7139_ReadReg(CALIBRATION_REG);
 192   1        //vb = (tmp >>5) & 0x07;
 193   1        vbcf = (tmp >>8) & 0x01;
 194   1        if(vbcf)
 195   1        {
 196   2          return ERR_CAL;
 197   2        }
 198   1        return 0;
 199   1      }
 200          
 201          void A7139_SetFreq(float rfFreq)
 202          {
 203   1      //   float  divFreq = rfFreq / 12.800f;  
 204   1      //   uint8_t  intFreq = (uint8_t)(divFreq); //integer part
 205   1      //   float  fltFreq = divFreq - intFreq * 1.000f; //fraction part
 206   1      //   uint16_t fpFreg  = (uint16_t)(fltFreq * 65536);  //FP register val
 207   1      //   uint16_t orgVal;
 208   1         float  divFreq = rfFreq / 12.800f;  
 209   1         uint8_t  intFreq = (uint8_t)(divFreq); //integer part
 210   1         float  fltFreq = divFreq - intFreq * 1.000f; //fraction part
 211   1         uint16_t fpFreg  = (uint16_t)(fltFreq * 65536);  //FP register val
 212   1         uint16_t orgVal;
 213   1         A7139_StrobeCmd(CMD_STBY); //enter stand-by mode
 214   1             //AFC[15:15] = 0
 215   1         orgVal = A7139Config[PLL3_REG] & 0x7FFF;
 216   1         A7139_WriteReg(PLL3_REG,orgVal);
 217   1            //RFC[15:12] = 0000
 218   1         orgVal = A7139Config[PLL6_REG] & 0x0FFF;
 219   1         A7139_WriteReg(PLL6_REG,orgVal);
 220   1          //MD1[12:12]=0,1
 221   1         if(rfFreq < 860) //433-510
 222   1          orgVal = A7139Config[PLL4_REG] & 0xEFFF;
 223   1         else  //868-915
 224   1          orgVal = A7139Config[PLL4_REG] | 0x1000;
 225   1         A7139_WriteReg(PLL4_REG,orgVal);
 226   1            //IP[8:0] = intg
 227   1         orgVal = A7139Config[PLL1_REG] & 0xFF00;
 228   1         A7139_WriteReg(PLL1_REG,orgVal|intFreq);
 229   1            //FP[15:0] =  fpFreg
 230   1         A7139_WriteReg(PLL2_REG,fpFreg); 
 231   1            //FPA[15:0] = 0x0000
 232   1         A7139_WritePageB(IF2_PAGEB,0x0000);  
 233   1      }
 234          
 235          uint8_t A7139_RCOSC_Cal(void)
 236          {
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 5   

 237   1      //    uint8_t  retry = 0xFF;
 238   1      //    uint16_t calbrtVal,t_retry=0xFFFF;
 239   1          uint8_t  retry = 0xFF;
 240   1          uint16_t calbrtVal,t_retry=0xFFFF;
 241   1              //RCOSC_E[4:4] = 1,enable internal RC Oscillator
 242   1          A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);
 243   1          do{
 244   2                //ENCAL[0:0] = 1,then start RC OSC Calbrt
 245   2            A7139_WritePageA(WCAL_PAGEA, A7139Config_PageA[WCAL_PAGEA] | 0x0001);
 246   2            do{
 247   3                calbrtVal = A7139_ReadPageA(WCAL_PAGEA) & 0x0001;
 248   3            }while(calbrtVal && t_retry--);
 249   2                //read NUMLH[9:1]
 250   2            calbrtVal = (A7139_ReadPageA(WCAL_PAGEA) & 0x03FF) >> 1;
 251   2            if(calbrtVal>186 && calbrtVal<198)
 252   2               return OK_RCOSC_CAL;
 253   2          }while(retry--);
 254   1          return ERR_RCOSC_CAL;
 255   1      }
 256          
 257          void A7139_StrobeCmd(uint8_t cmd)
 258          {
 259   1          SCS_OUT(LOW);
 260   1          SPIx_WriteByte(cmd);
 261   1          SCS_OUT(HIGH);
 262   1      }
 263          
 264          uint8_t A7139_Init(float rfFreq)
 265          {
 266   1      //  IO_Init();
 267   1        SCS_OUT(HIGH);
 268   1        SCK_OUT(LOW);
 269   1           A7139_StrobeCmd(CMD_RF_RST);   //reset A7139 chip
 270   1      //  clock_delay_ms(10);
 271   1        clock_delay_ms(10);
 272   1        A7139_Config();     //config A7139 chip
 273   1        clock_delay_ms(10);       //for crystal stabilized
 274   1        A7139_SetCID(0x3475C58C);  //set CID code
 275   1        clock_delay_ms(1);
 276   1        A7139_SetFreq(rfFreq);    //set Freq
 277   1        clock_delay_ms(10);
 278   1        return A7139_Cal();     //IF and VCO calibration
 279   1      }
 280          
 281          uint8_t A7139_SetCID(uint32_t id)
 282          {
 283   1        SCS_OUT(LOW);
 284   1        SPIx_WriteByte(CMD_CID_W);
 285   1        SPIx_WriteByte((uint8_t)(id>>24));
 286   1        SPIx_WriteByte((uint8_t)(id>>16));
 287   1        SPIx_WriteByte((uint8_t)(id>>8));
 288   1        SPIx_WriteByte((uint8_t)id);
 289   1        SCS_OUT(HIGH);
 290   1        return 0;
 291   1      }
 292          
 293          uint16_t A7139_ReadPID(void)
 294          {
 295   1      //  uint16_t pid;
 296   1      //  uint16_t pagAddr = TX2_PAGEB << 7;
 297   1        uint16_t pid;
 298   1        uint16_t pagAddr = TX2_PAGEB << 7;
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 6   

 299   1        pagAddr|=A7139Config[CRYSTAL_REG] & 0xF7CF;
 300   1        A7139_WriteReg(CRYSTAL_REG, pagAddr);
 301   1        pid = A7139_ReadReg(PAGEB_REG);
 302   1        return pid;
 303   1      }
 304          
 305          uint8_t A7139_SetDataRate(uint8_t datRate)
 306          {
 307   1          //enter stand by mode
 308   1        A7139_StrobeCmd(CMD_STBY);
 309   1        clock_delay_ms(20);
 310   1            //set xs[0:0] = 0 to disable XTAL
 311   1        A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] & 0xFFFE );
 312   1        switch(datRate)
 313   1        {
 314   2          case 2:
 315   2          { 
 316   3                //CSC[2:0]=[001],Fcsck=3.2MHz
 317   3                //IFBW[3:2]=[01],100kHz
 318   3                //SDR[15:9]=0x18,DCK=2Kps,Fdev = 7.8125kHz
 319   3            A7139_WriteReg(SYSTEMCLOCK_REG,0x6621); 
 320   3            A7139_WriteReg(RX1_REG,0x18D4); 
 321   3            A7139_WritePageA(TX1_PAGEA,0xF505);
 322   3          }
 323   2          break;
 324   2          case 10:
 325   2          {
 326   3                //CSC[2:0]=[001],Fcsck=6.4MHz
 327   3                //IFBW[3:2]=[01],100kHz
 328   3                //SDR[15:9]=0x04,DCK=10Kps,Fdev = 37.5kHz
 329   3            A7139_WriteReg(SYSTEMCLOCK_REG,0x01221);          
 330   3            A7139_WriteReg(RX1_REG,0x18D4);
 331   3            A7139_WritePageA(TX1_PAGEA,0xF706);
 332   3          }
 333   2          break;
 334   2          case 50:
 335   2          {
 336   3                //CSC[2:0]=[011],Fcsck=3.2MHz
 337   3                //IFBW[3:2]=[00],50Kps 
 338   3                //SDR[15:9]=0x00,DCK=50kHz,Fdev = 18.75kHz
 339   3            A7139_WriteReg(SYSTEMCLOCK_REG,0x0023);
 340   3            A7139_WriteReg(RX1_REG,0x18D0);
 341   3            A7139_WritePageA(TX1_PAGEA,0xF606);
 342   3          }
 343   2          break;
 344   2          case 100:                       
 345   2          {
 346   3                //CSC[2:0]=[001] ,Fcsck=6.4MHz
 347   3                //IFBW[3:2]=[01],100kHz
 348   3                //SDR[15:9]=0x00,DCK=100Kps
 349   3            A7139_WriteReg(SYSTEMCLOCK_REG,0x0021);
 350   3            A7139_WriteReg(RX1_REG,0x18D4);
 351   3            A7139_WritePageA(TX1_PAGEA,0xF706);
 352   3          }
 353   2          break;
 354   2          case 150:
 355   2          {
 356   3            //Cause LO is 12.8MHz
 357   3            //must use Pll clk gen,complement in detail later
 358   3            //also can be implemented by the users themselves
 359   3            //IFBW=[10] <=> 150kHz
 360   3            //DCK=150K
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 7   

 361   3            //CSC=000,fcsck=9.6MHz
 362   3            //SDR=0x00
 363   3            //DMOS=1,IFBW=150KHz
 364   3          }
 365   2          break;
 366   2          default:
 367   2                  // set xs[0:0] = 1 to open XTAL
 368   2            A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 369   2            clock_delay_ms(20);
 370   2            return ERR_PARAM;
 371   2        }
 372   1                // set xs[0:0] = 1 to enable XTAL
 373   1        A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 374   1        clock_delay_ms(20);
 375   1        return 0;
 376   1      }
 377          
 378          uint8_t A7139_SetPackLen(uint8_t len)
 379          {
 380   1      //  uint16_t pagVal;
 381   1          uint16_t idata pagVal;
 382   1        A7139_StrobeCmd(CMD_STBY);
 383   1            //FEP[7:0]
 384   1        pagVal = A7139Config_PageA[FIFO_PAGEA] & 0xFF00;
 385   1        A7139_WritePageA(FIFO_PAGEA,pagVal|(len-1));
 386   1            //FEP[13:8]
 387   1        pagVal = A7139Config_PageA[VCB_PAGEA] & 0xC0FF;
 388   1        A7139_WritePageA(VCB_PAGEA,pagVal);
 389   1        return 0;     
 390   1      }
 391          
 392          uint8_t A7139_SetCIDLen(uint8_t len)
 393          {
 394   1        switch(len)
 395   1        {
 396   2          case 2:
 397   2            {
 398   3              A7139_WritePageA(CODE_PAGEA,A7139Config[CODE_PAGEA] & 0xBFFB);
 399   3            }
 400   2            break;
 401   2          case 4:
 402   2            {
 403   3              A7139_WritePageA(CODE_PAGEA,A7139Config[CODE_PAGEA] & 0xBFFB);
 404   3              A7139_WritePageA(CODE_PAGEA,A7139Config[CODE_PAGEA] | 0x0004);
 405   3            }
 406   2            break;
 407   2          default :
 408   2          return ERR_PARAM;
 409   2        }
 410   1        return 0;
 411   1      }
 412          
 413          void A7139_WriteFIFO(uint8_t *buf,uint8_t bufSize)
 414          {
 415   1        A7139_StrobeCmd(CMD_TFR); 
 416   1        clock_delay_ms(1);
 417   1        SCS_OUT(LOW);
 418   1        SPIx_WriteByte(CMD_FIFO_W);
 419   1        while(bufSize--)
 420   1          SPIx_WriteByte(*buf++);
 421   1        SCS_OUT(HIGH);  
 422   1      }
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 8   

 423          
 424          void A7139_ReadFIFO(uint8_t *buf,uint8_t bufSize)
 425          {
 426   1        A7139_StrobeCmd(CMD_RFR);
 427   1        clock_delay_ms(1);
 428   1        SCS_OUT(LOW);
 429   1        SPIx_WriteByte(CMD_FIFO_R);
 430   1        while(bufSize--)
 431   1          *buf++ = SPIx_ReadByte(); 
 432   1        SCS_OUT(HIGH);               
 433   1      }
 434          
 435          uint8_t A7139_IsBatteryLow(uint8_t low2_x)
 436          {
 437   1      //  uint16_t pagVal;
 438   1          uint16_t pagVal;
 439   1        if(low2_x<0x02 || low2_x>0x07)
 440   1          return ERR_PARAM;
 441   1        A7139_StrobeCmd(CMD_STBY);
 442   1            //BVT[3:1] BDS[0:0]
 443   1        pagVal= A7139Config[PM_PAGEA] & 0xFFF0;
 444   1        A7139_WritePageA(PM_PAGEA,pagVal | (low2_x << 1) | 0x01);
 445   1        clock_delay_us(10); //delay 5us at least 
 446   1            //read VBD[7:7]
 447   1        return !((A7139_ReadPageA(WOR1_PAGEA) & 0x0080) >> 7);
 448   1      }
 449          uint8_t A7139_GetRSSI()
 450          { 
 451   1      //  uint8_t  rssi;
 452   1      //  uint16_t t_retry = 0xFFFF;
 453   1        uint8_t  rssi;
 454   1        uint16_t t_retry = 0xFFFF;
 455   1          //entry RX mode
 456   1        A7139_StrobeCmd(CMD_RX);  
 457   1            //CDM[8:8] = 0
 458   1        A7139_WriteReg(ADC_REG,A7139Config[ADC_REG] & 0xFEFF);
 459   1            //ADCM[0:0] = 1
 460   1        A7139_WriteReg(MODE_REG,A7139_ReadReg(MODE_REG) | 0x0001);
 461   1        do
 462   1        {
 463   2          rssi = A7139_ReadReg(MODE_REG) & 0x0001; //ADCM auto clear when measurement done
 464   2            
 465   2        }while(t_retry-- && rssi);
 466   1        if(t_retry>0)
 467   1          rssi=(A7139_ReadReg(ADC_REG) & 0x00FF);  //ADC[7:0] is the value of RSSI
 468   1        else
 469   1          rssi = ERR_GET_RSSI;
 470   1        A7139_StrobeCmd(CMD_STBY);
 471   1        return rssi;    
 472   1      }
 473          
 474          uint8_t A7139_WOT(void)
 475          {
 476   1        if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 477   1          return ERR_RCOSC_CAL;
 478   1        A7139_StrobeCmd(CMD_STBY);
 479   1          //GIO1=FSYNC, GIO2=WTR  
 480   1        A7139_WritePageA(GIO_PAGEA, 0x0045);
 481   1          //setup WOT Sleep time
 482   1        A7139_WritePageA(WOR1_PAGEA, 0x027f);
 483   1          //WMODE=1 select WOT function
 484   1        A7139_WriteReg(PIN_REG, A7139Config[PIN_REG] | 0x0400);
C51 COMPILER V9.54   A7139                                                                 03/24/2017 11:31:15 PAGE 9   

 485   1          //WORE=1 to enable WOT function   
 486   1        A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 487   1        //while(1); //注意此处为死循环，代码只为演示之用，用户必须按业务实际逻辑进行需改
 488   1        return 0;
 489   1      }
 490          uint8_t A7139_WOR_BySync(void)
 491          {
 492   1        A7139_StrobeCmd(CMD_STBY);
 493   1            //GIO1=FSYNC, GIO2=WTR  
 494   1        A7139_WritePageA(GIO_PAGEA, 0x0045);
 495   1            //setup WOR Sleep time and Rx time
 496   1        A7139_WritePageA(WOR1_PAGEA, 0xFC05);
 497   1        if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 498   1          return ERR_RCOSC_CAL;
 499   1            //enable RC OSC & WOR by sync
 500   1        A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);
 501   1            //WORE=1 to enable WOR function
 502   1        A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 503   1        
 504   1        //while(GIO1==0);   //Stay in WOR mode until receiving preamble(preamble ok)
 505   1        return 0;
 506   1      }
 507          uint8_t A7139_WOR_ByPreamble(void)
 508          {
 509   1        A7139_StrobeCmd(CMD_STBY);
 510   1        A7139_WritePageA(GIO_PAGEA, 0x004D);  //GIO1=PMDO, GIO2=WTR
 511   1      
 512   1        //Real WOR Active Period = (WOR_AC[5:0]+1) x 244us,XTAL and Regulator Settling Time
 513   1        //Note : Be aware that Xtal settling time requirement includes initial tolerance, 
 514   1        //       temperature drift, aging and crystal loading.
 515   1        A7139_WritePageA(WOR1_PAGEA, 0xFC05); //setup WOR Sleep time and Rx time
 516   1              //RC Oscillator Calibration
 517   1        if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 518   1          return ERR_RCOSC_CAL;
 519   1        A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0030); //enable RC OSC & WOR by preamble
 520   1        
 521   1        A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);       //WORE=1 to enable WOR function
 522   1        
 523   1        //while(GIO1==0);   //Stay in WOR mode until receiving preamble(preamble ok)
 524   1        return 0;
 525   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   2076    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----      51
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----       2
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
