static void F_1 ( T_1 V_1 , T_2 V_2 , T_2 V_3 )\r\n{\r\nasm volatile(\r\n"str%?h %1, [%2] @ NET_RAP\n\t"\r\n"str%?h %0, [%2, #-4] @ NET_RDP"\r\n:\r\n: "r" (val), "r" (reg), "r" (ISAIO_BASE + 0x0464));\r\n}\r\nstatic inline unsigned short F_2 ( T_1 V_4 , T_2 V_2 )\r\n{\r\nunsigned short V_5 ;\r\nasm volatile(\r\n"str%?h %1, [%2] @ NET_RAP\n\t"\r\n"ldr%?h %0, [%2, #-4] @ NET_RDP"\r\n: "=r" (v)\r\n: "r" (reg), "r" (ISAIO_BASE + 0x0464));\r\nreturn V_5 ;\r\n}\r\nstatic inline void F_3 ( T_1 V_1 , T_2 V_2 , T_2 V_3 )\r\n{\r\nasm volatile(\r\n"str%?h %1, [%2] @ NET_RAP\n\t"\r\n"str%?h %0, [%2, #8] @ NET_IDP"\r\n:\r\n: "r" (val), "r" (reg), "r" (ISAIO_BASE + 0x0464));\r\n}\r\nstatic inline unsigned short F_4 ( T_1 V_4 , T_2 V_2 )\r\n{\r\nT_3 V_5 ;\r\nasm volatile(\r\n"str%?h %1, [%2] @ NAT_RAP\n\t"\r\n"ldr%?h %0, [%2, #8] @ NET_IDP\n\t"\r\n: "=r" (v)\r\n: "r" (reg), "r" (ISAIO_BASE + 0x0464));\r\nreturn V_5 ;\r\n}\r\nstatic void\r\nF_5 ( struct V_6 * V_7 , T_2 V_8 , unsigned char * V_9 , unsigned int V_10 )\r\n{\r\nV_8 = V_11 + ( V_8 << 1 ) ;\r\nV_10 = ( V_10 + 1 ) & ~ 1 ;\r\nif ( ( int ) V_9 & 2 ) {\r\nasm volatile("str%?h %2, [%0], #4"\r\n: "=&r" (offset) : "0" (offset), "r" (buf[0] | (buf[1] << 8)));\r\nV_9 += 2 ;\r\nV_10 -= 2 ;\r\n}\r\nwhile ( V_10 > 8 ) {\r\nregister unsigned int T_4 V_12 ( L_1 ) , V_13 V_12 ( L_2 ) ;\r\nasm volatile(\r\n"ldm%?ia %0!, {%1, %2}"\r\n: "+r" (buf), "=&r" (tmp), "=&r" (tmp2));\r\nV_10 -= 8 ;\r\nasm volatile(\r\n"str%?h %1, [%0], #4\n\t"\r\n"mov%? %1, %1, lsr #16\n\t"\r\n"str%?h %1, [%0], #4\n\t"\r\n"str%?h %2, [%0], #4\n\t"\r\n"mov%? %2, %2, lsr #16\n\t"\r\n"str%?h %2, [%0], #4"\r\n: "+r" (offset), "=&r" (tmp), "=&r" (tmp2));\r\n}\r\nwhile ( V_10 > 0 ) {\r\nasm volatile("str%?h %2, [%0], #4"\r\n: "=&r" (offset) : "0" (offset), "r" (buf[0] | (buf[1] << 8)));\r\nV_9 += 2 ;\r\nV_10 -= 2 ;\r\n}\r\n}\r\nstatic void\r\nF_6 ( struct V_6 * V_7 , T_2 V_8 , unsigned char * V_9 , unsigned int V_10 )\r\n{\r\nV_8 = V_11 + ( V_8 << 1 ) ;\r\nV_10 = ( V_10 + 1 ) & ~ 1 ;\r\nif ( ( int ) V_9 & 2 ) {\r\nunsigned int T_4 ;\r\nasm volatile(\r\n"ldr%?h %2, [%0], #4\n\t"\r\n"str%?b %2, [%1], #1\n\t"\r\n"mov%? %2, %2, lsr #8\n\t"\r\n"str%?b %2, [%1], #1"\r\n: "=&r" (offset), "=&r" (buf), "=r" (tmp): "0" (offset), "1" (buf));\r\nV_10 -= 2 ;\r\n}\r\nwhile ( V_10 > 8 ) {\r\nregister unsigned int T_4 V_12 ( L_1 ) , V_13 V_12 ( L_2 ) , V_14 ;\r\nasm volatile(\r\n"ldr%?h %2, [%0], #4\n\t"\r\n"ldr%?h %4, [%0], #4\n\t"\r\n"ldr%?h %3, [%0], #4\n\t"\r\n"orr%? %2, %2, %4, lsl #16\n\t"\r\n"ldr%?h %4, [%0], #4\n\t"\r\n"orr%? %3, %3, %4, lsl #16\n\t"\r\n"stm%?ia %1!, {%2, %3}"\r\n: "=&r" (offset), "=&r" (buf), "=r" (tmp), "=r" (tmp2), "=r" (tmp3)\r\n: "0" (offset), "1" (buf));\r\nV_10 -= 8 ;\r\n}\r\nwhile ( V_10 > 0 ) {\r\nunsigned int T_4 ;\r\nasm volatile(\r\n"ldr%?h %2, [%0], #4\n\t"\r\n"str%?b %2, [%1], #1\n\t"\r\n"mov%? %2, %2, lsr #8\n\t"\r\n"str%?b %2, [%1], #1"\r\n: "=&r" (offset), "=&r" (buf), "=r" (tmp) : "0" (offset), "1" (buf));\r\nV_10 -= 2 ;\r\n}\r\n}\r\nstatic int\r\nF_7 ( struct V_6 * V_7 , unsigned int V_3 )\r\n{\r\nunsigned char * V_15 = F_8 ( 65536 , V_16 ) ;\r\nint V_17 , error = 0 , V_18 = 0 ;\r\nif ( ! V_15 )\r\nreturn 0 ;\r\nmemset ( V_15 , V_3 , 65536 ) ;\r\nF_5 ( V_7 , 0 , V_15 , 65536 ) ;\r\nmemset ( V_15 , V_3 ^ 255 , 65536 ) ;\r\nF_6 ( V_7 , 0 , V_15 , 65536 ) ;\r\nfor ( V_17 = 0 ; V_17 < 65536 ; V_17 ++ ) {\r\nif ( V_15 [ V_17 ] != V_3 && ! error ) {\r\nF_9 ( L_3 , V_7 -> V_19 , V_3 , V_15 [ V_17 ] , V_17 ) ;\r\nerror = 1 ;\r\nV_18 ++ ;\r\n} else if ( error && V_15 [ V_17 ] == V_3 ) {\r\nF_9 ( L_4 , V_17 ) ;\r\nerror = 0 ;\r\n}\r\n}\r\nif ( error )\r\nF_9 ( L_5 ) ;\r\nF_10 ( V_15 ) ;\r\nreturn V_18 ;\r\n}\r\nstatic void F_11 ( char * V_20 , T_5 * V_21 )\r\n{\r\nint V_22 , V_23 ;\r\nT_6 V_24 ;\r\nV_24 = F_12 ( V_25 , V_20 ) ;\r\nV_22 = V_24 >> 30 ;\r\nV_23 = ( V_24 >> 26 ) & 15 ;\r\nV_21 [ V_22 ] |= 1 << V_23 ;\r\n}\r\nstatic unsigned int F_13 ( struct V_6 * V_7 , T_5 * V_21 )\r\n{\r\nunsigned int V_26 = V_27 ;\r\nif ( V_7 -> V_28 & V_29 ) {\r\nV_26 |= V_30 ;\r\nmemset ( V_21 , 0xff , 4 * sizeof( * V_21 ) ) ;\r\n} else if ( V_7 -> V_28 & V_31 ) {\r\nmemset ( V_21 , 0xff , 4 * sizeof( * V_21 ) ) ;\r\n} else {\r\nstruct V_32 * V_33 ;\r\nmemset ( V_21 , 0 , 4 * sizeof( * V_21 ) ) ;\r\nF_14 (ha, dev)\r\nF_11 ( V_33 -> V_20 , V_21 ) ;\r\n}\r\nreturn V_26 ;\r\n}\r\nstatic void\r\nF_15 ( struct V_6 * V_7 )\r\n{\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nunsigned long V_28 ;\r\nunsigned char * V_36 ;\r\nT_2 V_37 , V_38 ;\r\nT_5 V_39 [ 4 ] , V_26 = F_13 ( V_7 , V_39 ) ;\r\nint V_17 ;\r\nF_17 ( & V_35 -> V_40 , V_28 ) ;\r\nF_1 ( V_7 -> V_4 , V_41 , V_42 | V_43 | V_44 | V_45 | V_46 | V_47 | V_48 ) ;\r\nF_18 ( & V_35 -> V_40 , V_28 ) ;\r\nF_3 ( V_7 -> V_4 , 5 , 0x00a0 ) ;\r\nF_3 ( V_7 -> V_4 , 6 , 0x0081 ) ;\r\nF_3 ( V_7 -> V_4 , 7 , 0x0090 ) ;\r\nF_3 ( V_7 -> V_4 , 2 , 0x0000 ) ;\r\nfor ( V_17 = V_49 ; V_17 <= V_50 ; V_17 ++ )\r\nF_1 ( V_7 -> V_4 , V_17 , V_39 [ V_17 - V_49 ] ) ;\r\nfor ( V_17 = V_51 , V_36 = V_7 -> V_52 ; V_17 <= V_53 ; V_17 ++ , V_36 += 2 )\r\nF_1 ( V_7 -> V_4 , V_17 , V_36 [ 0 ] | ( V_36 [ 1 ] << 8 ) ) ;\r\nF_1 ( V_7 -> V_4 , V_54 , V_26 ) ;\r\nF_1 ( V_7 -> V_4 , V_55 , 0 ) ;\r\nF_1 ( V_7 -> V_4 , V_56 , - V_57 ) ;\r\nF_1 ( V_7 -> V_4 , V_58 , - V_59 ) ;\r\nV_38 = V_57 * 8 + V_59 * 8 + 16 ;\r\nV_37 = 0 ;\r\nV_35 -> V_60 = 0 ;\r\nV_35 -> V_61 = 0 ;\r\nV_35 -> V_62 = V_37 ;\r\nfor ( V_17 = 0 ; V_17 < V_57 ; V_17 ++ ) {\r\nV_35 -> V_63 [ V_17 ] = V_38 ;\r\nF_19 ( V_7 , V_37 , V_38 ) ;\r\nF_19 ( V_7 , V_37 + 2 , V_64 ) ;\r\nF_19 ( V_7 , V_37 + 4 , ( - 1600 ) ) ;\r\nF_19 ( V_7 , V_37 + 6 , 0 ) ;\r\nV_38 += 1600 ;\r\nV_37 += 8 ;\r\n}\r\nV_35 -> V_65 = 0 ;\r\nV_35 -> V_66 = 0 ;\r\nV_35 -> V_67 = V_37 ;\r\nfor ( V_17 = 0 ; V_17 < V_59 ; V_17 ++ ) {\r\nV_35 -> V_68 [ V_17 ] = V_38 ;\r\nF_19 ( V_7 , V_37 , V_38 ) ;\r\nF_19 ( V_7 , V_37 + 2 , V_69 | V_70 ) ;\r\nF_19 ( V_7 , V_37 + 4 , 0xf000 ) ;\r\nF_19 ( V_7 , V_37 + 6 , 0 ) ;\r\nV_38 += 1600 ;\r\nV_37 += 8 ;\r\n}\r\nF_1 ( V_7 -> V_4 , V_71 , V_35 -> V_62 ) ;\r\nF_1 ( V_7 -> V_4 , V_72 , 0 ) ;\r\nF_1 ( V_7 -> V_4 , V_73 , V_35 -> V_67 ) ;\r\nF_1 ( V_7 -> V_4 , V_72 , 0 ) ;\r\nF_1 ( V_7 -> V_4 , V_41 , V_48 ) ;\r\nF_1 ( V_7 -> V_4 , V_74 , V_75 | V_76 | V_77 ) ;\r\nF_1 ( V_7 -> V_4 , V_78 , V_79 | V_80 | V_81 | V_82 | V_83 ) ;\r\nF_1 ( V_7 -> V_4 , V_41 , V_84 | V_85 ) ;\r\n}\r\nstatic void F_20 ( unsigned long V_86 )\r\n{\r\nstruct V_6 * V_7 = (struct V_6 * ) V_86 ;\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nunsigned int V_87 , V_88 ;\r\nunsigned long V_28 ;\r\nF_17 ( & V_35 -> V_40 , V_28 ) ;\r\nV_87 = F_4 ( V_7 -> V_4 , V_89 ) & V_90 ;\r\nF_18 ( & V_35 -> V_40 , V_28 ) ;\r\nV_88 = F_21 ( V_7 ) ;\r\nif ( V_87 && ! V_88 ) {\r\nF_22 ( V_7 ) ;\r\nF_9 ( L_6 , V_7 -> V_19 ) ;\r\n} else if ( ! V_87 && V_88 ) {\r\nF_23 ( V_7 ) ;\r\nF_9 ( L_7 , V_7 -> V_19 ) ;\r\n}\r\nF_24 ( & V_35 -> V_91 , V_92 + F_25 ( 500 ) ) ;\r\n}\r\nstatic int\r\nF_26 ( struct V_6 * V_7 )\r\n{\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nint V_93 ;\r\nV_93 = F_27 ( V_7 -> V_94 , V_95 , 0 , V_7 -> V_19 , V_7 ) ;\r\nif ( V_93 )\r\nreturn V_93 ;\r\nF_15 ( V_7 ) ;\r\nF_23 ( V_7 ) ;\r\nV_35 -> V_91 . V_96 = V_92 ;\r\nF_28 ( & V_35 -> V_91 ) ;\r\nF_29 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_30 ( struct V_6 * V_7 )\r\n{\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nunsigned long V_28 ;\r\nF_31 ( & V_35 -> V_91 ) ;\r\nF_32 ( V_7 ) ;\r\nF_23 ( V_7 ) ;\r\nF_17 ( & V_35 -> V_40 , V_28 ) ;\r\nF_1 ( V_7 -> V_4 , V_41 , V_48 ) ;\r\nF_1 ( V_7 -> V_4 , V_74 , V_97 ) ;\r\nF_18 ( & V_35 -> V_40 , V_28 ) ;\r\nF_33 ( V_7 -> V_94 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_34 ( struct V_6 * V_7 )\r\n{\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nunsigned long V_28 ;\r\nT_5 V_39 [ 4 ] , V_26 = F_13 ( V_7 , V_39 ) ;\r\nint V_17 , V_98 ;\r\nF_17 ( & V_35 -> V_40 , V_28 ) ;\r\nV_98 = F_2 ( V_7 -> V_4 , V_41 ) & V_48 ;\r\nif ( ! V_98 ) {\r\nF_1 ( V_7 -> V_4 , V_99 , V_100 ) ;\r\nwhile ( ( F_2 ( V_7 -> V_4 , V_99 ) & V_100 ) == 0 ) {\r\nF_18 ( & V_35 -> V_40 , V_28 ) ;\r\nF_35 () ;\r\nF_17 ( & V_35 -> V_40 , V_28 ) ;\r\n}\r\n}\r\nfor ( V_17 = 0 ; V_17 < F_36 ( V_39 ) ; V_17 ++ )\r\nF_1 ( V_7 -> V_4 , V_17 + V_49 , V_39 [ V_17 ] ) ;\r\nF_1 ( V_7 -> V_4 , V_54 , V_26 ) ;\r\nif ( ! V_98 ) {\r\nF_1 ( V_7 -> V_4 , V_99 , 0 ) ;\r\n}\r\nF_18 ( & V_35 -> V_40 , V_28 ) ;\r\n}\r\nstatic void F_37 ( struct V_6 * V_7 )\r\n{\r\nF_9 ( V_101 L_8 ,\r\nV_7 -> V_19 ) ;\r\nF_38 ( V_7 ) ;\r\n}\r\nstatic int\r\nF_39 ( struct V_102 * V_103 , struct V_6 * V_7 )\r\n{\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nunsigned int V_104 , V_105 ;\r\nunsigned int V_106 ;\r\nunsigned long V_28 ;\r\nV_106 = V_35 -> V_65 ;\r\nV_104 = V_35 -> V_67 + ( V_106 << 3 ) ;\r\nV_105 = V_35 -> V_68 [ V_106 ] ;\r\nV_106 += 1 ;\r\nif ( V_106 >= V_59 )\r\nV_106 = 0 ;\r\nF_5 ( V_7 , V_105 , V_103 -> V_86 , V_103 -> V_107 ) ;\r\nF_19 ( V_7 , V_104 + 4 , - V_103 -> V_107 ) ;\r\nF_19 ( V_7 , V_104 + 2 , V_108 | V_69 | V_70 ) ;\r\nV_35 -> V_65 = V_106 ;\r\nF_17 ( & V_35 -> V_40 , V_28 ) ;\r\nF_1 ( V_7 -> V_4 , V_41 , V_109 | V_84 ) ;\r\nF_18 ( & V_35 -> V_40 , V_28 ) ;\r\nif ( F_40 ( V_7 , V_35 -> V_67 + ( V_35 -> V_65 << 3 ) + 2 ) & V_108 )\r\nF_32 ( V_7 ) ;\r\nF_41 ( V_103 ) ;\r\nreturn V_110 ;\r\n}\r\nstatic void\r\nF_42 ( struct V_6 * V_7 , struct V_34 * V_35 )\r\n{\r\ndo {\r\nstruct V_102 * V_103 ;\r\nT_2 V_104 ;\r\nT_2 V_111 ;\r\nT_2 V_112 ;\r\nint V_107 ;\r\nV_104 = V_35 -> V_62 + ( V_35 -> V_61 << 3 ) ;\r\nV_111 = V_35 -> V_63 [ V_35 -> V_61 ] ;\r\nV_112 = F_40 ( V_7 , V_104 + 2 ) ;\r\nif ( V_112 & V_64 )\r\nbreak;\r\nV_35 -> V_61 ++ ;\r\nif ( V_35 -> V_61 >= V_57 )\r\nV_35 -> V_61 = 0 ;\r\nif ( ( V_112 & ( V_113 | V_114 | V_115 ) ) != ( V_114 | V_115 ) ) {\r\nF_19 ( V_7 , V_104 + 2 , V_64 ) ;\r\nV_7 -> V_116 . V_117 ++ ;\r\nif ( V_112 & V_113 ) {\r\nif ( V_112 & V_118 )\r\nV_7 -> V_116 . V_119 ++ ;\r\nif ( V_112 & V_120 )\r\nV_7 -> V_116 . V_121 ++ ;\r\n} else if ( V_112 & V_114 )\r\nV_7 -> V_116 . V_122 ++ ;\r\ncontinue;\r\n}\r\nV_107 = F_40 ( V_7 , V_104 + 6 ) ;\r\nV_103 = F_43 ( V_7 , V_107 + 2 ) ;\r\nif ( V_103 ) {\r\nF_44 ( V_103 , 2 ) ;\r\nF_6 ( V_7 , V_111 , F_45 ( V_103 , V_107 ) , V_107 ) ;\r\nF_19 ( V_7 , V_104 + 2 , V_64 ) ;\r\nV_103 -> V_123 = F_46 ( V_103 , V_7 ) ;\r\nF_47 ( V_103 ) ;\r\nV_7 -> V_116 . V_124 += V_107 ;\r\nV_7 -> V_116 . V_125 ++ ;\r\n} else {\r\nF_19 ( V_7 , V_104 + 2 , V_64 ) ;\r\nF_9 ( V_101 L_9 , V_7 -> V_19 ) ;\r\nV_7 -> V_116 . V_126 ++ ;\r\nbreak;\r\n}\r\n} while ( 1 );\r\n}\r\nstatic void\r\nF_48 ( struct V_6 * V_7 , struct V_34 * V_35 )\r\n{\r\ndo {\r\nshort V_107 ;\r\nT_2 V_104 ;\r\nT_2 V_112 ;\r\nV_104 = V_35 -> V_67 + ( V_35 -> V_66 << 3 ) ;\r\nV_112 = F_40 ( V_7 , V_104 + 2 ) ;\r\nif ( V_112 & V_108 )\r\nbreak;\r\nV_35 -> V_66 ++ ;\r\nif ( V_35 -> V_66 >= V_59 )\r\nV_35 -> V_66 = 0 ;\r\nif ( V_112 & V_127 ) {\r\nT_2 V_128 ;\r\nV_7 -> V_116 . V_129 ++ ;\r\nV_128 = F_40 ( V_7 , V_104 + 6 ) ;\r\nF_19 ( V_7 , V_104 + 6 , 0 ) ;\r\nif ( V_128 & V_130 )\r\nV_7 -> V_116 . V_131 += 16 ;\r\nif ( V_128 & V_132 )\r\nV_7 -> V_116 . V_133 ++ ;\r\nif ( V_128 & V_134 )\r\nV_7 -> V_116 . V_135 ++ ;\r\nif ( V_128 & V_136 )\r\nV_7 -> V_116 . V_137 ++ ;\r\ncontinue;\r\n}\r\nV_7 -> V_116 . V_138 ++ ;\r\nV_107 = F_40 ( V_7 , V_104 + 4 ) ;\r\nV_7 -> V_116 . V_139 += - V_107 ;\r\n} while ( V_35 -> V_66 != V_35 -> V_65 );\r\nF_38 ( V_7 ) ;\r\n}\r\nstatic T_7\r\nV_95 ( int V_94 , void * V_140 )\r\n{\r\nstruct V_6 * V_7 = (struct V_6 * ) V_140 ;\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nT_2 V_112 , V_141 = 100 ;\r\nint V_142 = 0 ;\r\ndo {\r\nV_112 = F_2 ( V_7 -> V_4 , V_41 ) ;\r\nF_1 ( V_7 -> V_4 , V_41 , V_112 &\r\n( V_84 | V_46 | V_47 |\r\nV_45 | V_44 | V_43 | V_42 ) ) ;\r\nif ( V_112 & V_47 ) {\r\nV_142 = 1 ;\r\nF_42 ( V_7 , V_35 ) ;\r\n}\r\nif ( V_112 & V_46 ) {\r\nV_142 = 1 ;\r\nF_48 ( V_7 , V_35 ) ;\r\n}\r\nif ( V_112 & V_44 ) {\r\nV_142 = 1 ;\r\nV_7 -> V_116 . V_126 ++ ;\r\n}\r\nif ( V_112 & V_43 ) {\r\nV_142 = 1 ;\r\nF_24 ( & V_35 -> V_91 , V_92 ) ;\r\n}\r\n} while ( -- V_141 && V_112 & ( V_47 | V_46 ) );\r\nreturn F_49 ( V_142 ) ;\r\n}\r\nstatic void F_50 ( struct V_6 * V_7 )\r\n{\r\nunsigned long V_28 ;\r\nF_51 ( V_28 ) ;\r\nV_95 ( V_7 -> V_94 , V_7 ) ;\r\nF_52 ( V_28 ) ;\r\n}\r\nstatic int\r\nF_53 ( struct V_6 * V_7 )\r\n{\r\nstruct V_34 * V_35 = F_16 ( V_7 ) ;\r\nF_54 ( & V_35 -> V_40 ) ;\r\nF_1 ( V_7 -> V_4 , V_41 , V_48 ) ;\r\nF_1 ( V_7 -> V_4 , V_74 , V_97 ) ;\r\nF_55 ( & V_35 -> V_40 ) ;\r\nF_7 ( V_7 , 0x66 ) ;\r\nF_7 ( V_7 , 0x99 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_8 F_56 ( void )\r\n{\r\nstatic unsigned V_143 ;\r\nif ( V_144 && V_143 ++ == 0 )\r\nF_9 ( V_145 L_10 , V_146 ) ;\r\n}\r\nstatic int F_57 ( struct V_147 * V_148 )\r\n{\r\nstruct V_149 * V_150 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_34 * V_35 ;\r\nint V_17 , V_93 ;\r\nV_150 = F_58 ( V_148 , V_151 , 0 ) ;\r\nif ( ! V_150 )\r\nreturn - V_152 ;\r\nV_7 = F_59 ( sizeof( struct V_34 ) ) ;\r\nV_93 = - V_153 ;\r\nif ( ! V_7 )\r\ngoto V_154;\r\nF_60 ( V_7 , & V_148 -> V_7 ) ;\r\nV_35 = F_16 ( V_7 ) ;\r\nV_7 -> V_4 = V_150 -> V_155 ;\r\nV_93 = F_61 ( V_148 , 0 ) ;\r\nif ( V_93 < 0 ) {\r\nV_93 = - V_152 ;\r\ngoto V_156;\r\n}\r\nV_7 -> V_94 = V_93 ;\r\nV_93 = - V_152 ;\r\nif ( ! F_62 ( V_7 -> V_4 , 0x18 , V_7 -> V_19 ) )\r\ngoto V_156;\r\nF_63 ( V_7 -> V_4 + V_157 ) ;\r\nF_64 ( 5 ) ;\r\nif ( F_63 ( V_7 -> V_4 ) != 0x08 ||\r\nF_63 ( V_7 -> V_4 + 2 ) != 0x00 ||\r\nF_63 ( V_7 -> V_4 + 4 ) != 0x2b )\r\ngoto V_158;\r\nfor ( V_17 = 0 ; V_17 < 6 ; V_17 ++ )\r\nV_7 -> V_52 [ V_17 ] = F_63 ( V_7 -> V_4 + V_17 * 2 ) & 0xff ;\r\nF_56 () ;\r\nF_65 ( & V_35 -> V_40 ) ;\r\nF_66 ( & V_35 -> V_91 ) ;\r\nV_35 -> V_91 . V_86 = ( unsigned long ) V_7 ;\r\nV_35 -> V_91 . V_159 = F_20 ;\r\nif ( F_53 ( V_7 ) )\r\ngoto V_158;\r\nV_7 -> V_160 = & V_161 ;\r\nV_93 = F_67 ( V_7 ) ;\r\nif ( V_93 == 0 ) {\r\nF_9 ( V_145 L_11 ,\r\nV_7 -> V_19 , V_7 -> V_52 ) ;\r\nreturn 0 ;\r\n}\r\nV_158:\r\nF_68 ( V_7 -> V_4 , 0x18 ) ;\r\nV_156:\r\nF_69 ( V_7 ) ;\r\nV_154:\r\nreturn V_93 ;\r\n}\r\nstatic int T_8 F_70 ( void )\r\n{\r\nreturn F_71 ( & V_162 ) ;\r\n}
