// Seed: 2585405329
macromodule module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wor id_6
);
  tri  id_8;
  wire id_9;
  assign id_8 = 1'b0;
  assign id_2 = id_1;
  module_2(
      id_8, id_9
  );
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  module_0(
      id_2, id_2, id_3, id_3, id_3, id_3, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
