Info (10281): Verilog HDL Declaration information at fb_slave_mac.v(103): object "SlaveCrc" differs only in case from object "slavecrc" in the same scope File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave_max10/freedm_bus_slave/fb_slave_mac.v Line: 103
Info (10281): Verilog HDL Declaration information at phyInitial.v(15): object "busy" differs only in case from object "Busy" in the same scope File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave_max10/phyInitial.v Line: 15
