// Seed: 2009092508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_16;
  if (id_16) begin
  end else wire id_17;
endmodule
module module_1 (
    input  tri   id_0
    , id_15,
    output tri   id_1
    , id_16,
    input  uwire id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  wand  id_7,
    output wire  id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    input  wire  id_11,
    input  tri   id_12,
    output tri0  id_13
);
  assign id_13 = ~id_0;
  initial id_13 = id_15;
  always_ff $display(id_12);
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  wire id_18;
  wire id_19;
endmodule
