{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1469819040827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1469819040828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 15:04:00 2016 " "Processing started: Fri Jul 29 15:04:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1469819040828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819040828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab6 -c eecs301_lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab6 -c eecs301_lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819040828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1469819041438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/nco_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/nco_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_Lab3 " "Found entity 1: NCO_Lab3" {  } { { "NCO_Lab3/synthesis/NCO_Lab3.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/NCO_Lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819052805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819052805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/nco_lab3_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/nco_lab3_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_Lab3_nco_ii_0 " "Found entity 1: NCO_Lab3_nco_ii_0" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819052807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819052807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/asj_crs_par.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/asj_crs_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crs_par " "Found entity 1: asj_crs_par" {  } { { "NCO_Lab3/synthesis/submodules/asj_crs_par.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_crs_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO_Lab3/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_nco_apr_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "NCO_Lab3/synthesis/submodules/cord_seg_sel.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_Lab3/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "NCO_Lab3/synthesis/submodules/cord_init.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cord_init.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "NCO_Lab3/synthesis/submodules/cord_2c.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "NCO_Lab3/synthesis/submodules/cord_fs.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_Lab3/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/sop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/sop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sop_reg " "Found entity 1: sop_reg" {  } { { "NCO_Lab3/synthesis/submodules/sop_reg.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/sop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_lab3/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/values.v 1 1 " "Found 1 design units, including 1 entities, in source file v/values.v" { { "Info" "ISGN_ENTITY_NAME" "1 values " "Found entity 1: values" {  } { { "V/values.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/values.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sync_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sync_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_clk " "Found entity 1: sync_clk" {  } { { "V/sync_clk.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/sync_clk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/slow_down.v 1 1 " "Found 1 design units, including 1 entities, in source file v/slow_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 slow_down " "Found entity 1: slow_down" {  } { { "V/slow_down.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/slow_down.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftreg.v(18) " "Verilog HDL information at shiftreg.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "V/shiftreg.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/shiftreg.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1469819053383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file v/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "V/shiftreg.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/shiftreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053384 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/NCO_Lab3.v C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/NCO_Lab3.v " "File \"C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/NCO_Lab3.v\" is a duplicate of already analyzed file \"C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/NCO_Lab3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1469819053385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/nco_lab3.v 0 0 " "Found 0 design units, including 0 entities, in source file v/nco_lab3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "V/mult.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_provided/font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v_provided/font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "V_provided/font_rom.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V_provided/font_rom.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_position_sync.v(53) " "Verilog HDL information at video_position_sync.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "V/video_position_sync.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_position_sync.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1469819053393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_position_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_position_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_position_sync " "Found entity 1: video_position_sync" {  } { { "V/video_position_sync.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_position_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab6.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab6 " "Found entity 1: eecs301_lab6" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "PLL/pll.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/PLL/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "PLL/pll/pll_0002.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/PLL/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/char_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/char_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_displayer " "Found entity 1: char_displayer" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 second_clock_gen.v(12) " "Verilog HDL Expression warning at second_clock_gen.v(12): truncated literal to match 19 bits" {  } { { "V/second_clock_gen.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/second_clock_gen.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1469819053403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/second_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/second_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_clock_gen " "Found entity 1: second_clock_gen" {  } { { "V/second_clock_gen.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/second_clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_clk eecs301_lab6.v(104) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(104): created implicit net for \"DAC_clk\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_switch eecs301_lab6.v(119) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(119): created implicit net for \"enable_switch\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_switch eecs301_lab6.v(125) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(125): created implicit net for \"change_switch\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "encoder_a eecs301_lab6.v(131) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(131): created implicit net for \"encoder_a\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "encoder_b eecs301_lab6.v(137) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(137): created implicit net for \"encoder_b\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_button eecs301_lab6.v(142) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(142): created implicit net for \"reset_button\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "amp_out eecs301_lab6.v(146) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(146): created implicit net for \"amp_out\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_out eecs301_lab6.v(147) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(147): created implicit net for \"freq_out\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse eecs301_lab6.v(152) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(152): created implicit net for \"pulse\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orig_sine eecs301_lab6.v(161) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(161): created implicit net for \"orig_sine\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_valid eecs301_lab6.v(162) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(162): created implicit net for \"out_valid\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gain_sine eecs301_lab6.v(171) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(171): created implicit net for \"gain_sine\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_in eecs301_lab6.v(178) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(178): created implicit net for \"DAC_in\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_sync eecs301_lab6.v(179) " "Verilog HDL Implicit Net warning at eecs301_lab6.v(179): created implicit net for \"DAC_sync\"" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053404 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "video_controller.v(21) " "Verilog HDL Instantiation warning at video_controller.v(21): instance has no name" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1469819053422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eecs301_lab6 " "Elaborating entity \"eecs301_lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1469819053531 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 eecs301_lab6.v(20) " "Output port \"HEX0\" at eecs301_lab6.v(20) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 eecs301_lab6.v(21) " "Output port \"HEX1\" at eecs301_lab6.v(21) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 eecs301_lab6.v(22) " "Output port \"HEX2\" at eecs301_lab6.v(22) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 eecs301_lab6.v(23) " "Output port \"HEX3\" at eecs301_lab6.v(23) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 eecs301_lab6.v(24) " "Output port \"HEX4\" at eecs301_lab6.v(24) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 eecs301_lab6.v(25) " "Output port \"HEX5\" at eecs301_lab6.v(25) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR eecs301_lab6.v(31) " "Output port \"LEDR\" at eecs301_lab6.v(31) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B eecs301_lab6.v(37) " "Output port \"VGA_B\" at eecs301_lab6.v(37) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G eecs301_lab6.v(40) " "Output port \"VGA_G\" at eecs301_lab6.v(40) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R eecs301_lab6.v(42) " "Output port \"VGA_R\" at eecs301_lab6.v(42) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST eecs301_lab6.v(8) " "Output port \"ADC_CONVST\" at eecs301_lab6.v(8) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053534 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN eecs301_lab6.v(9) " "Output port \"ADC_DIN\" at eecs301_lab6.v(9) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053535 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK eecs301_lab6.v(11) " "Output port \"ADC_SCLK\" at eecs301_lab6.v(11) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053535 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N eecs301_lab6.v(38) " "Output port \"VGA_BLANK_N\" at eecs301_lab6.v(38) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053535 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK eecs301_lab6.v(39) " "Output port \"VGA_CLK\" at eecs301_lab6.v(39) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053535 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS eecs301_lab6.v(41) " "Output port \"VGA_HS\" at eecs301_lab6.v(41) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053535 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N eecs301_lab6.v(43) " "Output port \"VGA_SYNC_N\" at eecs301_lab6.v(43) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053535 "|eecs301_lab6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS eecs301_lab6.v(44) " "Output port \"VGA_VS\" at eecs301_lab6.v(44) has no driver" {  } { { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053535 "|eecs301_lab6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:freq_gen " "Elaborating entity \"pll\" for hierarchy \"pll:freq_gen\"" {  } { { "eecs301_lab6.v" "freq_gen" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:freq_gen\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:freq_gen\|pll_0002:pll_inst\"" {  } { { "PLL/pll.v" "pll_inst" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/PLL/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/PLL/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053608 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1469819053615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/pll/pll_0002.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/PLL/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 9.000000 MHz " "Parameter \"output_clock_frequency0\" = \"9.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053616 ""}  } { { "PLL/pll/pll_0002.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/PLL/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469819053616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_clock_gen second_clock_gen:second_gen " "Elaborating entity \"second_clock_gen\" for hierarchy \"second_clock_gen:second_gen\"" {  } { { "eecs301_lab6.v" "second_gen" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_position_sync video_position_sync:sync_display " "Elaborating entity \"video_position_sync\" for hierarchy \"video_position_sync:sync_display\"" {  } { { "eecs301_lab6.v" "sync_display" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_position_sync.v(96) " "Verilog HDL assignment warning at video_position_sync.v(96): truncated value with size 32 to match size of target (10)" {  } { { "V/video_position_sync.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_position_sync.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053621 "|eecs301_lab6|video_position_sync:sync_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_main " "Elaborating entity \"timer\" for hierarchy \"timer:timer_main\"" {  } { { "eecs301_lab6.v" "timer_main" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 timer.v(24) " "Verilog HDL assignment warning at timer.v(24): truncated value with size 10 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 timer.v(29) " "Verilog HDL assignment warning at timer.v(29): truncated value with size 10 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 timer.v(34) " "Verilog HDL assignment warning at timer.v(34): truncated value with size 10 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 timer.v(39) " "Verilog HDL assignment warning at timer.v(39): truncated value with size 10 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 timer.v(44) " "Verilog HDL assignment warning at timer.v(44): truncated value with size 10 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(74) " "Verilog HDL assignment warning at timer.v(74): truncated value with size 32 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(87) " "Verilog HDL assignment warning at timer.v(87): truncated value with size 32 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(100) " "Verilog HDL assignment warning at timer.v(100): truncated value with size 32 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(113) " "Verilog HDL assignment warning at timer.v(113): truncated value with size 32 to match size of target (4)" {  } { { "V/timer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/timer.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053623 "|eecs301_lab6|timer:timer_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_controller video_controller:controller " "Elaborating entity \"video_controller\" for hierarchy \"video_controller:controller\"" {  } { { "eecs301_lab6.v" "controller" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053624 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disp_red video_controller.v(25) " "Verilog HDL Always Construct warning at video_controller.v(25): inferring latch(es) for variable \"disp_red\", which holds its previous value in one or more paths through the always construct" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_blue video_controller.v(6) " "Output port \"disp_blue\" at video_controller.v(6) has no driver" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[0\] video_controller.v(25) " "Inferred latch for \"disp_red\[0\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[1\] video_controller.v(25) " "Inferred latch for \"disp_red\[1\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[2\] video_controller.v(25) " "Inferred latch for \"disp_red\[2\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[3\] video_controller.v(25) " "Inferred latch for \"disp_red\[3\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[4\] video_controller.v(25) " "Inferred latch for \"disp_red\[4\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[5\] video_controller.v(25) " "Inferred latch for \"disp_red\[5\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[6\] video_controller.v(25) " "Inferred latch for \"disp_red\[6\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_red\[7\] video_controller.v(25) " "Inferred latch for \"disp_red\[7\]\" at video_controller.v(25)" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 "|eecs301_lab6|video_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom video_controller:controller\|font_rom:font " "Elaborating entity \"font_rom\" for hierarchy \"video_controller:controller\|font_rom:font\"" {  } { { "V/video_controller.v" "font" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_displayer video_controller:controller\|char_displayer:comb_3 " "Elaborating entity \"char_displayer\" for hierarchy \"video_controller:controller\|char_displayer:comb_3\"" {  } { { "V/video_controller.v" "comb_3" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 char_displayer.v(26) " "Verilog HDL assignment warning at char_displayer.v(26): truncated value with size 10 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053627 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 char_displayer.v(27) " "Verilog HDL assignment warning at char_displayer.v(27): truncated value with size 10 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 char_displayer.v(28) " "Verilog HDL assignment warning at char_displayer.v(28): truncated value with size 10 to match size of target (4)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 char_displayer.v(29) " "Verilog HDL assignment warning at char_displayer.v(29): truncated value with size 10 to match size of target (3)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(33) " "Verilog HDL assignment warning at char_displayer.v(33): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(34) " "Verilog HDL assignment warning at char_displayer.v(34): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(35) " "Verilog HDL assignment warning at char_displayer.v(35): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(36) " "Verilog HDL assignment warning at char_displayer.v(36): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(37) " "Verilog HDL assignment warning at char_displayer.v(37): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(38) " "Verilog HDL assignment warning at char_displayer.v(38): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(60) " "Verilog HDL assignment warning at char_displayer.v(60): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(66) " "Verilog HDL assignment warning at char_displayer.v(66): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(72) " "Verilog HDL assignment warning at char_displayer.v(72): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 char_displayer.v(75) " "Verilog HDL assignment warning at char_displayer.v(75): truncated value with size 16 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/char_displayer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469819053628 "|eecs301_lab6|video_controller:controller|char_displayer:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "values values:set_v " "Elaborating entity \"values\" for hierarchy \"values:set_v\"" {  } { { "eecs301_lab6.v" "set_v" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_down slow_down:cs " "Elaborating entity \"slow_down\" for hierarchy \"slow_down:cs\"" {  } { { "eecs301_lab6.v" "cs" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053685 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter_internal_byte slow_down.v(8) " "Output port \"counter_internal_byte\" at slow_down.v(8) has no driver" {  } { { "V/slow_down.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/slow_down.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469819053686 "|eecs301_lab6|slow_down:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_Lab3 NCO_Lab3:u0 " "Elaborating entity \"NCO_Lab3\" for hierarchy \"NCO_Lab3:u0\"" {  } { { "eecs301_lab6.v" "u0" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_Lab3_nco_ii_0 NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0 " "Elaborating entity \"NCO_Lab3_nco_ii_0\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\"" {  } { { "NCO_Lab3/synthesis/NCO_Lab3.v" "nco_ii_0" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/NCO_Lab3.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_init:ci\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "ci" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_fs:cfs\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "cfs" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_seg_sel:css\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "css" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "ux000" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053830 ""}  } { { "NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469819053830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "ux001" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "ux002" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "NCO_Lab3/synthesis/submodules/asj_dxx.v" "ux014" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "NCO_Lab3/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819053928 ""}  } { { "NCO_Lab3/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469819053928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/db/add_sub_cmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819053976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819053976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "ux0219" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819053994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u3" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" "u0" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054035 ""}  } { { "NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469819054035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkg " "Found entity 1: add_sub_fkg" {  } { { "db/add_sub_fkg.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/db/add_sub_fkg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819054104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819054104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fkg NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_fkg:auto_generated " "Elaborating entity \"add_sub_fkg\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_fkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u4" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" "u0" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Instantiated megafunction \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054131 ""}  } { { "NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_sxor_1p_lpm.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469819054131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkg " "Found entity 1: add_sub_bkg" {  } { { "db/add_sub_bkg.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/db/add_sub_bkg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819054183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819054183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bkg NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_bkg:auto_generated " "Elaborating entity \"add_sub_bkg\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_bkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u5" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" "u0" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054212 ""}  } { { "NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469819054212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o0h " "Found entity 1: add_sub_o0h" {  } { { "db/add_sub_o0h.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/db/add_sub_o0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819054257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819054257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o0h NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_o0h:auto_generated " "Elaborating entity \"add_sub_o0h\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_o0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u6" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u7" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u8" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u9" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u10" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u11" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u12" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u13" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u14" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u15" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u16" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u17" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u18" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u19" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u20" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u21" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u22" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u23" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u24" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u25" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u26" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u27" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u28" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u29" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u30" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u31" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u32" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u33" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u34" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "u35" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|cord_2c:cordinv\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "cordinv" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crs_par NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_crs_par:ux006 " "Elaborating entity \"asj_crs_par\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_crs_par:ux006\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "ux006" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sop_reg NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|sop_reg:sop " "Elaborating entity \"sop_reg\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|sop_reg:sop\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "sop" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" "ux710isdr" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/NCO_Lab3_nco_ii_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469819054883 ""}  } { { "NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/NCO_Lab3/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469819054883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bki " "Found entity 1: cntr_bki" {  } { { "db/cntr_bki.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/db/cntr_bki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469819054935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819054935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bki NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_bki:auto_generated " "Elaborating entity \"cntr_bki\" for hierarchy \"NCO_Lab3:u0\|NCO_Lab3_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_bki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:gm " "Elaborating entity \"mult\" for hierarchy \"mult:gm\"" {  } { { "eecs301_lab6.v" "gm" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:dd " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:dd\"" {  } { { "eecs301_lab6.v" "dd" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469819054940 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sync_enable clock_sync " "Node instance \"sync_enable\" instantiates undefined entity \"clock_sync\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "eecs301_lab6.v" "sync_enable" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1469819054941 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sync_change clock_sync " "Node instance \"sync_change\" instantiates undefined entity \"clock_sync\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "eecs301_lab6.v" "sync_change" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1469819054941 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sync_a clock_sync " "Node instance \"sync_a\" instantiates undefined entity \"clock_sync\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "eecs301_lab6.v" "sync_a" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1469819054941 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sync_b clock_sync " "Node instance \"sync_b\" instantiates undefined entity \"clock_sync\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "eecs301_lab6.v" "sync_b" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1469819054941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.map.smsg " "Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819055178 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 61 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469819055584 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 29 15:04:15 2016 " "Processing ended: Fri Jul 29 15:04:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469819055584 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469819055584 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469819055584 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819055584 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1469819056190 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 61 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 61 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469819056191 ""}
