
---------- Begin Simulation Statistics ----------
final_tick                                27965265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    839                       # Simulator instruction rate (inst/s)
host_mem_usage                                8066540                       # Number of bytes of host memory used
host_op_rate                                      863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8717.19                       # Real time elapsed on the host
host_tick_rate                                2522932                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7316131                       # Number of instructions simulated
sim_ops                                       7521458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021993                       # Number of seconds simulated
sim_ticks                                 21992867500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.069050                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   30414                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                42795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                434                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4404                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39225                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4533                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1122                       # Number of indirect misses.
system.cpu.branchPred.lookups                   70140                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11742                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1003                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      372494                       # Number of instructions committed
system.cpu.committedOps                        410595                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.909521                       # CPI: cycles per instruction
system.cpu.discardedOps                         11555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             224631                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96001                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            42777                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          917715                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.255786                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      413                       # number of quiesce instructions executed
system.cpu.numCycles                          1456273                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       413                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  249030     60.65%     60.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1104      0.27%     60.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98020     23.87%     84.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 62441     15.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   410595                       # Class of committed instruction
system.cpu.quiesceCycles                     33732315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          538558                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7085                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147433                       # Transaction distribution
system.membus.trans_dist::ReadResp             150891                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3059                       # Transaction distribution
system.membus.trans_dist::ReadExReq               203                       # Transaction distribution
system.membus.trans_dist::ReadExResp              202                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3006                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           452                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       419422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       419422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 439178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       192384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       192384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13420904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13420904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13691491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            218219                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002067                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045414                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217768     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                     451      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              218219                       # Request fanout histogram
system.membus.reqLayer6.occupancy           520117635                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9177625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8577687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1723000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8664780                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          884100265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15354750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2979875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       744969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3724844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       744969                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2979875                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3724844                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3724844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3724844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7449688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       958466                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1128710                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15335428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17952659                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1796488625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1231300                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          859                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1513430659                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    958083000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8939626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14899376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4469813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5959750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34268565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5959750                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4469813                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10429563                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8939626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14899376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10429563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10429563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44698128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4469813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10429563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14899376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4469813                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1536862                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6006675                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4469813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14899376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1536862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20906051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       393218                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       419422                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12582916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13420904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       249683                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       249683    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       249683                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    556612760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    797651000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45580000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11079608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006932839                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17879251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47678003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2072490093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44698128                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44760512                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89458639                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051630966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62639763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47678003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2161948732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22609924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4763649                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23839001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843304858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157933385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2979875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1028057119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488699530                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    476780211                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    965479740                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23839001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332004387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    634713595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2979875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1993536859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       192384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       194048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       192384                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       192384                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3006                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3032                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8747563                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75661                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8823224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8747563                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8747563                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8747563                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75661                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8823224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9109508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9447016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4037120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       142337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63080                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11981885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    414202832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1536862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1827502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             429549080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1047612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17879251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157933385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5959750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       744969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183564967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1047612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29861136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    572136216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5959750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       744969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1536862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1827502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            613114047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    196355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006375162250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66748                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147620                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63080                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147620                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4913641145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8781841145                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33344.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59594.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       334                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147617                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63080                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.936685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.259033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.473747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          448      3.08%      3.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          439      3.01%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          297      2.04%      8.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          228      1.57%      9.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          247      1.70%     11.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      1.37%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          265      1.82%     14.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      1.52%     16.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12217     83.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14562                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     394.096257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1183.544971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           327     87.43%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.27%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.80%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      2.14%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.27%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.53%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.27%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      4.01%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.27%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      1.87%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     168.681818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     38.793528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    351.079932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            286     76.47%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.48%     79.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.60%     81.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.80%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.53%     82.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.80%     83.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.34%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.27%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.53%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.53%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.27%     86.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.27%     86.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.27%     87.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.27%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     12.30%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9431040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4037568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9447080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4037120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       428.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    429.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21993053125                       # Total gap between requests
system.mem_ctrls.avgGap                     104380.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9093252                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11981884.581444416195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 413463683.169100165367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1536861.893975399202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1812951.403449323028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1114543.158139792504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17879251.079923979938                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157886823.989641189575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5959750.359974659979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 744968.794996832497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       142337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    312298990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8398614025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43342945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     27585185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  26398554555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29640605375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 320758777435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1730330440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21095914500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75727.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59005.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     81779.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43855.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  73329318.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4824317.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5910207.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    844887.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82405916.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7187228.550000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5015152.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        268049193.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87675158.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210532360.499983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     99354576.449986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     347324542.800003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1025138213.100024                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.612303                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18190387875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2614483125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 826                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     51048121.368039                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    243086170.351756                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          413    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       191750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6882390875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21082874125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       135464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135464                       # number of overall hits
system.cpu.icache.overall_hits::total          135464                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3006                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3006                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3006                       # number of overall misses
system.cpu.icache.overall_misses::total          3006                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    130684375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130684375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    130684375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130684375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       138470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       138470                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       138470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       138470                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021709                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43474.509315                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43474.509315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43474.509315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43474.509315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3006                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3006                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3006                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3006                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126135125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126135125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126135125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126135125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021709                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021709                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41961.119428                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41961.119428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41961.119428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41961.119428                       # average overall mshr miss latency
system.cpu.icache.replacements                   2852                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       135464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135464                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3006                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3006                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    130684375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130684375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       138470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       138470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43474.509315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43474.509315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3006                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3006                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126135125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126135125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41961.119428                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41961.119428                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           438.354821                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              855348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2852                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            299.911641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   438.354821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.856162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.856162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            279946                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           279946                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       156599                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           156599                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       156599                       # number of overall hits
system.cpu.dcache.overall_hits::total          156599                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          817                       # number of overall misses
system.cpu.dcache.overall_misses::total           817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     60948375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     60948375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     60948375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     60948375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       157416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       157416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       157416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       157416                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005190                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005190                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005190                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74600.214198                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74600.214198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74600.214198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74600.214198                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          360                       # number of writebacks
system.cpu.dcache.writebacks::total               360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     49156625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49156625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     49156625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49156625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9611125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9611125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004161                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004161                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004161                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004161                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75048.282443                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75048.282443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75048.282443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75048.282443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.015306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.015306                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    567                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     35855375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35855375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76942.864807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76942.864807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9611125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9611125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76088.495575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76088.495575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.626697                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.626697                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25093000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25093000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71490.028490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71490.028490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14764625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14764625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72732.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72732.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           446.406448                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              143779                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            253.578483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   446.406448                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.871888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.871888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            630318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           630318                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27965265000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27966403125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    839                       # Simulator instruction rate (inst/s)
host_mem_usage                                8066540                       # Number of bytes of host memory used
host_op_rate                                      863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8717.21                       # Real time elapsed on the host
host_tick_rate                                2523054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7316652                       # Number of instructions simulated
sim_ops                                       7522103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021994                       # Number of seconds simulated
sim_ticks                                 21994005625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.972481                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   30433                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                42880                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                435                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4419                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39242                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4533                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1122                       # Number of indirect misses.
system.cpu.branchPred.lookups                   70269                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11778                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1003                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      373015                       # Number of instructions committed
system.cpu.committedOps                        411240                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.908942                       # CPI: cycles per instruction
system.cpu.discardedOps                         11602                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             225051                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96174                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            42828                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          918774                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.255824                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      413                       # number of quiesce instructions executed
system.cpu.numCycles                          1458094                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       413                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  249403     60.65%     60.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1105      0.27%     60.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98171     23.87%     84.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 62560     15.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   411240                       # Class of committed instruction
system.cpu.quiesceCycles                     33732315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          539320                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147433                       # Transaction distribution
system.membus.trans_dist::ReadResp             150900                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          363                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3067                       # Transaction distribution
system.membus.trans_dist::ReadExReq               204                       # Transaction distribution
system.membus.trans_dist::ReadExResp              204                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3013                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       419422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       419422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 439210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       192832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       192832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13420904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13420904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13692387                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            218229                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002067                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045413                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217778     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                     451      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              218229                       # Request fanout histogram
system.membus.reqLayer6.occupancy           520139385                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9177625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8598562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1723000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8687280                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          884100265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15389750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2979721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       744930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3724651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       744930                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2979721                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3724651                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3724651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3724651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7449302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       958466                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1128710                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15335428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17952659                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1796488625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1231300                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          859                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1513430659                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    958083000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8939163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14898605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4469581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5959442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34266791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5959442                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4469581                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10429023                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8939163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14898605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10429023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10429023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44695815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4469581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10429023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14898605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4469581                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1536782                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6006364                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4469581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14898605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1536782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20904969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       393218                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       419422                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12582916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13420904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       249683                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       249683    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       249683                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    556612760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    797651000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45580000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11079608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006828986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17878326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47675536                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2072382847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44695815                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44758195                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89454010                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051524800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62636521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47675536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2161836857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22609924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4763649                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23837768                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843261219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157925212                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2979721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1028003920                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488674241                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    476755539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    965429779                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23837768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1331935460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    634680751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2979721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1993433700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       192832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       194496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       192832                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       192832                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3013                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3039                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8767480                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75657                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8843137                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8767480                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8767480                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8767480                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75657                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8843137                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9109508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9447272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4037312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       142337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63083                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11981265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    414181398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1536782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1839047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             429538492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1056288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17878326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157925212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5959442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       744930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183564198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1056288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29859590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    572106610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5959442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       744930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1536782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1839047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            613102689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    196355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006375162250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66748                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147623                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63083                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147623                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4913832645                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8782111395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33345.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59595.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       334                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147620                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.761774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.968885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.674746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          448      3.08%      3.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          441      3.03%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          298      2.05%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          228      1.57%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          248      1.70%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      1.37%     12.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          265      1.82%     14.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      1.52%     16.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12217     83.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14566                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     394.096257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1183.544971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           327     87.43%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.27%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.80%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      2.14%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.27%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.53%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.27%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      4.01%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.27%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      1.87%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     168.681818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     38.793528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    351.079932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            286     76.47%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.48%     79.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.60%     81.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.80%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.53%     82.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.80%     83.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.34%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.27%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.53%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.53%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.27%     86.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.27%     86.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.27%     87.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.27%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     12.30%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9431232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4037568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9447272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4037312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       428.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    429.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21994088125                       # Total gap between requests
system.mem_ctrls.avgGap                     104382.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9093252                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11981264.554214188829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 413442287.641499161720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1536782.365899753990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1821587.239864134463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1114485.483814638341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17878325.881350226700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157878653.811610996723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5959441.960450075567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 744930.245056259446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       142337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    312298990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8398614025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43342945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     27855435                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  26398554555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29640605375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 320758777435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1730330440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21095914500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75727.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59005.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     81779.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44075.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72723290.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4824317.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5910207.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    844887.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82405916.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7187721.975000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5016530.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        268056468.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87675158.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210569524.199983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     99384377.024986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     347325230.100003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1025215010.700024                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.613383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18190387875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2615411250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 826                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     51048121.368039                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    243086170.351756                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          413    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       191750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6883529000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21082874125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       135649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135649                       # number of overall hits
system.cpu.icache.overall_hits::total          135649                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3013                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3013                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3013                       # number of overall misses
system.cpu.icache.overall_misses::total          3013                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    130986250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130986250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    130986250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130986250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       138662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       138662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       138662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       138662                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021729                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021729                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021729                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021729                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43473.697312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43473.697312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43473.697312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43473.697312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3013                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3013                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3013                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3013                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126426875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126426875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126426875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126426875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021729                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021729                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021729                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021729                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41960.462994                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41960.462994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41960.462994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41960.462994                       # average overall mshr miss latency
system.cpu.icache.replacements                   2859                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       135649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135649                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3013                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3013                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    130986250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130986250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       138662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       138662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43473.697312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43473.697312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126426875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126426875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021729                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021729                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41960.462994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41960.462994                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           438.354958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2230740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3300                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            675.981818                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   438.354958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.856162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.856162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            280337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           280337                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       156884                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           156884                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       156884                       # number of overall hits
system.cpu.dcache.overall_hits::total          156884                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          820                       # number of overall misses
system.cpu.dcache.overall_misses::total           820                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61483000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61483000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       157704                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       157704                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       157704                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       157704                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005200                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005200                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005200                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74979.268293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74979.268293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74979.268293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74979.268293                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          363                       # number of writebacks
system.cpu.dcache.writebacks::total               363                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     49603125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49603125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     49603125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49603125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9611125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9611125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004172                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004172                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004172                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004172                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75384.688450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75384.688450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75384.688450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75384.688450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.015306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.015306                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36169125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36169125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77284.455128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77284.455128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9611125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9611125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76438.325991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76438.325991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.626697                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.626697                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25313875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25313875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71914.417614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71914.417614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14900125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14900125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73039.828431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73039.828431                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           446.406790                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              292579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            285.721680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   446.406790                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.871888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.871888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            631474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           631474                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27966403125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
