// Seed: 1337494498
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8
);
  assign id_1 = id_6;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd10
) (
    input tri id_0,
    input wor id_1,
    input uwire id_2
    , id_13 = -1,
    input supply1 id_3,
    input supply1 id_4,
    input wor void id_5,
    input tri _id_6,
    input tri1 id_7,
    output tri1 id_8,
    output wor id_9[1 : id_6],
    output supply1 id_10,
    input wor id_11
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_3,
      id_4,
      id_5,
      id_9,
      id_4,
      id_7,
      id_11
  );
  tri1 id_14, id_15;
  assign id_14 = id_13 | id_14;
  assign id_10 = id_0;
  logic id_16;
endmodule
