set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/DOUBLE/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnp87rQKq
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP2-3_Full64" -sync_file /tmp/vcs_dve_rpc.jsequeira.31430}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.jsequeira.31430}
ucliGUI::getSignalValues -scope WRecursiveKOA -radix {decimal binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal decimal } -list {SW clk rst load_b_i {Data_A_i[23:0]} {Data_B_i[23:0]} {sgf_result_o[47:0]} {zero1[1:0]} {zero2[3:0]} {rightside1[11:0]} {rightside2[12:0]} {leftside1[9:0]} {leftside2[8:0]} {Result[50:0]} {sgf_r[47:0]} half }
ucliGUI::getSignalValues -scope WRecursiveKOA -radix {binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal decimal decimal } -list {clk rst load_b_i {Data_A_i[23:0]} {Data_B_i[23:0]} {sgf_result_o[47:0]} {zero1[1:0]} {zero2[3:0]} {rightside1[11:0]} {rightside2[12:0]} {leftside1[9:0]} {leftside2[8:0]} {EVEN1.Q_left[23:0]} {EVEN1.Q_right[23:0]} {EVEN1.Q_middle[25:0]} {Result[50:0]} {sgf_r[47:0]} {EVEN1.result_A_adder[12:0]} {EVEN1.result_B_adder[12:0]} {EVEN1.S_A[27:0]} {EVEN1.S_B[25:0]} SW half }
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
ucliGUI::getSignalValues -scope FPU_Interface2 -radix {binary binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal binary binary binary binary hexadecimal binary binary binary binary binary binary binary binary binary binary binary binary } -list {clk rst begin_operation ack_operation {operation[2:0]} {region_flag[1:0]} {Data_1[63:0]} {Data_2[63:0]} {r_mode[1:0]} overflow_flag underflow_flag NaN_flag operation_ready {op_result[63:0]} busy beg_fsm_mult beg_fsm_addsubt beg_fsm_cordic beg_add_subt_cordic beg_add_subt ack_fsm_mult ack_fsm_addsubt ack_fsm_cordic ack_add_subt_cordic ack_add_subt op_mod_add_subt }
ucliGUI::getSignalValues -scope Testbench_FPU_Mark1 -radix {symbolic symbolic symbolic binary binary binary binary hexadecimal binary binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal decimal decimal decimal decimal decimal decimal decimal } -list {{contador[31:0]} {FileSaveData[31:0]} {FileSaveDataF[31:0]} overflow_flag underflow_flag operation_ready NaN_flag {op_result[63:0]} clk rst begin_operation ack_operation {operation[2:0]} {Data_1[63:0]} {Data_2[63:0]} {region_flag[1:0]} {r_mode[1:0]} Array_IN_1 Array_IN_2 PERIOD W EW SW SWR EWR FPADD }
synopsys::dump -add {Testbench_FPU_Mark1} -scope "." -depth 1 -fid VPD0
synopsys::dump -add {Testbench_FPU_Mark1.Array_IN_1 Testbench_FPU_Mark1.Array_IN_2 } -aggregates  -fid VPD0
synopsys::run
set ucliGUI::state
set ucliGUI::state
set synopsys::env(time) 1473410000
set synopsys::env(time) 2766125000
set synopsys::env(time) 4071035000
set synopsys::env(time) 5375885000
set synopsys::env(time) 6686675000
set synopsys::env(time) 7999275000
set synopsys::env(time) 9279845000
set synopsys::env(time) 10597015000
set synopsys::env(time) 11917255000
set synopsys::env(time) 13178715000
set synopsys::env(time) 14484015000
set synopsys::env(time) 15768085000
set synopsys::env(time) 17116855000
set synopsys::env(time) 18509645000
set synopsys::env(time) 19904155000
set synopsys::env(time) 21300165000
set synopsys::env(time) 22646955000
set synopsys::env(time) 24037965000
set synopsys::env(time) 25396135000
set synopsys::env(time) 26714765000
set synopsys::env(time) 28025705000
set synopsys::env(time) 29332075000
set synopsys::env(time) 30637525000
set synopsys::env(time) 31952275000
set synopsys::env(time) 33222935000
set synopsys::env(time) 34532615000
set synopsys::env(time) 35844495000
set synopsys::env(time) 37147555000
set synopsys::env(time) 38429565000
set synopsys::env(time) 39734435000
set synopsys::env(time) 41087405000
set synopsys::env(time) 42466785000
set synopsys::env(time) 43813845000
set synopsys::env(time) 45208715000
set synopsys::env(time) 46585435000
set synopsys::env(time) 47969815000
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope Testbench_FPU_Mark1 -radix {symbolic symbolic symbolic binary binary binary binary hexadecimal binary binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal decimal decimal decimal decimal decimal decimal decimal } -list {{contador[31:0]} {FileSaveData[31:0]} {FileSaveDataF[31:0]} overflow_flag underflow_flag operation_ready NaN_flag {op_result[63:0]} clk rst begin_operation ack_operation {operation[2:0]} {Data_1[63:0]} {Data_2[63:0]} {region_flag[1:0]} {r_mode[1:0]} Array_IN_1 Array_IN_2 PERIOD W EW SW SWR EWR FPADD }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
