5 16 fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (merge3b.vcd) 2 -o (merge3b.cdd) 2 -v (merge3b.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 merge3b.v 9 31 1 
2 1 13 13 d000d 2 1 100c 0 0 1 1 c
2 2 13 13 90009 1 1 1008 0 0 1 1 b
2 3 13 13 9000d 2 8 130c 1 2 1 18 0 1 0 1 1 0
2 4 13 13 50005 0 1 1410 0 0 1 1 a
2 5 13 13 5000d 3 36 e 3 4
2 6 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 1 11 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 11 1070008 1 0 0 0 1 17 0 1 0 0 1 0
1 a 3 13 60005 1 0 0 0 1 17 1 1 0 0 1 0
4 5 f 5 5 5
4 6 1 0 0 6
3 1 main.u$0 "main.u$0" 0 merge3b.v 15 20 1 
2 7 16 16 50008 1 0 21008 0 0 1 16 1 0
2 8 16 16 10001 0 1 1410 0 0 1 1 b
2 9 16 16 10008 1 37 1a 7 8
2 10 17 17 50008 1 0 21008 0 0 1 16 1 0
2 11 17 17 10001 0 1 1410 0 0 1 1 c
2 12 17 17 10008 1 37 1a 10 11
2 13 18 18 20002 1 0 1008 0 0 32 48 5 0
2 14 18 18 10002 2 2c 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 19 19 c000f 1 0 21004 0 0 1 16 0 0
2 16 19 19 80008 0 1 1410 0 0 1 1 c
2 17 19 19 8000f 1 37 16 15 16
4 9 11 12 12 9
4 12 0 14 14 9
4 14 0 17 0 9
4 17 0 0 0 9
3 1 main.u$1 "main.u$1" 0 merge3b.v 22 29 1 
