// Seed: 97171193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always assert (id_11) id_11 = id_3;
  wire id_14 = id_2;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    input  wire id_2,
    output tri  id_3,
    output tri0 id_4,
    input  tri  id_5
);
  assign id_3 = 1;
  real id_7;
  tri id_8, id_9, id_10, id_11, id_12 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_12,
      id_11,
      id_11,
      id_9,
      id_11,
      id_8,
      id_9,
      id_10,
      id_12
  );
endmodule
