0.6
2019.1
May 24 2019
15:06:07
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sim_1/new/tb_miriscv_top.v,1644920018,verilog,,,,tb_miriscv_top,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/ALU.v,1644498362,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/Control_Status_Reg.v,,ALU,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/Control_Status_Reg.v,1640279741,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/I2C.v,,Control_Status_Reg,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/I2C.v,1644751671,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/Interrupt_Controller.v,,I2C,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/Interrupt_Controller.v,1644919807,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/RF.v,,Interrupt_Controller,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/RF.v,1636979864,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/addr_dec.v,,RF,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/addr_dec.v,1644919928,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/buttons.v,,addr_dec,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/buttons.v,1644499053,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/dec.v,,buttons,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/dec.v,1640031650,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/leds.v,,dec,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/leds.v,1644499060,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/miriscv_lsu.v,,leds,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/miriscv_lsu.v,1644919775,verilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/new_proc.v,,miriscv_lsu,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/miriscv_ram.sv,1640031926,systemVerilog,,C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/miriscv_top.sv,,miriscv_ram,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/miriscv_top.sv,1644741880,systemVerilog,,,,miriscv_top,,,,,,,,
C:/Users/1/Documents/GitHub/RISC-5_I2C/project_RISCV_I2C/project_RISCV_I2C.srcs/sources_1/new/new_proc.v,1644498155,verilog,,,,new_proc,,,,,,,,
