<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>FIR_HLS</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_FIR_HLS_Pipeline_VITIS_LOOP_26_1_fu_72</InstName>
<ModuleName>FIR_HLS_Pipeline_VITIS_LOOP_26_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>72</ID>
</Instance>
<Instance>
<InstName>grp_FIR_HLS_Pipeline_VITIS_LOOP_30_2_fu_81</InstName>
<ModuleName>FIR_HLS_Pipeline_VITIS_LOOP_30_2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>81</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>FIR_HLS_Pipeline_VITIS_LOOP_26_1</Name>
<Loops>
<VITIS_LOOP_26_1></VITIS_LOOP_26_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>4.629</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>200</Best-caseLatency>
<Average-caseLatency>200</Average-caseLatency>
<Worst-caseLatency>200</Worst-caseLatency>
<Best-caseRealTimeLatency>2.000 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.000 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.000 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>196</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_26_1>
<Name>VITIS_LOOP_26_1</Name>
<Slack>7.30</Slack>
<TripCount>195</TripCount>
<Latency>198</Latency>
<AbsoluteTimeLatency>1.980 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_26_1>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>FIR_HLS.cpp:22~FIR_HLS.cpp:11</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_26_1>
<Name>VITIS_LOOP_26_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>FIR_HLS.cpp:26~FIR_HLS.cpp:11</SourceLocation>
</VITIS_LOOP_26_1>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>1</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>114</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>164</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_26_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_26_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_26_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_26_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_26_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_26_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FIR_accu32_out</name>
<Object>FIR_accu32_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FIR_accu32_out_ap_vld</name>
<Object>FIR_accu32_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_address0</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_ce0</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_q0</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_address1</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_ce1</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_q1</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>FIR_HLS_Pipeline_VITIS_LOOP_30_2</Name>
<Loops>
<VITIS_LOOP_30_2></VITIS_LOOP_30_2>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>2.474</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>393</Best-caseLatency>
<Average-caseLatency>393</Average-caseLatency>
<Worst-caseLatency>393</Worst-caseLatency>
<Best-caseRealTimeLatency>3.930 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.930 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.930 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>392</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_30_2>
<Name>VITIS_LOOP_30_2</Name>
<Slack>7.30</Slack>
<TripCount>391</TripCount>
<Latency>391</Latency>
<AbsoluteTimeLatency>3.910 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_30_2>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>FIR_HLS.cpp:30~FIR_HLS.cpp:11</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_30_2>
<Name>VITIS_LOOP_30_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>FIR_HLS.cpp:31~FIR_HLS.cpp:11</SourceLocation>
</VITIS_LOOP_30_2>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>21</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>86</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_30_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_30_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_30_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_30_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_30_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>FIR_HLS_Pipeline_VITIS_LOOP_30_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_address0</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_ce0</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_we0</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_d0</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_address1</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_ce1</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>H_filter_FIR_q1</name>
<Object>H_filter_FIR</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>FIR_HLS</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>4.629</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>597</Best-caseLatency>
<Average-caseLatency>597</Average-caseLatency>
<Worst-caseLatency>597</Worst-caseLatency>
<Best-caseRealTimeLatency>5.970 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>5.970 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.970 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>598</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>FIR_HLS.cpp:6</SourceLocation>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>1</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>142</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>377</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>FIR_HLS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>FIR_HLS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_TDATA</name>
<Object>input_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_TVALID</name>
<Object>input_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_TREADY</name>
<Object>input_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_TDATA</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_TVALID</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_TREADY</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
