Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu Sep  9 11:34:12 2021
| Host             : hyperk running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xczu6eg-ffvc900-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.023        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.271        |
| Device Static (W)        | 0.752        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 93.0         |
| Junction Temperature (C) | 32.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.335 |       29 |       --- |             --- |
| CLB Logic                |     0.301 |   104177 |       --- |             --- |
|   LUT as Distributed RAM |     0.172 |     2104 |    144000 |            1.46 |
|   LUT as Logic           |     0.091 |    26818 |    214604 |           12.50 |
|   LUT as Shift Register  |     0.025 |     3896 |    144000 |            2.71 |
|   Register               |     0.012 |    50797 |    429208 |           11.84 |
|   CARRY8                 |    <0.001 |      519 |     34260 |            1.51 |
|   Others                 |     0.000 |     6335 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1151 |    274080 |            0.42 |
| Signals                  |     0.194 |    73118 |       --- |             --- |
| Block RAM                |     0.311 |      310 |       714 |           43.42 |
| MMCM                     |     0.287 |        0 |       --- |             --- |
| I/O                      |     0.186 |      109 |       204 |           53.43 |
| SYSMON                   |     0.005 |        1 |       --- |             --- |
| PS8                      |     2.652 |        1 |       --- |             --- |
| Static Power             |     0.752 |          |           |                 |
|   PS Static              |     0.102 |          |           |                 |
|   PL Static              |     0.650 |          |           |                 |
| Total                    |     5.023 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.539 |       1.306 |      0.233 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.073 |       0.037 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.048 |       0.045 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.350 |       0.158 |      0.191 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.084 |       0.051 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.035 |       0.035 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.846 |       0.807 |      0.039 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.258 |       0.250 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.068 |       0.067 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.877 |       0.873 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.072 |       0.070 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.009 |       0.008 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.746 |       0.712 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.0                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| clk_out1_375p0_clk_wiz_0_b65_mmcm_3                                                                 | B64_C[1].serdes_clock/inst/clk_out1_375p0_clk_wiz_0_b65_mmcm        |             2.7 |
| clk_out1_375p0_clk_wiz_0_b65_mmcm_4                                                                 | B64_C[2].serdes_clock/inst/clk_out1_375p0_clk_wiz_0_b65_mmcm        |             2.7 |
| clk_out1_375p0_clk_wiz_0_b65_mmcm_5                                                                 | B64_C[3].serdes_clock/inst/clk_out1_375p0_clk_wiz_0_b65_mmcm        |             2.7 |
| clk_out2_62p5_clk_wiz_0_b65_mmcm_3                                                                  | B64_C[1].serdes_clock/inst/clk_out2_62p5_clk_wiz_0_b65_mmcm         |            16.0 |
| clk_out2_62p5_clk_wiz_0_b65_mmcm_4                                                                  | B64_C[2].serdes_clock/inst/clk_out2_62p5_clk_wiz_0_b65_mmcm         |            16.0 |
| clk_out2_62p5_clk_wiz_0_b65_mmcm_5                                                                  | B64_C[3].serdes_clock/inst/clk_out2_62p5_clk_wiz_0_b65_mmcm         |            16.0 |
| clk_pl_0                                                                                            | MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0] |            10.0 |
| clk_pl_1                                                                                            | MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1] |            20.0 |
| clk_pl_3                                                                                            | MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[3] |             3.3 |
| clkfbout_clk_wiz_0_b65_mmcm_3                                                                       | B64_C[1].serdes_clock/inst/clkfbout_clk_wiz_0_b65_mmcm              |             2.7 |
| clkfbout_clk_wiz_0_b65_mmcm_4                                                                       | B64_C[2].serdes_clock/inst/clkfbout_clk_wiz_0_b65_mmcm              |             2.7 |
| clkfbout_clk_wiz_0_b65_mmcm_5                                                                       | B64_C[3].serdes_clock/inst/clkfbout_clk_wiz_0_b65_mmcm              |             2.7 |
| clkin1                                                                                              | ADC1_DCLK_p                                                         |             2.7 |
| clkin2                                                                                              | ADC2_DCLK_p                                                         |             2.7 |
| clkin3                                                                                              | ADC3_DCLK_p                                                         |             2.7 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0   |            50.0 |
| s_serDiv2Clk_5                                                                                      | B64_S[0].Ad9229Core_b/s_serDiv2Clk                                  |             5.3 |
| s_serDiv2Clk_6                                                                                      | B64_S[1].Ad9229Core_b/s_serDiv2Clk                                  |             5.3 |
| s_serDiv2Clk_7                                                                                      | B64_S[2].Ad9229Core_b/s_serDiv2Clk                                  |             5.3 |
| s_serDiv2Clk_8                                                                                      | B64_S[3].Ad9229Core_b/s_serDiv2Clk                                  |             5.3 |
| s_serDiv2Clk_9                                                                                      | B64_S[4].Ad9229Core_b/s_serDiv2Clk                                  |             5.3 |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| system_top                              |     4.271 |
|   B64_C[1].serdes_clock                 |     0.102 |
|     inst                                |     0.102 |
|       clkin1_ibufds                     |     0.004 |
|   B64_C[2].serdes_clock                 |     0.102 |
|     inst                                |     0.102 |
|       clkin1_ibufds                     |     0.004 |
|   B64_C[3].serdes_clock                 |     0.102 |
|     inst                                |     0.102 |
|       clkin1_ibufds                     |     0.004 |
|   B64_S[0].Ad9229Core_b                 |     0.066 |
|     Ad9229Deserializer_INST             |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].U_DataIn                |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[1].U_DataIn                |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[2].U_DataIn                |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[3].U_DataIn                |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[4].U_DataIn                |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[5].U_DataIn                |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[6].U_DataIn                |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[7].U_DataIn                |     0.003 |
|     U_FrameIn                           |     0.003 |
|   B64_S[1].Ad9229Core_b                 |     0.067 |
|     Ad9229Deserializer_INST             |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].U_DataIn                |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[1].U_DataIn                |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[2].U_DataIn                |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[3].U_DataIn                |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[4].U_DataIn                |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[5].U_DataIn                |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[6].U_DataIn                |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[7].U_DataIn                |     0.003 |
|     U_FrameIn                           |     0.003 |
|   B64_S[2].Ad9229Core_b                 |     0.067 |
|     Ad9229Deserializer_INST             |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].U_DataIn                |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[1].U_DataIn                |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[2].U_DataIn                |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[3].U_DataIn                |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[4].U_DataIn                |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[5].U_DataIn                |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[6].U_DataIn                |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[7].U_DataIn                |     0.003 |
|     U_FrameIn                           |     0.003 |
|   B64_S[3].Ad9229Core_b                 |     0.067 |
|     Ad9229Deserializer_INST             |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].U_DataIn                |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[1].U_DataIn                |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[2].U_DataIn                |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[3].U_DataIn                |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[4].U_DataIn                |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[5].U_DataIn                |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[6].U_DataIn                |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[7].U_DataIn                |     0.003 |
|     U_FrameIn                           |     0.003 |
|   B64_S[4].Ad9229Core_b                 |     0.070 |
|     Ad9229Deserializer_INST             |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[0].U_DataIn                |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[1].U_DataIn                |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[2].U_DataIn                |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[3].U_DataIn                |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[4].U_DataIn                |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[5].U_DataIn                |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[6].U_DataIn                |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                        |     0.003 |
|     GEN_DATA[7].U_DataIn                |     0.003 |
|     U_FrameIn                           |     0.003 |
|   MercuryXU1_i                          |     3.565 |
|     MercuryXU1_i                        |     3.560 |
|       axi_dma_0                         |     0.034 |
|       axi_dma_1                         |     0.018 |
|       axis_clock_converter_0            |     0.003 |
|       axis_clock_converter_1            |     0.003 |
|       axis_data_fifo_0                  |     0.002 |
|       axis_interconnect_0               |     0.008 |
|       ps8_0_axi_periph                  |     0.005 |
|       smartconnect_0                    |     0.201 |
|       smartconnect_1                    |     0.170 |
|       system_ila_50                     |     0.423 |
|       system_ila_51                     |     0.011 |
|       system_ila_60                     |     0.008 |
|       system_management_wiz_0           |     0.006 |
|       zynq_ultra_ps_e_0                 |     2.665 |
|   dbg_hub                               |     0.003 |
|     inst                                |     0.003 |
|       BSCANID.u_xsdbm_id                |     0.003 |
|   u_ila_0                               |     0.016 |
|     inst                                |     0.016 |
|       ila_core_inst                     |     0.016 |
|   u_ila_1                               |     0.010 |
|     inst                                |     0.010 |
|       ila_core_inst                     |     0.010 |
|   u_ila_2                               |     0.017 |
|     inst                                |     0.017 |
|       ila_core_inst                     |     0.017 |
|   u_ila_3                               |     0.008 |
|     inst                                |     0.008 |
|       ila_core_inst                     |     0.008 |
|   u_ila_4                               |     0.005 |
|     inst                                |     0.005 |
|       ila_core_inst                     |     0.005 |
+-----------------------------------------+-----------+


