<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5061" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5061{left:492px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_5061{left:803px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3_5061{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_5061{left:69px;bottom:1089px;letter-spacing:0.12px;}
#t5_5061{left:124px;bottom:1076px;letter-spacing:0.09px;}
#t6_5061{left:124px;bottom:1062px;letter-spacing:0.1px;}
#t7_5061{left:159px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.01px;}
#t8_5061{left:69px;bottom:1048px;letter-spacing:0.12px;}
#t9_5061{left:124px;bottom:1034px;letter-spacing:0.09px;}
#ta_5061{left:124px;bottom:1021px;letter-spacing:0.1px;}
#tb_5061{left:159px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.01px;}
#tc_5061{left:69px;bottom:1007px;letter-spacing:0.11px;word-spacing:-0.02px;}
#td_5061{left:346px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#te_5061{left:69px;bottom:993px;letter-spacing:0.1px;}
#tf_5061{left:328px;bottom:993px;letter-spacing:0.1px;}
#tg_5061{left:69px;bottom:979px;letter-spacing:0.11px;word-spacing:-0.02px;}
#th_5061{left:345px;bottom:979px;letter-spacing:0.1px;}
#ti_5061{left:69px;bottom:966px;letter-spacing:0.1px;}
#tj_5061{left:338px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#tk_5061{left:69px;bottom:952px;letter-spacing:0.1px;}
#tl_5061{left:322px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#tm_5061{left:69px;bottom:938px;letter-spacing:0.1px;}
#tn_5061{left:337px;bottom:938px;letter-spacing:0.1px;}
#to_5061{left:69px;bottom:924px;letter-spacing:0.11px;}
#tp_5061{left:124px;bottom:911px;letter-spacing:0.1px;}
#tq_5061{left:418px;bottom:911px;}
#tr_5061{left:124px;bottom:897px;letter-spacing:0.1px;}
#ts_5061{left:69px;bottom:883px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tt_5061{left:124px;bottom:869px;letter-spacing:0.1px;word-spacing:0.01px;}
#tu_5061{left:196px;bottom:869px;letter-spacing:0.1px;word-spacing:0.1px;}
#tv_5061{left:69px;bottom:856px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tw_5061{left:124px;bottom:842px;letter-spacing:0.1px;}
#tx_5061{left:235px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_5061{left:69px;bottom:828px;letter-spacing:0.12px;}
#tz_5061{left:124px;bottom:814px;letter-spacing:0.1px;}
#t10_5061{left:124px;bottom:801px;letter-spacing:0.09px;}
#t11_5061{left:348px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t12_5061{left:69px;bottom:787px;letter-spacing:0.11px;}
#t13_5061{left:124px;bottom:773px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t14_5061{left:235px;bottom:773px;letter-spacing:0.1px;word-spacing:0.01px;}
#t15_5061{left:69px;bottom:759px;letter-spacing:0.1px;}
#t16_5061{left:124px;bottom:746px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t17_5061{left:124px;bottom:732px;letter-spacing:0.1px;}
#t18_5061{left:69px;bottom:718px;letter-spacing:0.1px;word-spacing:-0.47px;}
#t19_5061{left:443px;bottom:718px;}
#t1a_5061{left:124px;bottom:704px;letter-spacing:0.1px;}
#t1b_5061{left:69px;bottom:691px;letter-spacing:0.1px;word-spacing:-1.09px;}
#t1c_5061{left:124px;bottom:677px;letter-spacing:0.09px;}
#t1d_5061{left:370px;bottom:677px;letter-spacing:0.1px;}
#t1e_5061{left:69px;bottom:663px;letter-spacing:0.1px;word-spacing:-0.99px;}
#t1f_5061{left:124px;bottom:649px;letter-spacing:0.09px;}
#t1g_5061{left:364px;bottom:649px;letter-spacing:0.1px;}
#t1h_5061{left:69px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1i_5061{left:441px;bottom:636px;}
#t1j_5061{left:124px;bottom:622px;letter-spacing:0.1px;}
#t1k_5061{left:69px;bottom:608px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t1l_5061{left:124px;bottom:594px;letter-spacing:0.09px;}
#t1m_5061{left:359px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1n_5061{left:69px;bottom:581px;letter-spacing:0.1px;}
#t1o_5061{left:124px;bottom:567px;letter-spacing:0.1px;}
#t1p_5061{left:202px;bottom:567px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t1q_5061{left:69px;bottom:553px;letter-spacing:0.1px;word-spacing:-0.14px;}
#t1r_5061{left:124px;bottom:539px;letter-spacing:0.11px;}
#t1s_5061{left:159px;bottom:539px;letter-spacing:0.1px;}
#t1t_5061{left:69px;bottom:526px;letter-spacing:0.1px;}
#t1u_5061{left:124px;bottom:512px;letter-spacing:0.1px;}
#t1v_5061{left:202px;bottom:512px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t1w_5061{left:69px;bottom:498px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1x_5061{left:124px;bottom:484px;letter-spacing:0.08px;}
#t1y_5061{left:155px;bottom:484px;letter-spacing:0.1px;}
#t1z_5061{left:69px;bottom:471px;letter-spacing:0.1px;}
#t20_5061{left:438px;bottom:471px;}
#t21_5061{left:124px;bottom:457px;letter-spacing:0.1px;}
#t22_5061{left:69px;bottom:443px;letter-spacing:0.1px;}
#t23_5061{left:124px;bottom:429px;letter-spacing:0.1px;}
#t24_5061{left:202px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t25_5061{left:69px;bottom:416px;letter-spacing:0.08px;}
#t26_5061{left:87px;bottom:402px;letter-spacing:0.1px;}
#t27_5061{left:171px;bottom:402px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t28_5061{left:69px;bottom:388px;letter-spacing:0.09px;}
#t29_5061{left:290px;bottom:388px;letter-spacing:0.1px;}
#t2a_5061{left:69px;bottom:374px;letter-spacing:0.12px;}
#t2b_5061{left:124px;bottom:361px;letter-spacing:0.1px;}
#t2c_5061{left:352px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2d_5061{left:69px;bottom:347px;letter-spacing:0.11px;}
#t2e_5061{left:124px;bottom:333px;letter-spacing:0.1px;}
#t2f_5061{left:296px;bottom:333px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2g_5061{left:69px;bottom:319px;letter-spacing:0.09px;}
#t2h_5061{left:87px;bottom:306px;letter-spacing:0.1px;}
#t2i_5061{left:171px;bottom:306px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t2j_5061{left:69px;bottom:292px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t2k_5061{left:87px;bottom:278px;letter-spacing:0.09px;}
#t2l_5061{left:158px;bottom:278px;letter-spacing:0.1px;}
#t2m_5061{left:87px;bottom:264px;letter-spacing:0.11px;}
#t2n_5061{left:164px;bottom:264px;letter-spacing:0.09px;}
#t2o_5061{left:69px;bottom:251px;letter-spacing:0.1px;}
#t2p_5061{left:192px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2q_5061{left:69px;bottom:237px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2r_5061{left:149px;bottom:237px;letter-spacing:0.09px;word-spacing:0.04px;}
#t2s_5061{left:69px;bottom:223px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t2t_5061{left:87px;bottom:209px;letter-spacing:0.11px;}
#t2u_5061{left:170px;bottom:209px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2v_5061{left:87px;bottom:196px;letter-spacing:0.09px;}
#t2w_5061{left:158px;bottom:196px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2x_5061{left:87px;bottom:182px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2y_5061{left:288px;bottom:182px;letter-spacing:0.1px;}
#t2z_5061{left:87px;bottom:168px;letter-spacing:0.1px;}
#t30_5061{left:131px;bottom:168px;letter-spacing:0.1px;}
#t31_5061{left:87px;bottom:154px;letter-spacing:0.09px;}
#t32_5061{left:131px;bottom:154px;letter-spacing:0.1px;word-spacing:0.09px;}
#t33_5061{left:87px;bottom:141px;letter-spacing:0.09px;}
#t34_5061{left:307px;bottom:141px;letter-spacing:0.1px;}
#t35_5061{left:87px;bottom:127px;letter-spacing:0.09px;}
#t36_5061{left:374px;bottom:127px;letter-spacing:0.1px;word-spacing:0.1px;}
#t37_5061{left:490px;bottom:1089px;letter-spacing:0.09px;}
#t38_5061{left:840px;bottom:1089px;}
#t39_5061{left:508px;bottom:1076px;letter-spacing:0.09px;}
#t3a_5061{left:490px;bottom:1062px;letter-spacing:0.09px;}
#t3b_5061{left:774px;bottom:1062px;letter-spacing:0.1px;}
#t3c_5061{left:490px;bottom:1048px;letter-spacing:0.09px;}
#t3d_5061{left:542px;bottom:1048px;letter-spacing:0.1px;}
#t3e_5061{left:490px;bottom:1034px;letter-spacing:0.09px;}
#t3f_5061{left:567px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3g_5061{left:490px;bottom:1021px;letter-spacing:0.09px;}
#t3h_5061{left:627px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3i_5061{left:490px;bottom:1007px;letter-spacing:0.1px;}
#t3j_5061{left:593px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3k_5061{left:490px;bottom:993px;letter-spacing:0.09px;}
#t3l_5061{left:527px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3m_5061{left:490px;bottom:979px;letter-spacing:0.1px;}
#t3n_5061{left:594px;bottom:979px;letter-spacing:0.1px;}
#t3o_5061{left:490px;bottom:966px;letter-spacing:0.1px;}
#t3p_5061{left:589px;bottom:966px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3q_5061{left:490px;bottom:952px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3r_5061{left:552px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3s_5061{left:490px;bottom:938px;letter-spacing:0.09px;}
#t3t_5061{left:637px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3u_5061{left:490px;bottom:924px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t3v_5061{left:682px;bottom:924px;letter-spacing:0.09px;}
#t3w_5061{left:490px;bottom:911px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3x_5061{left:584px;bottom:911px;letter-spacing:0.1px;}
#t3y_5061{left:490px;bottom:897px;letter-spacing:0.09px;}
#t3z_5061{left:655px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t40_5061{left:490px;bottom:883px;letter-spacing:0.07px;word-spacing:0.02px;}
#t41_5061{left:541px;bottom:883px;letter-spacing:0.1px;word-spacing:0.1px;}
#t42_5061{left:490px;bottom:869px;letter-spacing:0.09px;}
#t43_5061{left:619px;bottom:869px;letter-spacing:0.1px;}
#t44_5061{left:472px;bottom:856px;letter-spacing:0.09px;}
#t45_5061{left:490px;bottom:842px;letter-spacing:0.08px;word-spacing:0.01px;}
#t46_5061{left:538px;bottom:842px;letter-spacing:0.1px;}
#t47_5061{left:490px;bottom:828px;letter-spacing:0.09px;}
#t48_5061{left:579px;bottom:828px;letter-spacing:0.1px;word-spacing:0.09px;}
#t49_5061{left:490px;bottom:814px;letter-spacing:0.09px;}
#t4a_5061{left:552px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4b_5061{left:472px;bottom:801px;letter-spacing:0.1px;}
#t4c_5061{left:490px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4d_5061{left:605px;bottom:787px;letter-spacing:0.1px;}
#t4e_5061{left:490px;bottom:773px;letter-spacing:0.09px;}
#t4f_5061{left:508px;bottom:759px;letter-spacing:0.09px;}
#t4g_5061{left:594px;bottom:759px;letter-spacing:0.1px;}
#t4h_5061{left:508px;bottom:746px;letter-spacing:0.09px;}
#t4i_5061{left:589px;bottom:746px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4j_5061{left:508px;bottom:732px;letter-spacing:0.09px;}
#t4k_5061{left:640px;bottom:732px;letter-spacing:0.1px;}
#t4l_5061{left:508px;bottom:718px;letter-spacing:0.11px;}
#t4m_5061{left:537px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4n_5061{left:508px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4o_5061{left:602px;bottom:704px;letter-spacing:0.1px;}
#t4p_5061{left:508px;bottom:691px;letter-spacing:0.1px;}
#t4q_5061{left:592px;bottom:691px;letter-spacing:0.1px;}
#t4r_5061{left:508px;bottom:677px;letter-spacing:0.1px;}
#t4s_5061{left:603px;bottom:677px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t4t_5061{left:490px;bottom:663px;letter-spacing:0.09px;}
#t4u_5061{left:671px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4v_5061{left:508px;bottom:649px;letter-spacing:0.1px;}
#t4w_5061{left:608px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5061{left:508px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4y_5061{left:710px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4z_5061{left:508px;bottom:622px;letter-spacing:0.1px;}
#t50_5061{left:610px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5061{left:490px;bottom:608px;letter-spacing:0.1px;word-spacing:0.01px;}
#t52_5061{left:597px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5061{left:490px;bottom:594px;letter-spacing:0.09px;}
#t54_5061{left:589px;bottom:594px;letter-spacing:0.1px;word-spacing:0.1px;}
#t55_5061{left:508px;bottom:581px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t56_5061{left:684px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t57_5061{left:508px;bottom:567px;letter-spacing:0.1px;}
#t58_5061{left:598px;bottom:567px;letter-spacing:0.1px;}
#t59_5061{left:508px;bottom:553px;letter-spacing:0.09px;}
#t5a_5061{left:699px;bottom:553px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5b_5061{left:490px;bottom:539px;letter-spacing:0.1px;}
#t5c_5061{left:558px;bottom:539px;letter-spacing:0.1px;}
#t5d_5061{left:508px;bottom:526px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5e_5061{left:573px;bottom:526px;letter-spacing:0.1px;word-spacing:0.1px;}
#t5f_5061{left:508px;bottom:512px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t5g_5061{left:634px;bottom:512px;letter-spacing:0.1px;}
#t5h_5061{left:490px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5i_5061{left:644px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5j_5061{left:490px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5061{left:584px;bottom:484px;letter-spacing:0.1px;}
#t5l_5061{left:490px;bottom:471px;letter-spacing:0.12px;}
#t5m_5061{left:635px;bottom:471px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5n_5061{left:490px;bottom:457px;letter-spacing:0.1px;}
#t5o_5061{left:472px;bottom:443px;letter-spacing:0.1px;}
#t5p_5061{left:490px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5q_5061{left:508px;bottom:416px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5r_5061{left:610px;bottom:416px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5s_5061{left:508px;bottom:402px;letter-spacing:0.09px;}
#t5t_5061{left:644px;bottom:402px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5u_5061{left:490px;bottom:388px;letter-spacing:0.09px;}
#t5v_5061{left:654px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5w_5061{left:508px;bottom:374px;letter-spacing:0.09px;}
#t5x_5061{left:601px;bottom:374px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5y_5061{left:508px;bottom:361px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5z_5061{left:594px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t60_5061{left:490px;bottom:347px;letter-spacing:0.1px;}
#t61_5061{left:580px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t62_5061{left:490px;bottom:333px;letter-spacing:0.09px;}
#t63_5061{left:679px;bottom:333px;letter-spacing:0.1px;}
#t64_5061{left:490px;bottom:319px;letter-spacing:0.1px;word-spacing:0.01px;}
#t65_5061{left:597px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t66_5061{left:490px;bottom:306px;letter-spacing:0.09px;}
#t67_5061{left:588px;bottom:306px;letter-spacing:0.1px;word-spacing:0.09px;}
#t68_5061{left:490px;bottom:292px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t69_5061{left:622px;bottom:292px;letter-spacing:0.1px;}
#t6a_5061{left:490px;bottom:278px;letter-spacing:0.08px;}
#t6b_5061{left:516px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6c_5061{left:490px;bottom:264px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t6d_5061{left:508px;bottom:251px;letter-spacing:0.09px;}
#t6e_5061{left:593px;bottom:251px;letter-spacing:0.09px;}
#t6f_5061{left:508px;bottom:237px;letter-spacing:0.09px;}
#t6g_5061{left:606px;bottom:237px;letter-spacing:0.1px;}
#t6h_5061{left:490px;bottom:223px;letter-spacing:0.09px;}
#t6i_5061{left:620px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6j_5061{left:490px;bottom:209px;letter-spacing:0.1px;}
#t6k_5061{left:651px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6l_5061{left:490px;bottom:196px;letter-spacing:0.09px;}
#t6m_5061{left:548px;bottom:196px;letter-spacing:0.1px;}
#t6n_5061{left:490px;bottom:182px;letter-spacing:0.08px;}
#t6o_5061{left:587px;bottom:182px;letter-spacing:0.09px;word-spacing:0.1px;}
#t6p_5061{left:490px;bottom:168px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6q_5061{left:561px;bottom:168px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6r_5061{left:490px;bottom:154px;letter-spacing:0.1px;}
#t6s_5061{left:472px;bottom:141px;letter-spacing:0.1px;}
#t6t_5061{left:707px;bottom:141px;letter-spacing:0.09px;word-spacing:0.05px;}
#t6u_5061{left:472px;bottom:127px;letter-spacing:0.1px;}
#t6v_5061{left:490px;bottom:113px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t6w_5061{left:574px;bottom:113px;letter-spacing:0.09px;}

.s1_5061{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_5061{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s3_5061{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5061" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5061Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5061" style="-webkit-user-select: none;"><object width="935" height="1210" data="5061/5061.svg" type="image/svg+xml" id="pdf5061" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5061" class="t s1_5061">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span><span id="t2_5061" class="t s1_5061">Index -37 </span>
<span id="t3_5061" class="t s2_5061">INDEX </span>
<span id="t4_5061" class="t s1_5061">VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD—Fused Negative </span>
<span id="t5_5061" class="t s1_5061">Multiply-Subtract of Scalar Double-Precision Floating-Point </span>
<span id="t6_5061" class="t s1_5061">Values</span><span id="t7_5061" class="t s3_5061">, Vol.2-5-319 </span>
<span id="t8_5061" class="t s1_5061">VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS—Fused Negative </span>
<span id="t9_5061" class="t s1_5061">Multiply-Subtract of Scalar Single Precision Floating-Point </span>
<span id="ta_5061" class="t s1_5061">Values</span><span id="tb_5061" class="t s3_5061">, Vol.2-5-322 </span>
<span id="tc_5061" class="t s1_5061">VFPCLASSPD—Tests Types of Packed Float64 Values</span><span id="td_5061" class="t s3_5061">, Vol.2-5-325 </span>
<span id="te_5061" class="t s1_5061">VFPCLASSPH—Test Types of Packed FP16 Values</span><span id="tf_5061" class="t s3_5061">, Vol.2-5-328 </span>
<span id="tg_5061" class="t s1_5061">VFPCLASSPS—Tests Types of Packed Float32 Values</span><span id="th_5061" class="t s3_5061">, Vol.2-5-331 </span>
<span id="ti_5061" class="t s1_5061">VFPCLASSSD—Tests Type of a Scalar Float64 Value</span><span id="tj_5061" class="t s3_5061">, Vol.2-5-333 </span>
<span id="tk_5061" class="t s1_5061">VFPCLASSSH—Test Types of Scalar FP16 Values</span><span id="tl_5061" class="t s3_5061">, Vol.2-5-335 </span>
<span id="tm_5061" class="t s1_5061">VFPCLASSSS—Tests Type of a Scalar Float32 Value</span><span id="tn_5061" class="t s3_5061">, Vol.2-5-336 </span>
<span id="to_5061" class="t s1_5061">VGATHERDPD/VGATHERQPD—Gather Packed Double Precision </span>
<span id="tp_5061" class="t s1_5061">Floating-Point Values Using Signed Dword/Qword Indices</span><span id="tq_5061" class="t s3_5061">, </span>
<span id="tr_5061" class="t s3_5061">Vol.2-5-338 </span>
<span id="ts_5061" class="t s1_5061">VGATHERDPS/VGATHERDPD—Gather Packed Single, Packed Double with </span>
<span id="tt_5061" class="t s1_5061">Signed Dword</span><span id="tu_5061" class="t s3_5061">, Vol.2-5-346 </span>
<span id="tv_5061" class="t s1_5061">VGATHERDPS/VGATHERQPS—Gather Packed SP FP values Using Signed </span>
<span id="tw_5061" class="t s1_5061">Dword/Qword Indices</span><span id="tx_5061" class="t s3_5061">, Vol.2-5-342 </span>
<span id="ty_5061" class="t s1_5061">VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QP </span>
<span id="tz_5061" class="t s1_5061">D - Sparse Prefetch Packed SP/DP Data Values with Signed </span>
<span id="t10_5061" class="t s1_5061">Dword, Signed Qword Indices Using T1 Hint</span><span id="t11_5061" class="t s3_5061">, Vol.1-6-14 </span>
<span id="t12_5061" class="t s1_5061">VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with </span>
<span id="t13_5061" class="t s1_5061">Signed Qword Indices</span><span id="t14_5061" class="t s3_5061">, Vol.2-5-349 </span>
<span id="t15_5061" class="t s1_5061">VGETEXPPD—Convert Exponents of Packed Double Precision </span>
<span id="t16_5061" class="t s1_5061">Floating-Point Values to Double Precision Floating-Point Values </span>
<span id="t17_5061" class="t s3_5061">, Vol.2-5-352 </span>
<span id="t18_5061" class="t s1_5061">VGETEXPPH—Convert Exponents of Packed FP16 Values to FP16 Values</span><span id="t19_5061" class="t s3_5061">, </span>
<span id="t1a_5061" class="t s3_5061">Vol.2-5-355 </span>
<span id="t1b_5061" class="t s1_5061">VGETEXPPS—Convert Exponents of Packed Single Precision Floating-Point </span>
<span id="t1c_5061" class="t s1_5061">Values to Single Precision Floating-Point Values</span><span id="t1d_5061" class="t s3_5061">, Vol.2-5-358 </span>
<span id="t1e_5061" class="t s1_5061">VGETEXPSD—Convert Exponents of Scalar Double Precision Floating-Point </span>
<span id="t1f_5061" class="t s1_5061">Value to Double Precision Floating-Point Value</span><span id="t1g_5061" class="t s3_5061">, Vol.2-5-362 </span>
<span id="t1h_5061" class="t s1_5061">VGETEXPSH—Convert Exponents of Scalar FP16 Values to FP16 Values</span><span id="t1i_5061" class="t s3_5061">, </span>
<span id="t1j_5061" class="t s3_5061">Vol.2-5-364 </span>
<span id="t1k_5061" class="t s1_5061">VGETEXPSS—Convert Exponents of Scalar Single Precision Floating-Point </span>
<span id="t1l_5061" class="t s1_5061">Value to Single Precision Floating-Point Value</span><span id="t1m_5061" class="t s3_5061">, Vol.2-5-366 </span>
<span id="t1n_5061" class="t s1_5061">VGETMANTPD—Extract Float64 Vector of Normalized Mantissas From </span>
<span id="t1o_5061" class="t s1_5061">Float64 Vector</span><span id="t1p_5061" class="t s3_5061">, Vol.2-5-368 </span>
<span id="t1q_5061" class="t s1_5061">VGETMANTPH—Extract FP16 Vector of Normalized Mantissas from FP16 </span>
<span id="t1r_5061" class="t s1_5061">Vector</span><span id="t1s_5061" class="t s3_5061">, Vol.2-5-372 </span>
<span id="t1t_5061" class="t s1_5061">VGETMANTPS—Extract Float32 Vector of Normalized Mantissas From </span>
<span id="t1u_5061" class="t s1_5061">Float32 Vector</span><span id="t1v_5061" class="t s3_5061">, Vol.2-5-376 </span>
<span id="t1w_5061" class="t s1_5061">VGETMANTSD—Extract Float64 of Normalized Mantissas From Float64 </span>
<span id="t1x_5061" class="t s1_5061">Scalar</span><span id="t1y_5061" class="t s3_5061">, Vol.2-5-379 </span>
<span id="t1z_5061" class="t s1_5061">VGETMANTSH—Extract FP16 of Normalized Mantissa from FP16 Scalar</span><span id="t20_5061" class="t s3_5061">, </span>
<span id="t21_5061" class="t s3_5061">Vol.2-5-381 </span>
<span id="t22_5061" class="t s1_5061">VGETMANTSS—Extract Float32 Vector of Normalized Mantissa From </span>
<span id="t23_5061" class="t s1_5061">Float32 Vector</span><span id="t24_5061" class="t s3_5061">, Vol.2-5-383 </span>
<span id="t25_5061" class="t s1_5061">VIF (virtual interrupt) flag </span>
<span id="t26_5061" class="t s1_5061">EFLAGS register</span><span id="t27_5061" class="t s3_5061">, Vol.3-2-11, Vol.1-23-6, Vol.1-23-7 </span>
<span id="t28_5061" class="t s1_5061">VIF (virtual interrupt) flag, EFLAGS register</span><span id="t29_5061" class="t s3_5061">, Vol.1-3-17 </span>
<span id="t2a_5061" class="t s1_5061">VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERT </span>
<span id="t2b_5061" class="t s1_5061">F64x4—Insert Packed Floating-Point Values</span><span id="t2c_5061" class="t s3_5061">, Vol.2-5-385 </span>
<span id="t2d_5061" class="t s1_5061">VINSERTI128/VINSERTI32x4/VINSERTI64x2/VINSERTI32x8/VINSERTI64 </span>
<span id="t2e_5061" class="t s1_5061">x4—Insert Packed Integer Values</span><span id="t2f_5061" class="t s3_5061">, Vol.2-5-389 </span>
<span id="t2g_5061" class="t s1_5061">VIP (virtual interrupt pending) flag </span>
<span id="t2h_5061" class="t s1_5061">EFLAGS register</span><span id="t2i_5061" class="t s3_5061">, Vol.1-3-17, Vol.3-2-11, Vol.1-23-6, Vol.1-23-7 </span>
<span id="t2j_5061" class="t s1_5061">Virtual 8086 mode </span>
<span id="t2k_5061" class="t s1_5061">description of</span><span id="t2l_5061" class="t s3_5061">, Vol.1-3-17 </span>
<span id="t2m_5061" class="t s1_5061">memory model</span><span id="t2n_5061" class="t s3_5061">, Vol.1-3-7, Vol.1-3-8 </span>
<span id="t2o_5061" class="t s1_5061">Virtual Machine Monitor</span><span id="t2p_5061" class="t s3_5061">, Vol.1-6-1 </span>
<span id="t2q_5061" class="t s1_5061">Virtual memory</span><span id="t2r_5061" class="t s3_5061">, Vol.3-2-6, Vol.3-3-1, Vol.3-3-2 </span>
<span id="t2s_5061" class="t s1_5061">Virtual-8086 mode </span>
<span id="t2t_5061" class="t s1_5061">8086 emulation</span><span id="t2u_5061" class="t s3_5061">, Vol.3-21-1 </span>
<span id="t2v_5061" class="t s1_5061">description of</span><span id="t2w_5061" class="t s3_5061">, Vol.3-21-5 </span>
<span id="t2x_5061" class="t s1_5061">emulating 8086 operating system calls</span><span id="t2y_5061" class="t s3_5061">, Vol.3-21-18 </span>
<span id="t2z_5061" class="t s1_5061">enabling</span><span id="t30_5061" class="t s3_5061">, Vol.3-21-6 </span>
<span id="t31_5061" class="t s1_5061">entering</span><span id="t32_5061" class="t s3_5061">, Vol.3-21-8 </span>
<span id="t33_5061" class="t s1_5061">exception and interrupt handling overview</span><span id="t34_5061" class="t s3_5061">, Vol.3-21-11 </span>
<span id="t35_5061" class="t s1_5061">exceptions and interrupts, handling through a task gate</span><span id="t36_5061" class="t s3_5061">, Vol.3-21-14 </span>
<span id="t37_5061" class="t s1_5061">exceptions and interrupts, handling through a trap or interrupt gate</span><span id="t38_5061" class="t s3_5061">, </span>
<span id="t39_5061" class="t s3_5061">Vol.3-21-12 </span>
<span id="t3a_5061" class="t s1_5061">handling exceptions and interrupts through a task gate</span><span id="t3b_5061" class="t s3_5061">, Vol.3-21-14 </span>
<span id="t3c_5061" class="t s1_5061">interrupts</span><span id="t3d_5061" class="t s3_5061">, Vol.3-21-6 </span>
<span id="t3e_5061" class="t s1_5061">introduction to</span><span id="t3f_5061" class="t s3_5061">, Vol.3-2-8 </span>
<span id="t3g_5061" class="t s1_5061">IOPL sensitive instructions</span><span id="t3h_5061" class="t s3_5061">, Vol.3-21-10 </span>
<span id="t3i_5061" class="t s1_5061">I/O-port-mapped I/O</span><span id="t3j_5061" class="t s3_5061">, Vol.3-21-11 </span>
<span id="t3k_5061" class="t s1_5061">leaving</span><span id="t3l_5061" class="t s3_5061">, Vol.3-21-9 </span>
<span id="t3m_5061" class="t s1_5061">memory mapped I/O</span><span id="t3n_5061" class="t s3_5061">, Vol.3-21-11 </span>
<span id="t3o_5061" class="t s1_5061">native 16-bit mode</span><span id="t3p_5061" class="t s3_5061">, Vol.3-22-1 </span>
<span id="t3q_5061" class="t s1_5061">overview of</span><span id="t3r_5061" class="t s3_5061">, Vol.3-21-1 </span>
<span id="t3s_5061" class="t s1_5061">paging of virtual-8086 tasks</span><span id="t3t_5061" class="t s3_5061">, Vol.3-21-7 </span>
<span id="t3u_5061" class="t s1_5061">protection within a virtual-8086 task</span><span id="t3v_5061" class="t s3_5061">, Vol.3-21-8 </span>
<span id="t3w_5061" class="t s1_5061">special I/O buffers</span><span id="t3x_5061" class="t s3_5061">, Vol.3-21-11 </span>
<span id="t3y_5061" class="t s1_5061">structure of a virtual-8086 task</span><span id="t3z_5061" class="t s3_5061">, Vol.3-21-7 </span>
<span id="t40_5061" class="t s1_5061">virtual I/O</span><span id="t41_5061" class="t s3_5061">, Vol.3-21-10 </span>
<span id="t42_5061" class="t s1_5061">VM flag, EFLAGS register</span><span id="t43_5061" class="t s3_5061">, Vol.3-2-10 </span>
<span id="t44_5061" class="t s1_5061">Virtual-8086 tasks </span>
<span id="t45_5061" class="t s1_5061">paging of</span><span id="t46_5061" class="t s3_5061">, Vol.3-21-7 </span>
<span id="t47_5061" class="t s1_5061">protection within</span><span id="t48_5061" class="t s3_5061">, Vol.3-21-8 </span>
<span id="t49_5061" class="t s1_5061">structure of</span><span id="t4a_5061" class="t s3_5061">, Vol.3-21-7 </span>
<span id="t4b_5061" class="t s1_5061">VM entries </span>
<span id="t4c_5061" class="t s1_5061">basic VM-entry checks</span><span id="t4d_5061" class="t s3_5061">, Vol.3-27-2 </span>
<span id="t4e_5061" class="t s1_5061">checking guest state </span>
<span id="t4f_5061" class="t s1_5061">control registers</span><span id="t4g_5061" class="t s3_5061">, Vol.3-27-8 </span>
<span id="t4h_5061" class="t s1_5061">debug registers</span><span id="t4i_5061" class="t s3_5061">, Vol.3-27-8 </span>
<span id="t4j_5061" class="t s1_5061">descriptor-table registers</span><span id="t4k_5061" class="t s3_5061">, Vol.3-27-12 </span>
<span id="t4l_5061" class="t s1_5061">MSRs</span><span id="t4m_5061" class="t s3_5061">, Vol.3-27-8 </span>
<span id="t4n_5061" class="t s1_5061">non-register state</span><span id="t4o_5061" class="t s3_5061">, Vol.3-27-13 </span>
<span id="t4p_5061" class="t s1_5061">RIP and RFLAGS</span><span id="t4q_5061" class="t s3_5061">, Vol.3-27-12 </span>
<span id="t4r_5061" class="t s1_5061">segment registers</span><span id="t4s_5061" class="t s3_5061">, Vol.3-27-10 </span>
<span id="t4t_5061" class="t s1_5061">checks on controls, host-state area</span><span id="t4u_5061" class="t s3_5061">, Vol.3-27-2 </span>
<span id="t4v_5061" class="t s1_5061">registers and MSRs</span><span id="t4w_5061" class="t s3_5061">, Vol.3-27-7 </span>
<span id="t4x_5061" class="t s1_5061">segment and descriptor-table registers</span><span id="t4y_5061" class="t s3_5061">, Vol.3-27-7 </span>
<span id="t4z_5061" class="t s1_5061">VMX control checks</span><span id="t50_5061" class="t s3_5061">, Vol.3-27-2 </span>
<span id="t51_5061" class="t s1_5061">exit-reason numbers</span><span id="t52_5061" class="t s3_5061">, Vol.1-C-1 </span>
<span id="t53_5061" class="t s1_5061">loading guest state</span><span id="t54_5061" class="t s3_5061">, Vol.3-27-15 </span>
<span id="t55_5061" class="t s1_5061">control and debug registers, MSRs</span><span id="t56_5061" class="t s3_5061">, Vol.3-27-15 </span>
<span id="t57_5061" class="t s1_5061">RIP, RSP, RFLAGS</span><span id="t58_5061" class="t s3_5061">, Vol.3-27-17 </span>
<span id="t59_5061" class="t s1_5061">segment &amp; descriptor-table registers</span><span id="t5a_5061" class="t s3_5061">, Vol.3-27-17 </span>
<span id="t5b_5061" class="t s1_5061">loading MSRs</span><span id="t5c_5061" class="t s3_5061">, Vol.3-27-18 </span>
<span id="t5d_5061" class="t s1_5061">failure cases</span><span id="t5e_5061" class="t s3_5061">, Vol.3-27-18 </span>
<span id="t5f_5061" class="t s1_5061">VM-entry MSR-load area</span><span id="t5g_5061" class="t s3_5061">, Vol.3-27-18 </span>
<span id="t5h_5061" class="t s1_5061">overview of failure conditions</span><span id="t5i_5061" class="t s3_5061">, Vol.3-27-1 </span>
<span id="t5j_5061" class="t s1_5061">overview of steps</span><span id="t5k_5061" class="t s3_5061">, Vol.3-27-1 </span>
<span id="t5l_5061" class="t s1_5061">VMLAUNCH and VMRESUME</span><span id="t5m_5061" class="t s3_5061">, Vol.3-27-1 </span>
<span id="t5n_5061" class="t s1_5061">See also: VMCS, VMM, VM exits </span>
<span id="t5o_5061" class="t s1_5061">VM exits </span>
<span id="t5p_5061" class="t s1_5061">architectural state </span>
<span id="t5q_5061" class="t s1_5061">existing before exit</span><span id="t5r_5061" class="t s3_5061">, Vol.3-28-1 </span>
<span id="t5s_5061" class="t s1_5061">updating state before exit</span><span id="t5t_5061" class="t s3_5061">, Vol.3-28-1 </span>
<span id="t5u_5061" class="t s1_5061">basic VM-exit information fields</span><span id="t5v_5061" class="t s3_5061">, Vol.3-28-4 </span>
<span id="t5w_5061" class="t s1_5061">basic exit reasons</span><span id="t5x_5061" class="t s3_5061">, Vol.3-28-4 </span>
<span id="t5y_5061" class="t s1_5061">exit qualification</span><span id="t5z_5061" class="t s3_5061">, Vol.3-28-4 </span>
<span id="t60_5061" class="t s1_5061">exception bitmap</span><span id="t61_5061" class="t s3_5061">, Vol.3-28-1 </span>
<span id="t62_5061" class="t s1_5061">exceptions (faults, traps, and aborts)</span><span id="t63_5061" class="t s3_5061">, Vol.3-26-5 </span>
<span id="t64_5061" class="t s1_5061">exit-reason numbers</span><span id="t65_5061" class="t s3_5061">, Vol.1-C-1 </span>
<span id="t66_5061" class="t s1_5061">external interrupts</span><span id="t67_5061" class="t s3_5061">, Vol.3-26-6 </span>
<span id="t68_5061" class="t s1_5061">IA-32 faults and VM exits</span><span id="t69_5061" class="t s3_5061">, Vol.3-26-1 </span>
<span id="t6a_5061" class="t s1_5061">INITs</span><span id="t6b_5061" class="t s3_5061">, Vol.3-26-6 </span>
<span id="t6c_5061" class="t s1_5061">instructions that cause: </span>
<span id="t6d_5061" class="t s1_5061">conditional exits</span><span id="t6e_5061" class="t s3_5061">, Vol.3-26-2 </span>
<span id="t6f_5061" class="t s1_5061">unconditional exits</span><span id="t6g_5061" class="t s3_5061">, Vol.3-26-2 </span>
<span id="t6h_5061" class="t s1_5061">interrupt-window exiting</span><span id="t6i_5061" class="t s3_5061">, Vol.3-26-7 </span>
<span id="t6j_5061" class="t s1_5061">non-maskable interrupts (NMIs)</span><span id="t6k_5061" class="t s3_5061">, Vol.3-26-6 </span>
<span id="t6l_5061" class="t s1_5061">page faults</span><span id="t6m_5061" class="t s3_5061">, Vol.3-26-6 </span>
<span id="t6n_5061" class="t s1_5061">start-up IPIs (SIPIs)</span><span id="t6o_5061" class="t s3_5061">, Vol.3-26-6 </span>
<span id="t6p_5061" class="t s1_5061">task switches</span><span id="t6q_5061" class="t s3_5061">, Vol.3-26-6 </span>
<span id="t6r_5061" class="t s1_5061">See also: VMCS, VMM, VM entries </span>
<span id="t6s_5061" class="t s1_5061">VM (virtual 8086 mode) flag, EFLAGS register</span><span id="t6t_5061" class="t s3_5061">, Vol.1-3-17, Vol.2-3-538 </span>
<span id="t6u_5061" class="t s1_5061">VM (virtual-8086 mode) flag </span>
<span id="t6v_5061" class="t s1_5061">EFLAGS register</span><span id="t6w_5061" class="t s3_5061">, Vol.3-2-8, Vol.3-2-10 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
