<stg><name>Merger_Pipeline_VITIS_LOOP_410_1</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %fifo_in_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %fifo_in_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond:0 %specpipeline_ln411 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 1, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln411"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond:1 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.cond:2 %tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %fifo_out, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="257" op_2_bw="32">
<![CDATA[
for.cond:3 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i257P0A, i257 %fifo_in_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="257" op_2_bw="32">
<![CDATA[
for.cond:4 %tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i257P0A, i257 %fifo_in_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:5 %and_ln412 = and i1 %tmp_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:6 %and_ln412_1 = and i1 %and_ln412, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln412_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:7 %br_ln413 = br i1 %and_ln412_1, void %if.end, void %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="258" op_0_bw="258" op_1_bw="257" op_2_bw="0">
<![CDATA[
arrayctor.loop:0 %fifo_in_0_read = nbread i258 @_ssdm_op_NbRead.ap_fifo.volatile.i257P0A, i257 %fifo_in_0

]]></Node>
<StgValue><ssdm name="fifo_in_0_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="258">
<![CDATA[
arrayctor.loop:1 %p_vld2 = extractvalue i258 %fifo_in_0_read

]]></Node>
<StgValue><ssdm name="p_vld2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="257" op_0_bw="258">
<![CDATA[
arrayctor.loop:2 %p_s = extractvalue i258 %fifo_in_0_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="257">
<![CDATA[
arrayctor.loop:3 %elem_val_M_elems = trunc i257 %p_s

]]></Node>
<StgValue><ssdm name="elem_val_M_elems"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop:4 %br_ln78 = br i1 %p_vld2, void %_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31, void %if.then.i.i28

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i28:0 %elem_val_M_elems_1 = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="elem_val_M_elems_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i28:1 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i28:2 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_s, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i28:3 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_s, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i28:4 %br_ln78 = br void %_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:0 %empty_64 = phi i32 %elem_val_M_elems_1, void %if.then.i.i28, i32 0, void %arrayctor.loop

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:1 %empty_65 = phi i32 %tmp_5, void %if.then.i.i28, i32 0, void %arrayctor.loop

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:2 %empty_66 = phi i32 %tmp_6, void %if.then.i.i28, i32 0, void %arrayctor.loop

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:3 %empty_67 = phi i32 %tmp_7, void %if.then.i.i28, i32 0, void %arrayctor.loop

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="258" op_0_bw="258" op_1_bw="257" op_2_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:4 %fifo_in_1_read = nbread i258 @_ssdm_op_NbRead.ap_fifo.volatile.i257P0A, i257 %fifo_in_1

]]></Node>
<StgValue><ssdm name="fifo_in_1_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="258">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:5 %p_vld = extractvalue i258 %fifo_in_1_read

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="257" op_0_bw="258">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:6 %p_1 = extractvalue i258 %fifo_in_1_read

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="257">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:7 %elem_val_M_elems_2 = trunc i257 %p_1

]]></Node>
<StgValue><ssdm name="elem_val_M_elems_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31:8 %br_ln78 = br i1 %p_vld, void %for.inc, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:0 %elem_val_M_elems_3 = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="elem_val_M_elems_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:1 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:2 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:3 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %p_1, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:4 %br_ln78 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:0 %empty = phi i32 %elem_val_M_elems_3, void %if.then.i.i, i32 0, void %_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %empty_60 = phi i32 %tmp_3, void %if.then.i.i, i32 0, void %_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:2 %empty_61 = phi i32 %tmp_4, void %if.then.i.i, i32 0, void %_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:3 %empty_62 = phi i32 %tmp_s, void %if.then.i.i, i32 0, void %_ZN4tapa7istreamINS_5vec_tIfLi8EEEE8try_readERS2_.exit31

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="96" op_0_bw="96" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:4 %tmp_8 = partselect i96 @_ssdm_op_PartSelect.i96.i257.i32.i32, i257 %p_1, i32 160, i32 255

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="96" op_0_bw="96" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:5 %tmp_9 = partselect i96 @_ssdm_op_PartSelect.i96.i257.i32.i32, i257 %p_s, i32 160, i32 255

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="96" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="96" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
for.inc:6 %p_0 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i96.i32.i32.i32.i32.i32.i96.i32.i32.i32.i32.i32, i1 0, i96 %tmp_8, i32 %empty_62, i32 %empty_61, i32 %empty_60, i32 %empty, i32 %elem_val_M_elems_2, i96 %tmp_9, i32 %empty_67, i32 %empty_66, i32 %empty_65, i32 %empty_64, i32 %elem_val_M_elems

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
for.inc:7 %empty_63 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P0A, i513 %fifo_out, i513 %p_0

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc:8 %br_ln424 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln410 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
