#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 28 10:48:45 2025
# Process ID: 7260
# Current directory: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17264 C:\Users\97253\OneDrive - Ariel University\Desktop\VHDL\VHDL\FFT\FFT_FPGA\FFT_FPGA.xpr
# Log file: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/vivado.log
# Journal file: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 731.820 ; gain = 104.199
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_selfcheck' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fft_selfcheck_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xelab -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_selfcheck_behav -key {Behavioral:sim_1:Functional:tb_fft_selfcheck} -tclbatch {tb_fft_selfcheck.tcl} -view {{C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
source tb_fft_selfcheck.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Starting initialization sequence
Time: 5 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 15 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 25 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 35 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 45 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 55 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 65 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 75 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 85 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 95 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: ========================================
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Starting Self-Checking FFT Testbench
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ========================================
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: TEST: Impulse - DC Component
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 100 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 105 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 110 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 115 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 120 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 125 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 130 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 135 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 140 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 145 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 155 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 165 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 175 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 185 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 195 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 205 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 215 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 225 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 235 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 245 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 255 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 265 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 275 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 285 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 295 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 325 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 355 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_selfcheck_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 738.801 ; gain = 0.000
run all
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 1315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: FFT[0] = 2047 (expected ~2047)
Time: 1395 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ? Test PASSED: Impulse - DC Component
Time: 1395 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: 
Time: 1395 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 1495 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: TEST: Sine k=1 - Bin 1 Imaginary
Time: 1495 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 1495 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 1495 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1500 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1505 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1510 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1515 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1520 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1525 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1530 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1535 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1540 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 1545 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 1555 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 1565 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 1575 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 1585 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 1595 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 1605 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 1615 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 1625 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 1635 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 1645 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 1655 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 1665 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 1675 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 1685 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 1695 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 1705 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 1715 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 1745 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 2705 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: FFT[1] = -16383 (expected ~-16384)
Time: 2785 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ? Test PASSED: Sine k=1 - Bin 1 Imaginary
Time: 2785 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: 
Time: 2785 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 2885 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: TEST: Sine k=1 - Bin 15 Imaginary (mirror)
Time: 2885 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 2885 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 2885 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2890 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2895 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2900 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2905 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2910 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2915 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2920 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2925 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2930 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 2935 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 2945 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 2955 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 2965 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 2975 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 2985 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 2995 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 3005 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 3015 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 3025 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 3035 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 3045 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 3055 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 3065 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 3075 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 3085 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 3095 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 3105 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 3135 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 4095 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: FFT[15] = 16380 (expected ~16384)
Time: 4175 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ? Test PASSED: Sine k=1 - Bin 15 Imaginary (mirror)
Time: 4175 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: 
Time: 4175 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 4275 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: TEST: Square Wave - DC Component
Time: 4275 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 4275 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 4275 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4280 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4285 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4290 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4295 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4300 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4310 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 4320 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 4325 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 4335 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 4345 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 4355 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 4365 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 4375 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 4385 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 4395 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 4405 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 4415 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 4425 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 4435 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 4445 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 4455 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 4465 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 4475 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 4485 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 4495 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 4525 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 5485 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: FFT[0] = 16383 (expected ~16384)
Time: 5565 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ? Test PASSED: Square Wave - DC Component
Time: 5565 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: 
Time: 5565 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 5665 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: TEST: Sine k=1 - Bin 2 should be ~0
Time: 5665 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ================================================
Time: 5665 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 5665 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5670 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5675 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5680 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5685 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5690 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5695 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5700 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5705 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 5710 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 5715 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 5725 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 5735 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 5745 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 5755 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 5765 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 5775 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 5785 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 5795 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 5805 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 5815 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 5825 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 5835 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 5845 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 5855 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 5865 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 5875 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 5885 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 5915 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 6875 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: FFT[2] = 0 (expected ~0)
Time: 6955 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ? Test PASSED: Sine k=1 - Bin 2 should be ~0
Time: 6955 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: 
Time: 6955 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ========================================
Time: 7055 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Test Summary:
Time: 7055 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   Passed: 5
Time: 7055 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   Failed: 0
Time: 7055 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ALL TESTS PASSED! ?
Time: 7055 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ========================================
Time: 7055 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_selfcheck' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fft_selfcheck_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fft_selfcheck'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xelab -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.fft_controller [fft_controller_default]
Compiling architecture rtl of entity xil_defaultlib.ram_dual_port [ram_dual_port_default]
Compiling architecture rtl of entity xil_defaultlib.twiddle_rom [twiddle_rom_default]
Compiling architecture rtl of entity xil_defaultlib.fixed_mult [fixed_mult_default]
Compiling architecture rtl of entity xil_defaultlib.butterfly [butterfly_default]
Compiling architecture rtl of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.tb_fft_selfcheck
Built simulation snapshot tb_fft_selfcheck_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_selfcheck_behav -key {Behavioral:sim_1:Functional:tb_fft_selfcheck} -tclbatch {tb_fft_selfcheck.tcl} -view {{C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
source tb_fft_selfcheck.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Starting initialization sequence
Time: 5 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 15 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 25 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 35 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 45 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 55 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 65 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 75 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 85 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 95 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting 16-Point FFT Self-Checking Testbench
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RUNNING EXPERIMENT: Impulse Response
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 100 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 105 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 110 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 115 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 120 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 125 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 130 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 135 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 140 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 145 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 155 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 165 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 175 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 185 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 195 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 205 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 215 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 225 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 235 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 245 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 255 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 255 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: INIT: Writing sample 10
Time: 265 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 275 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 285 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 295 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 325 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_selfcheck_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 759.340 ; gain = 4.754
run all
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 1215 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: >>> FFT calculation completed.
Time: 1275 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Error:   FAIL: Bin 0 (Real) = 4095 (expected ~2047, diff=2048)
Time: 1295 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 1295 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RUNNING EXPERIMENT: Sine Wave k=1
Time: 1295 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 1295 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 1295 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1300 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1310 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1320 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1325 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1330 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1335 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1340 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 1345 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 1355 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 1365 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 1375 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 1385 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 1395 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 1405 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 1415 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 1425 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 1435 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 1445 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 1445 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: INIT: Writing sample 10
Time: 1455 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 1465 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 1475 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 1485 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 1495 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 1505 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 1515 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 2405 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: >>> FFT calculation completed.
Time: 2465 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   PASS: Bin 1 (Imag) = -16083 (expected ~-16384)
Time: 2485 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   PASS: Bin 15 (Imag) = 16080 (expected ~16384)
Time: 2505 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Error:   FAIL: Bin 2 (Real) = 1107 (expected ~0, diff=1107)
Time: 2525 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 2525 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RUNNING EXPERIMENT: Square Wave
Time: 2525 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 2525 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 2525 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2530 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2535 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2540 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2545 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2550 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2555 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2560 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2565 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2570 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 2575 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 2585 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 2595 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 2605 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 2615 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 2625 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 2635 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 2645 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 2655 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 2665 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 2675 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 2675 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: INIT: Writing sample 10
Time: 2685 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 2695 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 2705 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 2715 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 2725 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 2735 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 2745 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 3635 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: >>> FFT calculation completed.
Time: 3695 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Error:   FAIL: Bin 0 (Real) = 20479 (expected ~16384, diff=4095)
Time: 3715 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ========================================
Time: 3715 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: VERIFICATION SUMMARY:
Time: 3715 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Tests Passed: 2
Time: 3715 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Tests Failed: 2
Time: 3715 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Failure: RESULT: FAILURE - Issues detected in FFT output!
Time: 3715 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
$finish called at time : 3715 ns : File "C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd" Line 196
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_selfcheck' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fft_selfcheck_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fft_selfcheck'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xelab -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.fft_controller [fft_controller_default]
Compiling architecture rtl of entity xil_defaultlib.ram_dual_port [ram_dual_port_default]
Compiling architecture rtl of entity xil_defaultlib.twiddle_rom [twiddle_rom_default]
Compiling architecture rtl of entity xil_defaultlib.fixed_mult [fixed_mult_default]
Compiling architecture rtl of entity xil_defaultlib.butterfly [butterfly_default]
Compiling architecture rtl of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.tb_fft_selfcheck
Built simulation snapshot tb_fft_selfcheck_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_selfcheck_behav -key {Behavioral:sim_1:Functional:tb_fft_selfcheck} -tclbatch {tb_fft_selfcheck.tcl} -view {{C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
source tb_fft_selfcheck.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Starting initialization sequence
Time: 5 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 15 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 25 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 35 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 45 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 55 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 65 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 75 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 85 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 95 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting FFT Verification - Safe Timing Mode
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RUNNING EXPERIMENT: Impulse Response
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 100 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 105 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 110 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 115 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 120 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 125 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 130 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 135 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 140 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 145 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 150 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 155 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 160 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 165 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 170 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 175 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 180 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 185 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 190 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 195 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 205 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 215 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 225 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 235 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 245 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 255 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 265 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 275 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 285 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 295 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: INIT: Writing sample 10
Time: 315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 325 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 335 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 345 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 355 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 365 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 375 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_selfcheck_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 766.711 ; gain = 0.000
run all
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 1265 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: >>> FFT calculation finished.
Time: 1375 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Error:   FAIL: Bin 0 = 4095 (expected ~2047, diff=2048)
Time: 1475 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 1475 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RUNNING EXPERIMENT: Sine Wave k=1
Time: 1475 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 1475 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1480 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1485 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1490 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1495 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1500 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1505 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1510 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1515 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1520 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1525 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1530 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1535 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1540 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1545 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1550 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1555 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1560 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1565 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1570 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 1575 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 1585 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 1595 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 1605 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 1615 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 1625 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 1635 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 1645 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 1655 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 1665 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 1675 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 1675 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: INIT: Writing sample 10
Time: 1685 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 1695 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 1705 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 1715 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 1725 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 1735 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 1745 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 2635 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: >>> FFT calculation finished.
Time: 2745 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   PASS: Bin 1 = -16083 (expected ~-16384)
Time: 2845 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   PASS: Bin 15 = 16080 (expected ~16384)
Time: 2945 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Error:   FAIL: Bin 2 = 1107 (expected ~0, diff=1107)
Time: 3045 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ====================================================
Time: 3045 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RUNNING EXPERIMENT: Square Wave
Time: 3045 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 3045 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3050 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3055 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3060 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3065 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3070 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3075 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3080 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3085 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3090 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3095 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3100 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3105 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3110 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3115 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3120 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3125 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3130 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3135 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 3140 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 3145 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 3155 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 3165 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 3175 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 3185 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 3195 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 3205 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 3215 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 3225 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 3235 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 3245 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 3245 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: INIT: Writing sample 10
Time: 3255 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 3265 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 3275 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 3285 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 3295 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 3305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 3315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 4205 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: >>> FFT calculation finished.
Time: 4315 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Error:   FAIL: Bin 0 = 20479 (expected ~16384, diff=4095)
Time: 4415 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ========================================
Time: 4415 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: VERIFICATION SUMMARY:
Time: 4415 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Tests Passed: 2
Time: 4415 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Tests Failed: 2
Time: 4415 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Failure: FINAL RESULT: FAILURE
Time: 4415 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
$finish called at time : 4415 ns : File "C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd" Line 191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_selfcheck' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fft_selfcheck_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fft_selfcheck'
ERROR: [VRFC 10-4982] syntax error near 'library' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:180]
ERROR: [VRFC 10-3763] type error near 'ieee' ; expected type ' void' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:180]
ERROR: [VRFC 10-4982] syntax error near 'use' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:182]
ERROR: [VRFC 10-4982] syntax error near 'entity' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:184]
ERROR: [VRFC 10-4982] syntax error near 'signal' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:208]
ERROR: [VRFC 10-4982] syntax error near 'port' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:242]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:251]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:8]
ERROR: [VRFC 10-4982] syntax error near 'report' [C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd:338]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_selfcheck' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fft_selfcheck_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fft_selfcheck'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
"xelab -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.fft_controller [fft_controller_default]
Compiling architecture rtl of entity xil_defaultlib.ram_dual_port [ram_dual_port_default]
Compiling architecture rtl of entity xil_defaultlib.twiddle_rom [twiddle_rom_default]
Compiling architecture rtl of entity xil_defaultlib.fixed_mult [fixed_mult_default]
Compiling architecture rtl of entity xil_defaultlib.butterfly [butterfly_default]
Compiling architecture rtl of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.tb_fft_selfcheck
Built simulation snapshot tb_fft_selfcheck_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_selfcheck_behav -key {Behavioral:sim_1:Functional:tb_fft_selfcheck} -tclbatch {tb_fft_selfcheck.tcl} -view {{C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
source tb_fft_selfcheck.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Starting initialization sequence
Time: 5 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 15 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 25 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 35 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 45 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 55 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 65 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 75 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 85 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 95 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting FFT Self-Check (Original Timing Restore)
Time: 100 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 100 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 105 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 110 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 115 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 120 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 125 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 130 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 135 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 140 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 145 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 155 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 165 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 175 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 185 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 195 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 205 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 215 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 225 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 235 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 245 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 255 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 265 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 275 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 285 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 295 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 305 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 325 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 355 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_selfcheck_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 800.598 ; gain = 0.000
run all
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 1315 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: Impulse Bin 0 = 2047 (expected ~2047)
Time: 1395 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 1395 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1400 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1405 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1410 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1415 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1420 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1425 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1430 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1435 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 1440 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 1445 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 1455 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 1465 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 1475 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 1485 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 1495 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 1505 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 1515 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 1525 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 1535 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 1545 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 1555 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 1565 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 1575 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 1585 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 1595 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 1605 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 1615 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 1645 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 2605 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: Sine Bin 1 Imag = -16383 (expected ~-16384)
Time: 2685 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   PASS: Sine Bin 15 Imag = 16380 (expected ~16384)
Time: 2705 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note:   PASS: Sine Bin 2 Real = 0 (expected ~0)
Time: 2725 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: RESET: need_init flag set
Time: 2725 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2730 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2735 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2740 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2745 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2750 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2755 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2760 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2765 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: RESET: need_init flag set
Time: 2770 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: Starting initialization sequence
Time: 2775 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 0
Time: 2785 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 1
Time: 2795 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 2
Time: 2805 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 3
Time: 2815 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 4
Time: 2825 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 5
Time: 2835 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 6
Time: 2845 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 7
Time: 2855 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 8
Time: 2865 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 9
Time: 2875 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 10
Time: 2885 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 11
Time: 2895 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 12
Time: 2905 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 13
Time: 2915 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 14
Time: 2925 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Writing sample 15
Time: 2935 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: INIT: Complete
Time: 2945 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/line__41  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/top_level.vhd
Note: FFT_CONTROLLER: Received START, moving to ST_READ
Time: 2975 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note: FFT_CONTROLLER: Reached final count, moving to ST_DONE
Time: 3935 ns  Iteration: 1  Process: /tb_fft_selfcheck/uut/u_ctrl/line__19  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/Moshe_files/fft_controller.vhd
Note:   PASS: Square Bin 0 = 16383 (expected ~16384)
Time: 4015 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ========================================
Time: 4015 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Tests Passed: 4
Time: 4015 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: Tests Failed: 0
Time: 4015 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
Note: ========================================
Time: 4015 ns  Iteration: 0  Process: /tb_fft_selfcheck/stim_proc  File: C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/FFT_FPGA.srcs/sim_1/new/TB.vhd
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
save_wave_config {C:/Users/97253/OneDrive - Ariel University/Desktop/VHDL/VHDL/FFT/FFT_FPGA/tb_fft_selfcheck_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 28 11:15:23 2025...
