+++
# About/Biography widget.

date = "2016-04-20T00:00:00"
draft = false

widget = "about"

# Order that this section will appear in.
weight = 5

[interests]
  interests = [
    "Vehicular Communications",
    "Medium Access Control",
    "Delay Tolerant Networks",
    "Counter-Unmanned Aerial Systems",
    "Drones"
  ]

# List your qualifications (such as academic degrees).
[[education.courses]]
  course = "PhD in Information and Communication Engineering"
  institution = "Sapienza University of Rome"
  year = 2017

[[education.courses]]
  course = "MEng in Telecommunication Engineering"
  institution = "University of Calabria - IT"
#  year = 2013

[[education.courses]]
  course = "BSc in Computer Science"
  institution = "University of Calabria - IT"
#  year = 2007
 
+++

# Biography

Danilo Amendola (Sâ€™13) is a PostDoc in ICT Engineering, he received the MSc degree in Telecommunication Engineering from the University of Calabria, Cosenza, Italy, in 2013, and Ph.D. degree in Information and Communication Technologies from the Sapienza University of Rome, Italy in 2017.
Since 2017, he joined the Department of Architecture and Engineering, University of Trieste, as a Postdoctoral fellow in collaboration with IRCCS.
His current research activity focuses on distributed communications, RFid, medium access control, live migration, virtual machines migration, internet of things, delay tolerant networks and ad hoc networks. 
