{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384509 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384509 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384509 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1695449384509 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384563 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384563 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384563 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1695449384563 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384594 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384594 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v " "Source file: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695449384594 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1695449384594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695449385352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695449385353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 14:09:45 2023 " "Processing started: Sat Sep 23 14:09:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695449385353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449385353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu_top -c mcu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu_top -c mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449385353 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449385614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695449385652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_define.v 0 0 " "Found 0 design units, including 0 entities, in source file design_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray_code_gen " "Found entity 1: gray_code_gen" {  } { { "../../../library/rtl_logic/gray_code_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_gen.v(52) " "Verilog HDL warning at ram_gen.v(52): extended using \"x\" or \"z\"" {  } { { "../../../library/rtl_logic/ram_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695449392098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_gen.v(96) " "Verilog HDL warning at ram_gen.v(96): extended using \"x\" or \"z\"" {  } { { "../../../library/rtl_logic/ram_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695449392098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_gen.v(146) " "Verilog HDL warning at ram_gen.v(146): extended using \"x\" or \"z\"" {  } { { "../../../library/rtl_logic/ram_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695449392098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_gen.v(156) " "Verilog HDL warning at ram_gen.v(156): extended using \"x\" or \"z\"" {  } { { "../../../library/rtl_logic/ram_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695449392098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1port " "Found entity 1: ram_1port" {  } { { "../../../library/rtl_logic/ram_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392098 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_2port_tp " "Found entity 2: ram_2port_tp" {  } { { "../../../library/rtl_logic/ram_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392098 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_2port_dp " "Found entity 3: ram_2port_dp" {  } { { "../../../library/rtl_logic/ram_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_sync " "Found entity 1: fifo_sync" {  } { { "../../../library/rtl_logic/fifo_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392099 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_async " "Found entity 2: fifo_async" {  } { { "../../../library/rtl_logic/fifo_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ff " "Found entity 1: sync_ff" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392100 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_ff_2d " "Found entity 2: sync_ff_2d" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392100 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_ff_3d " "Found entity 3: sync_ff_3d" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_detect " "Found entity 1: posedge_detect" {  } { { "../../../library/rtl_logic/edge_detect.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392100 ""} { "Info" "ISGN_ENTITY_NAME" "2 negedge_detect " "Found entity 2: negedge_detect" {  } { { "../../../library/rtl_logic/edge_detect.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392100 ""} { "Info" "ISGN_ENTITY_NAME" "3 edge_detect " "Found entity 3: edge_detect" {  } { { "../../../library/rtl_logic/edge_detect.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_shift " "Found entity 1: clk_shift" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392101 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_even_division " "Found entity 2: clk_even_division" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392101 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_odd_division " "Found entity 3: clk_odd_division" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM3INTEGRATIONDS " "Found entity 1: CORTEXM3INTEGRATIONDS" {  } { { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_i " "Found entity 1: ahb_bus_matrix_i" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_lite " "Found entity 1: ahb_bus_matrix_lite" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix " "Found entity 1: ahb_bus_matrix" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM0 " "Found entity 1: ahb_bus_matrix_arbiterM0" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM1 " "Found entity 1: ahb_bus_matrix_oM1" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392263 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_IDLE ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 118 ahb_bus_matrix_arbiterM5.v(81) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro \"TRN_IDLE\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 118" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 81 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392263 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_BUSY ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 119 ahb_bus_matrix_arbiterM5.v(82) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro \"TRN_BUSY\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 119" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 82 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392263 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_NONSEQ ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 120 ahb_bus_matrix_arbiterM5.v(83) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro \"TRN_NONSEQ\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 120" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_SEQ ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 121 ahb_bus_matrix_arbiterM5.v(84) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro \"TRN_SEQ\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 121" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_SINGLE ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 124 ahb_bus_matrix_arbiterM5.v(87) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro \"BUR_SINGLE\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 124" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 125 ahb_bus_matrix_arbiterM5.v(88) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro \"BUR_INCR\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 125" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 88 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP4 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 126 ahb_bus_matrix_arbiterM5.v(89) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro \"BUR_WRAP4\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 126" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR4 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 127 ahb_bus_matrix_arbiterM5.v(90) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro \"BUR_INCR4\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 127" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP8 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 128 ahb_bus_matrix_arbiterM5.v(91) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro \"BUR_WRAP8\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 128" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR8 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 129 ahb_bus_matrix_arbiterM5.v(92) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro \"BUR_INCR8\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 129" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP16 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 130 ahb_bus_matrix_arbiterM5.v(93) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro \"BUR_WRAP16\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 130" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 93 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR16 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 131 ahb_bus_matrix_arbiterM5.v(94) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro \"BUR_INCR16\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 131" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 94 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM5 " "Found entity 1: ahb_bus_matrix_arbiterM5" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_decoderS2 " "Found entity 1: ahb_bus_matrix_decoderS2" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM5 " "Found entity 1: ahb_bus_matrix_oM5" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM7 " "Found entity 1: ahb_bus_matrix_oM7" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM0 " "Found entity 1: ahb_bus_matrix_oM0" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM7 " "Found entity 1: ahb_bus_matrix_arbiterM7" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_decoderS1 " "Found entity 1: ahb_bus_matrix_decoderS1" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_default_slave " "Found entity 1: ahb_bus_matrix_default_slave" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM1 " "Found entity 1: ahb_bus_matrix_arbiterM1" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_decoderS0 " "Found entity 1: ahb_bus_matrix_decoderS0" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async_p " "Found entity 1: cmsdk_ahb_to_apb_async_p" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async_h " "Found entity 1: cmsdk_ahb_to_apb_async_h" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async " "Found entity 1: cmsdk_ahb_to_apb_async" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async_syn " "Found entity 1: cmsdk_ahb_to_apb_async_syn" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "../../../library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_domain " "Found entity 1: fp_domain" {  } { { "../../../user/verilog/domain/fp_domain.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_top " "Found entity 1: sram_top" {  } { { "../../../user/verilog/sram/sram_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_top " "Found entity 1: mcu_top" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_32k " "Found entity 1: ram_32k" {  } { { "../../../library/altera_ip/ram_32k/ram_32k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_8k " "Found entity 1: ram_8k" {  } { { "../../../library/altera_ip/ram_8k/ram_8k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50m " "Found entity 1: pll_50m" {  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_platform " "Found entity 1: fpga_platform" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449392282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449392282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu_top " "Elaborating entity \"mcu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695449392543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_domain fp_domain:u_fp_domain " "Elaborating entity \"fp_domain\" for hierarchy \"fp_domain:u_fp_domain\"" {  } { { "../../../user/verilog/mcu_top.v" "u_fp_domain" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix " "Elaborating entity \"ahb_bus_matrix\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_ahb_bus_matrix" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392572 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK ahb_bus_matrix.v(379) " "Output port \"SCANOUTHCLK\" at ahb_bus_matrix.v(379) has no driver" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695449392578 "|mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_i fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0 " "Elaborating entity \"ahb_bus_matrix_i\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_i_0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_decoderS0 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0 " "Elaborating entity \"ahb_bus_matrix_decoderS0\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_decoders0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_default_slave fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0\|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave " "Elaborating entity \"ahb_bus_matrix_default_slave\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0\|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" "u_ahb_bus_matrix_default_slave" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_decoderS1 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1 " "Elaborating entity \"ahb_bus_matrix_decoderS1\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_decoders1" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392621 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahb_bus_matrix_decoderS1.v(284) " "Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" 284 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695449392622 "|mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahb_bus_matrix_decoderS1.v(300) " "Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" 300 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695449392622 "|mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahb_bus_matrix_decoderS1.v(315) " "Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" 315 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695449392622 "|mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahb_bus_matrix_decoderS1.v(330) " "Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" 330 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695449392622 "|mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_decoderS2 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2 " "Elaborating entity \"ahb_bus_matrix_decoderS2\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_decoders2" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM0 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0 " "Elaborating entity \"ahb_bus_matrix_oM0\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om0_0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM0 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0\|ahb_bus_matrix_arbiterM0:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM0\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0\|ahb_bus_matrix_arbiterM0:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM1 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1 " "Elaborating entity \"ahb_bus_matrix_oM1\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om1_1" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM1 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1\|ahb_bus_matrix_arbiterM1:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM1\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1\|ahb_bus_matrix_arbiterM1:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM5 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2 " "Elaborating entity \"ahb_bus_matrix_oM5\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om5_2" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM5 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2\|ahb_bus_matrix_arbiterM5:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM5\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2\|ahb_bus_matrix_arbiterM5:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM7 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3 " "Elaborating entity \"ahb_bus_matrix_oM7\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om7_3" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM7 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3\|ahb_bus_matrix_arbiterM7:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM7\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3\|ahb_bus_matrix_arbiterM7:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async " "Elaborating entity \"cmsdk_ahb_to_apb_async\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_apb1_async" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async_h fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h " "Elaborating entity \"cmsdk_ahb_to_apb_async_h\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "u_ahb_to_apb_async_h" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async_syn fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1 " "Elaborating entity \"cmsdk_ahb_to_apb_async_syn\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "u_ahb_to_apb_async_syn_1" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async_p fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p " "Elaborating entity \"cmsdk_ahb_to_apb_async_p\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "u_ahb_to_apb_async_p" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM3INTEGRATIONDS fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION " "Elaborating entity \"CORTEXM3INTEGRATIONDS\" for hierarchy \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_CORTEXM3INTEGRATION" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\"" {  } { { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "u_cortexm3ds_logic" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449392764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392881 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392881 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392881 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392881 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392881 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392881 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392882 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392883 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695449392883 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392929 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392929 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392929 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392931 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392931 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392931 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392932 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392933 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392933 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392933 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392933 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392933 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392933 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392934 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392934 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392935 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392935 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392936 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392936 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392936 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392936 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695449392936 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_top fp_domain:u_fp_domain\|sram_top:u_sram_top " "Elaborating entity \"sram_top\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_sram_top" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449394810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram fp_domain:u_fp_domain\|sram_top:u_sram_top\|cmsdk_ahb_to_sram:u_ahb_to_itcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|cmsdk_ahb_to_sram:u_ahb_to_itcm\"" {  } { { "../../../user/verilog/sram/sram_top.v" "u_ahb_to_itcm" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449394817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_32k fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm " "Elaborating entity \"ram_32k\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\"" {  } { { "../../../user/verilog/sram/sram_top.v" "u_itcm" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449394824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_32k/ram_32k.v" "altsyncram_component" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449394859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_32k/ram_32k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449394865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MIFFILE " "Parameter \"init_file\" = \"MIFFILE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449394865 ""}  } { { "../../../library/altera_ip/ram_32k/ram_32k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695449394865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1pl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1pl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1pl1 " "Found entity 1: altsyncram_1pl1" {  } { { "db/altsyncram_1pl1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449394894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449394894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1pl1 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated " "Elaborating entity \"altsyncram_1pl1\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449394895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tb2 " "Found entity 1: altsyncram_0tb2" {  } { { "db/altsyncram_0tb2.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_0tb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449394929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449394929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tb2 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|altsyncram_0tb2:altsyncram1 " "Elaborating entity \"altsyncram_0tb2\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|altsyncram_0tb2:altsyncram1\"" {  } { { "db/altsyncram_1pl1.tdf" "altsyncram1" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449394929 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/MIFFILE.mif -- setting all initial values to 0" {  } { { "../../../library/altera_ip/ram_32k/ram_32k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" 94 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1695449394937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1pl1.tdf" "mgl_prim2" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449395716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1pl1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449395727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987615 " "Parameter \"NODE_NAME\" = \"1918987615\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449395727 ""}  } { { "db/altsyncram_1pl1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_1pl1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695449395727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449395831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449395916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_32k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_1pl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449395994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram fp_domain:u_fp_domain\|sram_top:u_sram_top\|cmsdk_ahb_to_sram:u_ahb_to_dtcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|cmsdk_ahb_to_sram:u_ahb_to_dtcm\"" {  } { { "../../../user/verilog/sram/sram_top.v" "u_ahb_to_dtcm" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_8k fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm " "Elaborating entity \"ram_8k\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\"" {  } { { "../../../user/verilog/sram/sram_top.v" "u_dtcm" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_8k/ram_8k.v" "altsyncram_component" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_8k/ram_8k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396045 ""}  } { { "../../../library/altera_ip/ram_8k/ram_8k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695449396045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_stj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_stj1 " "Found entity 1: altsyncram_stj1" {  } { { "db/altsyncram_stj1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449396071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449396071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_stj1 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated " "Elaborating entity \"altsyncram_stj1\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03a2 " "Found entity 1: altsyncram_03a2" {  } { { "db/altsyncram_03a2.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449396102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449396102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_03a2 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|altsyncram_03a2:altsyncram1 " "Elaborating entity \"altsyncram_03a2\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|altsyncram_03a2:altsyncram1\"" {  } { { "db/altsyncram_stj1.tdf" "altsyncram1" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_stj1.tdf" "mgl_prim2" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_stj1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_8k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_stj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987615 " "Parameter \"NODE_NAME\" = \"1918987615\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396129 ""}  } { { "db/altsyncram_stj1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695449396129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_platform fpga_platform:u_fpga_platform " "Elaborating entity \"fpga_platform\" for hierarchy \"fpga_platform:u_fpga_platform\"" {  } { { "../../../user/verilog/mcu_top.v" "u_fpga_platform" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50m fpga_platform:u_fpga_platform\|pll_50m:u_pll0 " "Elaborating entity \"pll_50m\" for hierarchy \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\"" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "u_pll0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\"" {  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "altpll_component" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\"" {  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component " "Instantiated megafunction \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449396173 ""}  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695449396173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50m_altpll " "Found entity 1: pll_50m_altpll" {  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449396204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449396204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50m_altpll fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated " "Elaborating entity \"pll_50m_altpll\" for hierarchy \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449396204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se24 " "Found entity 1: altsyncram_se24" {  } { { "db/altsyncram_se24.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_se24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449398879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449398879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449398967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449398967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449398996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449398996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449399403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449399403 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449399527 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1695449399979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.09.23.14:10:02 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl " "2023.09.23.14:10:02 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449402592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449404546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449404664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449405779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449405857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449405941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449406040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449406043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449406043 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1695449406697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6ed12f1a/alt_sld_fab.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449406861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449406861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449406936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449406936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449406937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449406937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449406986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449406986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449407054 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449407054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449407054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449407106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449407106 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "Mult0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695449433506 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "Add25" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695449433506 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695449433506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449433539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433539 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695449433539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449433567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449433567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449433585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Instantiated megafunction \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695449433585 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695449433585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695449433612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449433612 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } } { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "../../../user/verilog/domain/fp_domain.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 586 0 0 } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695449433972 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } } { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "../../../user/verilog/domain/fp_domain.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 586 0 0 } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695449433972 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1695449433972 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1695449433972 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1695449435623 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1695449435623 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 78 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6588 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6592 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6564 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" 124 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6943 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6788 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6732 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6611 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6655 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 85711 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79345 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79351 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79357 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6721 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6853 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6720 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79327 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79363 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6578 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84200 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6838 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84611 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6852 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6565 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6589 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6758 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6759 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6840 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84791 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6575 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7053 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7054 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7055 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v" 349 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" 349 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6553 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6631 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75346 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75412 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75406 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75418 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75358 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75352 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75364 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6970 -1 0 } } { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 45 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" 78 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6719 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84266 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 93639 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6556 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6573 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7027 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 74273 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6637 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6653 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 78235 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 78241 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6969 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6966 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6842 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79387 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79339 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91049 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91055 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91061 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91043 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91067 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 74230 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6972 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6619 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 76431 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79996 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6973 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7021 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6743 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695449435934 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695449435934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449458333 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695449479127 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../../../library/altera_ip/pll_50m/pll_50m.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 111 0 0 } } { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 89 0 0 } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 76 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1695449479511 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449479592 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1695449481147 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449481147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449481147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          hse " "  25.000          hse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449481147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     jtag_tck " " 200.000     jtag_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449481147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  31.250 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449481147 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449481147 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449481713 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1695449482856 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449482865 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1695449483186 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449483204 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695449483496 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695449483496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449483680 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449484115 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449484360 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1695449484439 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449484441 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1695449484597 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449484598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg " "Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449484915 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 197 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 197 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1695449486215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695449486660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695449486660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27336 " "Implemented 27336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695449487919 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695449487919 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695449487919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27089 " "Implemented 27089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695449487919 ""} { "Info" "ICUT_CUT_TM_RAMS" "228 " "Implemented 228 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1695449487919 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1695449487919 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1695449487919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695449487919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1494 " "Peak virtual memory: 1494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695449487964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 14:11:27 2023 " "Processing ended: Sat Sep 23 14:11:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695449487964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695449487964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695449487964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695449487964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695449489227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695449489227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 14:11:28 2023 " "Processing started: Sat Sep 23 14:11:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695449489227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695449489227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mcu_top -c mcu_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mcu_top -c mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695449489228 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695449489373 ""}
{ "Info" "0" "" "Project  = mcu_top" {  } {  } 0 0 "Project  = mcu_top" 0 0 "Fitter" 0 0 1695449489373 ""}
{ "Info" "0" "" "Revision = mcu_top" {  } {  } 0 0 "Revision = mcu_top" 0 0 "Fitter" 0 0 1695449489374 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1695449489598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695449489647 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mcu_top EP4CE55F23I7 " "Selected device EP4CE55F23I7 for design \"mcu_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695449489742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695449489770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695449489770 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1695449489819 ""}  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1695449489819 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1695449490166 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695449490469 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695449490469 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 49414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695449490519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 49416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695449490519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 49418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695449490519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 49420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695449490519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 49422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695449490519 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695449490519 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695449490524 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1695449492556 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695449495621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695449495621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1695449495621 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1695449495621 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_ep4_mcu_full_timing_constrain.sdc " "Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1695449495703 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1695449495711 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1695449495711 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1695449495889 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1695449495889 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449495889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449495889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449495889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449495889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449495889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449495889 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1695449495889 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1695449495889 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449495890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449495890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449495890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          hse " "  25.000          hse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449495890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     jtag_tck " " 200.000     jtag_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449495890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  31.250 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695449495890 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1695449495890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449498999 ""}  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 49394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449498999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449498999 ""}  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449498999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449498999 ""}  } { { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 40511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449498999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0  " "Automatically promoted node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449498999 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 19298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449498999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6  " "Automatically promoted node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449498999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " "Destination node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 19298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695449498999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695449498999 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 10786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449498999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449498999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 44058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695449498999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 44176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695449498999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 41484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695449498999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695449498999 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 42752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449498999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6  " "Automatically promoted node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449498999 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 10790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449498999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_root_rstn  " "Automatically promoted node sys_root_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449499000 ""}  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 16221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449499000 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|pll_rstn  " "Automatically promoted node fpga_platform:u_fpga_platform\|pll_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695449499000 ""}  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695449499000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695449500891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695449500911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695449500913 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695449500944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695449500976 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695449501015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695449502068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695449502088 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695449502088 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1695449504244 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1695449508027 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695449508267 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695449508300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695449510448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695449514720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695449514874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695449577086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:02 " "Fitter placement operations ending: elapsed time is 00:01:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695449577086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695449580090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X44_Y21 X54_Y31 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31" {  } { { "loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31"} { { 12 { 0 ""} 44 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695449596161 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695449596161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:34 " "Fitter routing operations ending: elapsed time is 00:01:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695449675585 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.06 " "Total time spent on timing analysis during the Fitter is 26.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695449676232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695449676399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695449678396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695449678410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695449681217 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695449684945 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDO 3.3-V LVTTL E14 " "Pin TDO uses I/O standard 3.3-V LVTTL at E14" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TDO } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695449687509 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TMS 3.3-V LVTTL E11 " "Pin TMS uses I/O standard 3.3-V LVTTL at E11" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TMS } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TMS" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695449687509 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RSTN 3.3-V LVTTL K17 " "Pin RSTN uses I/O standard 3.3-V LVTTL at K17" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { RSTN } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RSTN" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695449687509 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL T2 " "Pin CLK uses I/O standard 3.3-V LVTTL at T2" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { CLK } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695449687509 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL C10 " "Pin TCK uses I/O standard 3.3-V LVTTL at C10" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TCK } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCK" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695449687509 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRST 3.3-V LVTTL E13 " "Pin TRST uses I/O standard 3.3-V LVTTL at E13" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TRST } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695449687509 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL D8 " "Pin TDI uses I/O standard 3.3-V LVTTL at D8" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TDI } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695449687509 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1695449687509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg " "Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695449688668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2490 " "Peak virtual memory: 2490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695449692017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 14:14:52 2023 " "Processing ended: Sat Sep 23 14:14:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695449692017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:24 " "Elapsed time: 00:03:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695449692017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:08 " "Total CPU time (on all processors): 00:08:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695449692017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695449692017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695449693232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695449693233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 14:14:53 2023 " "Processing started: Sat Sep 23 14:14:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695449693233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695449693233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mcu_top -c mcu_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mcu_top -c mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695449693233 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695449695643 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695449695699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695449695940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 14:14:55 2023 " "Processing ended: Sat Sep 23 14:14:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695449695940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695449695940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695449695940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695449695940 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695449696607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695449697108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695449697108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 14:14:56 2023 " "Processing started: Sat Sep 23 14:14:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695449697108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695449697108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu_top -c mcu_top " "Command: quartus_sta mcu_top -c mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695449697108 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695449697152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695449697547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449697576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449697576 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695449698800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695449698800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1695449698800 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1695449698800 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_ep4_mcu_full_timing_constrain.sdc " "Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1695449698886 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1695449698887 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695449698887 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1695449699011 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695449699011 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449699011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449699011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449699011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449699011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449699011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449699011 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1695449699011 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695449699012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1695449699018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.868 " "Worst-case setup slack is 4.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.868               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.868               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.269               0.000 hse  " "   16.269               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.350               0.000 altera_reserved_tck  " "   42.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.873               0.000 jtag_tck  " "   96.873               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449699319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 hse  " "    0.335               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 jtag_tck  " "    0.357               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 altera_reserved_tck  " "    0.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449699384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 24.363 " "Worst-case recovery slack is 24.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.363               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.363               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.800               0.000 altera_reserved_tck  " "   93.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.276               0.000 jtag_tck  " "   96.276               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449699401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.016 " "Worst-case removal slack is 1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 altera_reserved_tck  " "    1.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.586               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.586               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.073               0.000 jtag_tck  " "    3.073               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449699421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.049 " "Worst-case minimum pulse width slack is 12.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.049               0.000 hse  " "   12.049               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.325               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.325               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.646               0.000 jtag_tck  " "   99.646               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449699426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449699426 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449699790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 93 " "Number of Synchronizer Chains Found: 93" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449699790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449699790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449699790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.219 ns " "Worst Case Available Settling Time: 30.219 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449699790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449699790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695449699790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695449699795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695449699846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695449703057 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1695449703972 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695449703972 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449703972 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449703972 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449703972 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449703972 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449703972 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449703972 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1695449703972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.926 " "Worst-case setup slack is 7.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.926               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.926               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.028               0.000 hse  " "   17.028               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.438               0.000 altera_reserved_tck  " "   43.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.123               0.000 jtag_tck  " "   97.123               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449704141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 jtag_tck  " "    0.299               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 hse  " "    0.341               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449704202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.184 " "Worst-case recovery slack is 25.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.184               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.184               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.616               0.000 altera_reserved_tck  " "   94.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.685               0.000 jtag_tck  " "   96.685               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449704226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.888 " "Worst-case removal slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 altera_reserved_tck  " "    0.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.396               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.592               0.000 jtag_tck  " "    2.592               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449704245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.043 " "Worst-case minimum pulse width slack is 12.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.043               0.000 hse  " "   12.043               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.302               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.302               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.437               0.000 altera_reserved_tck  " "   49.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.736               0.000 jtag_tck  " "   99.736               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449704252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449704252 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449704643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 93 " "Number of Synchronizer Chains Found: 93" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449704643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449704643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449704643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.346 ns " "Worst Case Available Settling Time: 30.346 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449704643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449704643 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695449704643 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695449704649 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1695449705197 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695449705197 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449705197 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449705197 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449705197 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449705197 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449705197 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695449705197 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1695449705197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.549 " "Worst-case setup slack is 18.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.549               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.549               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.379               0.000 hse  " "   20.379               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.446               0.000 altera_reserved_tck  " "   46.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.075               0.000 jtag_tck  " "   99.075               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449705263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 hse  " "    0.126               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.140               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 jtag_tck  " "    0.145               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449705329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 27.781 " "Worst-case recovery slack is 27.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.781               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   27.781               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.841               0.000 altera_reserved_tck  " "   96.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.717               0.000 jtag_tck  " "   98.717               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449705352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 altera_reserved_tck  " "    0.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.723               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 jtag_tck  " "    1.469               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449705372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 11.689 " "Worst-case minimum pulse width slack is 11.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.689               0.000 hse  " "   11.689               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.367               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.367               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.177               0.000 jtag_tck  " "   99.177               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695449705381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695449705381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449705787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 93 " "Number of Synchronizer Chains Found: 93" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449705787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449705787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449705787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.796 ns " "Worst Case Available Settling Time: 30.796 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449705787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695449705787 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695449705787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695449706053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695449706054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1313 " "Peak virtual memory: 1313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695449706210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 14:15:06 2023 " "Processing ended: Sat Sep 23 14:15:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695449706210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695449706210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695449706210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695449706210 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695449706957 ""}
