#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001f3651ae140 .scope module, "traffic_light_controller_tb" "traffic_light_controller_tb" 2 4;
 .timescale -3 -3;
v000001f3651b3b90_0 .var "clk", 0 0;
v000001f3651b3f50_0 .net "ml", 1 0, L_000001f3651c9e40;  1 drivers
v000001f3651b3d70_0 .var "req", 0 0;
v000001f3651b3550_0 .var "reset", 0 0;
v000001f3651b3a50_0 .net "sl", 1 0, L_000001f3651c9eb0;  1 drivers
v000001f3651b3910_0 .var "ss", 0 0;
v000001f3651b3c30_0 .net "wl", 0 0, L_000001f3651c9f20;  1 drivers
S_000001f3651c31b0 .scope module, "uut" "traffic_controller" 2 10, 3 1 0, S_000001f3651ae140;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "ss";
    .port_info 4 /OUTPUT 2 "ml";
    .port_info 5 /OUTPUT 2 "sl";
    .port_info 6 /OUTPUT 1 "wl";
P_000001f3650fa160 .param/l "mlGreen" 0 3 13, C4<000>;
P_000001f3650fa198 .param/l "mlYellow" 0 3 14, C4<001>;
P_000001f3650fa1d0 .param/l "slGreen" 0 3 15, C4<010>;
P_000001f3650fa208 .param/l "slYellow" 0 3 16, C4<011>;
P_000001f3650fa240 .param/l "wlOn" 0 3 17, C4<100>;
L_000001f3651c9e40 .functor BUFZ 2, v000001f365182b60_0, C4<00>, C4<00>, C4<00>;
L_000001f3651c9eb0 .functor BUFZ 2, v000001f36521a030_0, C4<00>, C4<00>, C4<00>;
L_000001f3651c9f20 .functor BUFZ 1, v000001f3651b3af0_0, C4<0>, C4<0>, C4<0>;
v000001f3651ab920_0 .net "clk", 0 0, v000001f3651b3b90_0;  1 drivers
v000001f3651ab9c0_0 .net "ml", 1 0, L_000001f3651c9e40;  alias, 1 drivers
v000001f365182b60_0 .var "mlReg", 1 0;
v000001f3651c3340_0 .net "req", 0 0, v000001f3651b3d70_0;  1 drivers
v000001f3651c33e0_0 .net "reset", 0 0, v000001f3651b3550_0;  1 drivers
v000001f3651c3480_0 .var/i "secs", 31 0;
v000001f3651c3520_0 .var "sensorState", 0 0;
v000001f3651c35c0_0 .net "sl", 1 0, L_000001f3651c9eb0;  alias, 1 drivers
v000001f36521a030_0 .var "slReg", 1 0;
v000001f36521a0d0_0 .net "ss", 0 0, v000001f3651b3910_0;  1 drivers
v000001f36521a170_0 .var "state", 2 0;
v000001f3651b3870_0 .net "wl", 0 0, L_000001f3651c9f20;  alias, 1 drivers
v000001f3651b3af0_0 .var "wlReg", 0 0;
E_000001f3651a9d90 .event anyedge, v000001f36521a170_0;
E_000001f3651a9c50 .event posedge, v000001f3651ab920_0;
E_000001f3651a9f50 .event posedge, v000001f3651c33e0_0;
    .scope S_000001f3651c31b0;
T_0 ;
    %wait E_000001f3651a9f50;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f36521a170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651c3520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f3651c31b0;
T_1 ;
    %wait E_000001f3651a9c50;
    %load/vec4 v000001f36521a170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f3651c3520_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f3651c3520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.8, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f36521a170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651c3520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
T_1.8 ;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f36521a0d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651c3520_0, 0, 1;
T_1.10 ;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001f3651c3480_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
    %load/vec4 v000001f3651c3340_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v000001f36521a170_0, 0, 3;
T_1.12 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f36521a0d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651c3520_0, 0, 1;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f36521a0d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f36521a170_0, 0, 3;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001f3651c3480_0;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f3651c3520_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651c3520_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f36521a170_0, 0, 3;
T_1.20 ;
T_1.19 ;
T_1.17 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001f3651c3480_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f36521a170_0, 0, 3;
T_1.22 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001f3651c3480_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f36521a170_0, 0, 3;
T_1.24 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %load/vec4 v000001f3651c3480_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f3651c3480_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f3651c31b0;
T_2 ;
    %wait E_000001f3651a9d90;
    %load/vec4 v000001f36521a170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f365182b60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f36521a030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3af0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f365182b60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f36521a030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3af0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f365182b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f36521a030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3af0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f365182b60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f36521a030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3af0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f365182b60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f36521a030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3af0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f3651ae140;
T_3 ;
    %vpi_call 2 14 "$dumpfile", "test_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f3651ae140 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3651b3b90_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 117 "$display", "test complete" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "traffic_light_controller_tb.v";
    "./traffic_light_controller.v";
