library ieee;
use ieee.std_logic_1164.all;

entity top is
    port(
        clk    : in  std_logic;
        resetn : in  std_logic
    );
end entity top;

architecture rtl of top is
begin
    -- Integration restart point.
    -- Add module instantiations and signal wiring here.
end architecture rtl;
