# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO {/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:37 on Jan 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO" /home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:15:38 on Jan 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO {/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:38 on Jan 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO" /home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:15:38 on Jan 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO {/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:39 on Jan 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO" /home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:15:39 on Jan 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:15:39 on Jan 19,2021
# Loading work.testbench
# Loading work.fifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  
# STATEMENT  1:            Time is:    101  
#  
#  Result: The values were correct!
#  
#    Expected:     clk    = 1      rst    = 0     data_in  = 1
#                  wr_en  = 1      rd_en  = 1     data_out = 1
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 2      rd_ptr = 1
#  
#    Actual:       clk    = 1      rst    = 0     data_in  = 1
#                  wr_en  = 1      rd_en  = 1     data_out = 1
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 2      rd_ptr = 1
#  
#  
# STATEMENT  2:            Time is:    201  
#  
#  Result: The values were correct!
#  
#    Expected:     clk    = 1      rst    = 0     data_in  = 18
#                  wr_en  = 1      rd_en  = 1     data_out = 1
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 3      rd_ptr = 2
#  
#    Actual:       clk    = 1      rst    = 0     data_in  = 18
#                  wr_en  = 1      rd_en  = 1     data_out = 1
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 3      rd_ptr = 2
#  
#  
# STATEMENT  3:            Time is:    301  
#  
#  Result: The values were correct!
#  
#    Expected:     clk    = 1      rst    = 0     data_in  = 93
#                  wr_en  = 1      rd_en  = 1     data_out = 18
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 4      rd_ptr = 3
#  
#    Actual:       clk    = 1      rst    = 0     data_in  = 93
#                  wr_en  = 1      rd_en  = 1     data_out = 18
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 4      rd_ptr = 3
#  
#  
# STATEMENT  4:            Time is:    401  
#  
#  Result: The values were correct!
#  
#    Expected:     clk    = 1      rst    = 0     data_in  = 50
#                  wr_en  = 1      rd_en  = 1     data_out = 93
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 5      rd_ptr = 4
#  
#    Actual:       clk    = 1      rst    = 0     data_in  = 50
#                  wr_en  = 1      rd_en  = 1     data_out = 93
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 5      rd_ptr = 4
#  
#  
# STATEMENT  5:            Time is:    501  
#  
#  Result: The values were correct!
#  
#    Expected:     clk    = 1      rst    = 0     data_in  = 128
#                  wr_en  = 1      rd_en  = 1     data_out = 50
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 6      rd_ptr = 5
#  
#    Actual:       clk    = 1      rst    = 0     data_in  = 128
#                  wr_en  = 1      rd_en  = 1     data_out = 50
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 6      rd_ptr = 5
#  
#  
# STATEMENT  6:            Time is:    601  
#  
#  Result: The values were correct!
#  
#    Expected:     clk    = 1      rst    = 0     data_in  = 180
#                  wr_en  = 1      rd_en  = 1     data_out = 128
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 7      rd_ptr = 6
#  
#    Actual:       clk    = 1      rst    = 0     data_in  = 180
#                  wr_en  = 1      rd_en  = 1     data_out = 128
#                  empty  = 0      full   = 0     fifo_count = 1
#                  wr_ptr = 7      rd_ptr = 6
#  
#  
#  
#  fifo_ram_0    = 1     fifo_ram_1    = 1     fifo_ram_2  = 18
#  fifo_ram_3    = 93    fifo_ram_4    = 50    fifo_ram_5  = 128
#  fifo_ram_6    = 180   fifo_ram_7    = 180
#  
#  
# ** Note: $finish    : /home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v(437)
#    Time: 701 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v line 437
# End time: 14:00:20 on Jan 19,2021, Elapsed time: 0:44:41
# Errors: 0, Warnings: 0
