{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768816349676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768816349676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 10:52:29 2026 " "Processing started: Mon Jan 19 10:52:29 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768816349676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768816349676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bRAM_testbenk -c bRAM_testbenk " "Command: quartus_map --read_settings_files=on --write_settings_files=off bRAM_testbenk -c bRAM_testbenk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768816349676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768816349751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768816349751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bRAM-Behavioral " "Found design unit 1: bRAM-Behavioral" {  } { { "../bRAM/bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768816353968 ""} { "Info" "ISGN_ENTITY_NAME" "1 bRAM " "Found entity 1: bRAM" {  } { { "../bRAM/bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768816353968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768816353968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bRAM_testbenk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bRAM_testbenk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bRAM_testkort-Behavioral " "Found design unit 1: bRAM_testkort-Behavioral" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768816353968 ""} { "Info" "ISGN_ENTITY_NAME" "1 bRAM_testkort " "Found entity 1: bRAM_testkort" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768816353968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768816353968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bRAM_testkort " "Elaborating entity \"bRAM_testkort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768816353995 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_in bRAM_testbenk.vhd(15) " "VHDL Signal Declaration warning at bRAM_testbenk.vhd(15): used explicit default value for signal \"data_in\" because signal was never assigned a value" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1768816354002 "|bRAM_testkort"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slow_clk bRAM_testbenk.vhd(16) " "VHDL Signal Declaration warning at bRAM_testbenk.vhd(16): used implicit default value for signal \"slow_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768816354002 "|bRAM_testkort"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16..8\] bRAM_testbenk.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[16..8\]\" at bRAM_testbenk.vhd(10)" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768816354005 "|bRAM_testkort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bRAM bRAM:bRAM_chip " "Elaborating entity \"bRAM\" for hierarchy \"bRAM:bRAM_chip\"" {  } { { "bRAM_testbenk.vhd" "bRAM_chip" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768816354021 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bRAM:bRAM_chip\|RAM " "RAM logic \"bRAM:bRAM_chip\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../bRAM/bRAM.vhd" "RAM" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768816354128 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1768816354128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768816354367 "|bRAM_testkort|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768816354367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768816354411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1536 " "1536 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768816354950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768816355038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768816355038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "bRAM_testbenk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM_testbenk/bRAM_testbenk.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768816355130 "|bRAM_testkort|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768816355130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1014 " "Implemented 1014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768816355131 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768816355131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "976 " "Implemented 976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768816355131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768816355131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768816355135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 10:52:35 2026 " "Processing ended: Mon Jan 19 10:52:35 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768816355135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768816355135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768816355135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768816355135 ""}
