// Seed: 2544298638
module module_0 ();
  id_2(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(id_1 != {id_1{1}}), .id_4(id_1), .id_5(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always #1 begin
    $display(1, id_5++);
  end
  id_7 :
  assert property (@(1 or posedge 1) 1)
  else;
  module_0();
  wire id_8;
  wire id_9;
  always_comb id_5 <= id_4;
endmodule
