/*
 * Copyright 2008-2009 Analog Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */

#ifndef _CDEF_BF538_H
#define _CDEF_BF538_H

#include <asm/blackfin.h>

/*include all Core registers and bit definitions*/
#include "defBF539.h"

/*include core specific register pointer definitions*/
#include <asm/cdef_LPBlackfin.h>

#define bfin_writePTR(addr, val) bfin_write32(addr, val)

#define bfin_read_PLL_CTL()            bfin_read16(PLL_CTL)
#define bfin_read_PLL_DIV()            bfin_read16(PLL_DIV)
#define bfin_write_PLL_DIV(val)        bfin_write16(PLL_DIV, val)
#define bfin_read_VR_CTL()             bfin_read16(VR_CTL)
#define bfin_read_PLL_STAT()           bfin_read16(PLL_STAT)
#define bfin_write_PLL_STAT(val)       bfin_write16(PLL_STAT, val)
#define bfin_read_PLL_LOCKCNT()        bfin_read16(PLL_LOCKCNT)
#define bfin_write_PLL_LOCKCNT(val)    bfin_write16(PLL_LOCKCNT, val)
#define bfin_read_CHIPID()             bfin_read32(CHIPID)
#define bfin_write_CHIPID(val)         bfin_write32(CHIPID, val)
#define bfin_read_SWRST()              bfin_read16(SWRST)
#define bfin_write_SWRST(val)          bfin_write16(SWRST, val)
#define bfin_read_SYSCR()              bfin_read16(SYSCR)
#define bfin_write_SYSCR(val)          bfin_write16(SYSCR, val)
#define bfin_read_SIC_RVECT()          bfin_readPTR(SIC_RVECT)
#define bfin_write_SIC_RVECT(val)      bfin_writePTR(SIC_RVECT, val)
#define bfin_read_SIC_IMASK0()         bfin_read32(SIC_IMASK0)
#define bfin_write_SIC_IMASK0(val)     bfin_write32(SIC_IMASK0, val)
#define bfin_read_SIC_IMASK1()         bfin_read32(SIC_IMASK1)
#define bfin_write_SIC_IMASK1(val)     bfin_write32(SIC_IMASK1, val)
#define bfin_read_SIC_IMASK(x)	       bfin_read32(SIC_IMASK0 + x * (SIC_IMASK1 - SIC_IMASK0))
#define bfin_write_SIC_IMASK(x, val)   bfin_write32(SIC_IMASK0 + x * (SIC_IMASK1 - SIC_IMASK0), val)
#define bfin_read_SIC_ISR0()           bfin_read32(SIC_ISR0)
#define bfin_write_SIC_ISR0(val)       bfin_write32(SIC_ISR0, val)
#define bfin_read_SIC_ISR1()           bfin_read32(SIC_ISR1)
#define bfin_write_SIC_ISR1(val)       bfin_write32(SIC_ISR1, val)
#define bfin_read_SIC_ISR(x)           bfin_read32(SIC_ISR0 + x * (SIC_ISR1 - SIC_ISR0))
#define bfin_write_SIC_ISR(x, val)     bfin_write32(SIC_ISR0 + x * (SIC_ISR1 - SIC_ISR0), val)
#define bfin_read_SIC_IWR0()           bfin_read32(SIC_IWR0)
#define bfin_write_SIC_IWR0(val)       bfin_write32(SIC_IWR0, val)
#define bfin_read_SIC_IWR1()           bfin_read32(SIC_IWR1)
#define bfin_write_SIC_IWR1(val)       bfin_write32(SIC_IWR1, val)
#define bfin_read_SIC_IWR(x)           bfin_read32(SIC_IWR0 + x * (SIC_IWR1 - SIC_IWR0))
#define bfin_write_SIC_IWR(x, val)     bfin_write32(SIC_IWR0 + x * (SIC_IWR1 - SIC_IWR0), val)
#define bfin_read_SIC_IAR0()           bfin_read32(SIC_IAR0)
#define bfin_write_SIC_IAR0(val)       bfin_write32(SIC_IAR0, val)
#define bfin_read_SIC_IAR1()           bfin_read32(SIC_IAR1)
#define bfin_write_SIC_IAR1(val)       bfin_write32(SIC_IAR1, val)
#define bfin_read_SIC_IAR2()           bfin_read32(SIC_IAR2)
#define bfin_write_SIC_IAR2(val)       bfin_write32(SIC_IAR2, val)
#define bfin_read_SIC_IAR3()           bfin_read32(SIC_IAR3)
#define bfin_write_SIC_IAR3(val)       bfin_write32(SIC_IAR3, val)
#define bfin_read_SIC_IAR4()           bfin_read32(SIC_IAR4)
#define bfin_write_SIC_IAR4(val)       bfin_write32(SIC_IAR4, val)
#define bfin_read_SIC_IAR5()           bfin_read32(SIC_IAR5)
#define bfin_write_SIC_IAR5(val)       bfin_write32(SIC_IAR5, val)
#define bfin_read_SIC_IAR6()           bfin_read32(SIC_IAR6)
#define bfin_write_SIC_IAR6(val)       bfin_write32(SIC_IAR6, val)
#define bfin_read_WDOG_CTL()           bfin_read16(WDOG_CTL)
#define bfin_write_WDOG_CTL(val)       bfin_write16(WDOG_CTL, val)
#define bfin_read_WDOG_CNT()           bfin_read32(WDOG_CNT)
#define bfin_write_WDOG_CNT(val)       bfin_write32(WDOG_CNT, val)
#define bfin_read_WDOG_STAT()          bfin_read32(WDOG_STAT)
#define bfin_write_WDOG_STAT(val)      bfin_write32(WDOG_STAT, val)
#define bfin_read_RTC_STAT()           bfin_read32(RTC_STAT)
#define bfin_write_RTC_STAT(val)       bfin_write32(RTC_STAT, val)
#define bfin_read_RTC_ICTL()           bfin_read16(RTC_ICTL)
#define bfin_write_RTC_ICTL(val)       bfin_write16(RTC_ICTL, val)
#define bfin_read_RTC_ISTAT()          bfin_read16(RTC_ISTAT)
#define bfin_write_RTC_ISTAT(val)      bfin_write16(RTC_ISTAT, val)
#define bfin_read_RTC_SWCNT()          bfin_read16(RTC_SWCNT)
#define bfin_write_RTC_SWCNT(val)      bfin_write16(RTC_SWCNT, val)
#define bfin_read_RTC_ALARM()          bfin_read32(RTC_ALARM)
#define bfin_write_RTC_ALARM(val)      bfin_write32(RTC_ALARM, val)
#define bfin_read_RTC_PREN()           bfin_read16(RTC_PREN)
#define bfin_write_RTC_PREN(val)       bfin_write16(RTC_PREN, val)
#define bfin_read_UART0_THR()          bfin_read16(UART0_THR)
#define bfin_write_UART0_THR(val)      bfin_write16(UART0_THR, val)
#define bfin_read_UART0_RBR()          bfin_read16(UART0_RBR)
#define bfin_write_UART0_RBR(val)      bfin_write16(UART0_RBR, val)
#define bfin_read_UART0_DLL()          bfin_read16(UART0_DLL)
#define bfin_write_UART0_DLL(val)      bfin_write16(UART0_DLL, val)
#define bfin_read_UART0_DLH()          bfin_read16(UART0_DLH)
#define bfin_write_UART0_DLH(val)      bfin_write16(UART0_DLH, val)
#define bfin_read_UART0_IER()          bfin_read16(UART0_IER)
#define bfin_write_UART0_IER(val)      bfin_write16(UART0_IER, val)
#define bfin_read_UART0_IIR()          bfin_read16(UART0_IIR)
#define bfin_write_UART0_IIR(val)      bfin_write16(UART0_IIR, val)
#define bfin_read_UART0_LCR()          bfin_read16(UART0_LCR)
#define bfin_write_UART0_LCR(val)      bfin_write16(UART0_LCR, val)
#define bfin_read_UART0_MCR()          bfin_read16(UART0_MCR)
#define bfin_write_UART0_MCR(val)      bfin_write16(UART0_MCR, val)
#define bfin_read_UART0_LSR()          bfin_read16(UART0_LSR)
#define bfin_write_UART0_LSR(val)      bfin_write16(UART0_LSR, val)
#define bfin_read_UART0_SCR()          bfin_read16(UART0_SCR)
#define bfin_write_UART0_SCR(val)      bfin_write16(UART0_SCR, val)
#define bfin_read_UART0_GCTL()         bfin_read16(UART0_GCTL)
#define bfin_write_UART0_GCTL(val)     bfin_write16(UART0_GCTL, val)
#define bfin_read_UART1_THR()          bfin_read16(UART1_THR)
#define bfin_write_UART1_THR(val)      bfin_write16(UART1_THR, val)
#define bfin_read_UART1_RBR()          bfin_read16(UART1_RBR)
#define bfin_write_UART1_RBR(val)      bfin_write16(UART1_RBR, val)
#define bfin_read_UART1_DLL()          bfin_read16(UART1_DLL)
#define bfin_write_UART1_DLL(val)      bfin_write16(UART1_DLL, val)
#define bfin_read_UART1_DLH()          bfin_read16(UART1_DLH)
#define bfin_write_UART1_DLH(val)      bfin_write16(UART1_DLH, val)
#define bfin_read_UART1_IER()          bfin_read16(UART1_IER)
#define bfin_write_UART1_IER(val)      bfin_write16(UART1_IER, val)
#define bfin_read_UART1_IIR()          bfin_read16(UART1_IIR)
#define bfin_write_UART1_IIR(val)      bfin_write16(UART1_IIR, val)
#define bfin_read_UART1_LCR()          bfin_read16(UART1_LCR)
#define bfin_write_UART1_LCR(val)      bfin_write16(UART1_LCR, val)
#define bfin_read_UART1_MCR()          bfin_read16(UART1_MCR)
#define bfin_write_UART1_MCR(val)      bfin_write16(UART1_MCR, val)
#define bfin_read_UART1_LSR()          bfin_read16(UART1_LSR)
#define bfin_write_UART1_LSR(val)      bfin_write16(UART1_LSR, val)
#define bfin_read_UART1_SCR()          bfin_read16(UART1_SCR)
#define bfin_write_UART1_SCR(val)      bfin_write16(UART1_SCR, val)
#define bfin_read_UART1_GCTL()         bfin_read16(UART1_GCTL)
#define bfin_write_UART1_GCTL(val)     bfin_write16(UART1_GCTL, val)
#define bfin_read_UART2_THR()          bfin_read16(UART2_THR)
#define bfin_write_UART2_THR(val)      bfin_write16(UART2_THR, val)
#define bfin_read_UART2_RBR()          bfin_read16(UART2_RBR)
#define bfin_write_UART2_RBR(val)      bfin_write16(UART2_RBR, val)
#define bfin_read_UART2_DLL()          bfin_read16(UART2_DLL)
#define bfin_write_UART2_DLL(val)      bfin_write16(UART2_DLL, val)
#define bfin_read_UART2_DLH()          bfin_read16(UART2_DLH)
#define bfin_write_UART2_DLH(val)      bfin_write16(UART2_DLH, val)
#define bfin_read_UART2_IER()          bfin_read16(UART2_IER)
#define bfin_write_UART2_IER(val)      bfin_write16(UART2_IER, val)
#define bfin_read_UART2_IIR()          bfin_read16(UART2_IIR)
#define bfin_write_UART2_IIR(val)      bfin_write16(UART2_IIR, val)
#define bfin_read_UART2_LCR()          bfin_read16(UART2_LCR)
#define bfin_write_UART2_LCR(val)      bfin_write16(UART2_LCR, val)
#define bfin_read_UART2_MCR()          bfin_read16(UART2_MCR)
#define bfin_write_UART2_MCR(val)      bfin_write16(UART2_MCR, val)
#define bfin_read_UART2_LSR()          bfin_read16(UART2_LSR)
#define bfin_write_UART2_LSR(val)      bfin_write16(UART2_LSR, val)
#define bfin_read_UART2_SCR()          bfin_read16(UART2_SCR)
#define bfin_write_UART2_SCR(val)      bfin_write16(UART2_SCR, val)
#define bfin_read_UART2_GCTL()         bfin_read16(UART2_GCTL)
#define bfin_write_UART2_GCTL(val)     bfin_write16(UART2_GCTL, val)
#define bfin_read_SPI0_CTL()           bfin_read16(SPI0_CTL)
#define bfin_write_SPI0_CTL(val)       bfin_write16(SPI0_CTL, val)
#define bfin_read_SPI0_FLG()           bfin_read16(SPI0_FLG)
#define bfin_write_SPI0_FLG(val)       bfin_write16(SPI0_FLG, val)
#define bfin_read_SPI0_STAT()          bfin_read16(SPI0_STAT)
#define bfin_write_SPI0_STAT(val)      bfin_write16(SPI0_STAT, val)
#define bfin_read_SPI0_TDBR()          bfin_read16(SPI0_TDBR)
#define bfin_write_SPI0_TDBR(val)      bfin_write16(SPI0_TDBR, val)
#define bfin_read_SPI0_RDBR()          bfin_read16(SPI0_RDBR)
#define bfin_write_SPI0_RDBR(val)      bfin_write16(SPI0_RDBR, val)
#define bfin_read_SPI0_BAUD()          bfin_read16(SPI0_BAUD)
#define bfin_write_SPI0_BAUD(val)      bfin_write16(SPI0_BAUD, val)
#define bfin_read_SPI0_SHADOW()        bfin_read16(SPI0_SHADOW)
#define bfin_write_SPI0_SHADOW(val)    bfin_write16(SPI0_SHADOW, val)
#define bfin_read_SPI1_CTL()           bfin_read16(SPI1_CTL)
#define bfin_write_SPI1_CTL(val)       bfin_write16(SPI1_CTL, val)
#define bfin_read_SPI1_FLG()           bfin_read16(SPI1_FLG)
#define bfin_write_SPI1_FLG(val)       bfin_write16(SPI1_FLG, val)
#define bfin_read_SPI1_STAT()          bfin_read16(SPI1_STAT)
#define bfin_write_SPI1_STAT(val)      bfin_write16(SPI1_STAT, val)
#define bfin_read_SPI1_TDBR()          bfin_read16(SPI1_TDBR)
#define bfin_write_SPI1_TDBR(val)      bfin_write16(SPI1_TDBR, val)
#define bfin_read_SPI1_RDBR()          bfin_read16(SPI1_RDBR)
#define bfin_write_SPI1_RDBR(val)      bfin_write16(SPI1_RDBR, val)
#define bfin_read_SPI1_BAUD()          bfin_read16(SPI1_BAUD)
#define bfin_write_SPI1_BAUD(val)      bfin_write16(SPI1_BAUD, val)
#define bfin_read_SPI1_SHADOW()        bfin_read16(SPI1_SHADOW)
#define bfin_write_SPI1_SHADOW(val)    bfin_write16(SPI1_SHADOW, val)
#define bfin_read_SPI2_CTL()           bfin_read16(SPI2_CTL)
#define bfin_write_SPI2_CTL(val)       bfin_write16(SPI2_CTL, val)
#define bfin_read_SPI2_FLG()           bfin_read16(SPI2_FLG)
#define bfin_write_SPI2_FLG(val)       bfin_write16(SPI2_FLG, val)
#define bfin_read_SPI2_STAT()          bfin_read16(SPI2_STAT)
#define bfin_write_SPI2_STAT(val)      bfin_write16(SPI2_STAT, val)
#define bfin_read_SPI2_TDBR()          bfin_read16(SPI2_TDBR)
#define bfin_write_SPI2_TDBR(val)      bfin_write16(SPI2_TDBR, val)
#define bfin_read_SPI2_RDBR()          bfin_read16(SPI2_RDBR)
#define bfin_write_SPI2_RDBR(val)      bfin_write16(SPI2_RDBR, val)
#define bfin_read_SPI2_BAUD()          bfin_read16(SPI2_BAUD)
#define bfin_write_SPI2_BAUD(val)      bfin_write16(SPI2_BAUD, val)
#define bfin_read_SPI2_SHADOW()        bfin_read16(SPI2_SHADOW)
#define bfin_write_SPI2_SHADOW(val)    bfin_write16(SPI2_SHADOW, val)
#define bfin_read_TIMER0_CONFIG()      bfin_read16(TIMER0_CONFIG)
#define bfin_write_TIMER0_CONFIG(val)  bfin_write16(TIMER0_CONFIG, val)
#define bfin_read_TIMER0_COUNTER()     bfin_read32(TIMER0_COUNTER)
#define bfin_write_TIMER0_COUNTER(val) bfin_write32(TIMER0_COUNTER, val)
#define bfin_read_TIMER0_PERIOD()      bfin_read32(TIMER0_PERIOD)
#define bfin_write_TIMER0_PERIOD(val)  bfin_write32(TIMER0_PERIOD, val)
#define bfin_read_TIMER0_WIDTH()       bfin_read32(TIMER0_WIDTH)
#define bfin_write_TIMER0_WIDTH(val)   bfin_write32(TIMER0_WIDTH, val)
#define bfin_read_TIMER1_CONFIG()      bfin_read16(TIMER1_CONFIG)
#define bfin_write_TIMER1_CONFIG(val)  bfin_write16(TIMER1_CONFIG, val)
#define bfin_read_TIMER1_COUNTER()     bfin_read32(TIMER1_COUNTER)
#define bfin_write_TIMER1_COUNTER(val) bfin_write32(TIMER1_COUNTER, val)
#define bfin_read_TIMER1_PERIOD()      bfin_read32(TIMER1_PERIOD)
#define bfin_write_TIMER1_PERIOD(val)  bfin_write32(TIMER1_PERIOD, val)
#define bfin_read_TIMER1_WIDTH()       bfin_read32(TIMER1_WIDTH)
#define bfin_write_TIMER1_WIDTH(val)   bfin_write32(TIMER1_WIDTH, val)
#define bfin_read_TIMER2_CONFIG()      bfin_read16(TIMER2_CONFIG)
#define bfin_write_TIMER2_CONFIG(val)  bfin_write16(TIMER2_CONFIG, val)
#define bfin_read_TIMER2_COUNTER()     bfin_read32(TIMER2_COUNTER)
#define bfin_write_TIMER2_COUNTER(val) bfin_write32(TIMER2_COUNTER, val)
#define bfin_read_TIMER2_PERIOD()      bfin_read32(TIMER2_PERIOD)
#define bfin_write_TIMER2_PERIOD(val)  bfin_write32(TIMER2_PERIOD, val)
#define bfin_read_TIMER2_WIDTH()       bfin_read32(TIMER2_WIDTH)
#define bfin_write_TIMER2_WIDTH(val)   bfin_write32(TIMER2_WIDTH, val)
#define bfin_read_TIMER_ENABLE()       bfin_read16(TIMER_ENABLE)
#define bfin_write_TIMER_ENABLE(val)   bfin_write16(TIMER_ENABLE, val)
#define bfin_read_TIMER_DISABLE()      bfin_read16(TIMER_DISABLE)
#define bfin_write_TIMER_DISABLE(val)  bfin_write16(TIMER_DISABLE, val)
#define bfin_read_TIMER_STATUS()       bfin_read16(TIMER_STATUS)
#define bfin_write_TIMER_STATUS(val)   bfin_write16(TIMER_STATUS, val)
#define bfin_read_SPORT0_TCR1()        bfin_read16(SPORT0_TCR1)
#define bfin_write_SPORT0_TCR1(val)    bfin_write16(SPORT0_TCR1, val)
#define bfin_read_SPORT0_TCR2()        bfin_read16(SPORT0_TCR2)
#define bfin_write_SPORT0_TCR2(val)    bfin_write16(SPORT0_TCR2, val)
#define bfin_read_SPORT0_TCLKDIV()     bfin_read16(SPORT0_TCLKDIV)
#define bfin_write_SPORT0_TCLKDIV(val) bfin_write16(SPORT0_TCLKDIV, val)
#define bfin_read_SPORT0_TFSDIV()      bfin_read16(SPORT0_TFSDIV)
#define bfin_write_SPORT0_TFSDIV(val)  bfin_write16(SPORT0_TFSDIV, val)
#define bfin_read_SPORT0_TX()          bfin_read32(SPORT0_TX)
#define bfin_write_SPORT0_TX(val)      bfin_write32(SPORT0_TX, val)
#define bfin_read_SPORT0_RX()          bfin_read32(SPORT0_RX)
#define bfin_write_SPORT0_RX(val)      bfin_write32(SPORT0_RX, val)
#define bfin_read_SPORT0_RCR1()        bfin_read16(SPORT0_RCR1)
#define bfin_write_SPORT0_RCR1(val)    bfin_write16(SPORT0_RCR1, val)
#define bfin_read_SPORT0_RCR2()        bfin_read16(SPORT0_RCR2)
#define bfin_write_SPORT0_RCR2(val)    bfin_write16(SPORT0_RCR2, val)
#define bfin_read_SPORT0_RCLKDIV()     bfin_read16(SPORT0_RCLKDIV)
#define bfin_write_SPORT0_RCLKDIV(val) bfin_write16(SPORT0_RCLKDIV, val)
#define bfin_read_SPORT0_RFSDIV()      bfin_read16(SPORT0_RFSDIV)
#define bfin_write_SPORT0_RFSDIV(val)  bfin_write16(SPORT0_RFSDIV, val)
#define bfin_read_SPORT0_STAT()        bfin_read16(SPORT0_STAT)
#define bfin_write_SPORT0_STAT(val)    bfin_write16(SPORT0_STAT, val)
#define bfin_read_SPORT0_CHNL()        bfin_read16(SPORT0_CHNL)
#define bfin_write_SPORT0_CHNL(val)    bfin_write16(SPORT0_CHNL, val)
#define bfin_read_SPORT0_MCMC1()       bfin_read16(SPORT0_MCMC1)
#define bfin_write_SPORT0_MCMC1(val)   bfin_write16(SPORT0_MCMC1, val)
#define bfin_read_SPORT0_MCMC2()       bfin_read16(SPORT0_MCMC2)
#define bfin_write_SPORT0_MCMC2(val)   bfin_write16(SPORT0_MCMC2, val)
#define bfin_read_SPORT0_MTCS0()       bfin_read32(SPORT0_MTCS0)
#define bfin_write_SPORT0_MTCS0(val)   bfin_write32(SPORT0_MTCS0, val)
#define bfin_read_SPORT0_MTCS1()       bfin_read32(SPORT0_MTCS1)
#define bfin_write_SPORT0_MTCS1(val)   bfin_write32(SPORT0_MTCS1, val)
#define bfin_read_SPORT0_MTCS2()       bfin_read32(SPORT0_MTCS2)
#define bfin_write_SPORT0_MTCS2(val)   bfin_write32(SPORT0_MTCS2, val)
#define bfin_read_SPORT0_MTCS3()       bfin_read32(SPORT0_MTCS3)
#define bfin_write_SPORT0_MTCS3(val)   bfin_write32(SPORT0_MTCS3, val)
#define bfin_read_SPORT0_MRCS0()       bfin_read32(SPORT0_MRCS0)
#define bfin_write_SPORT0_MRCS0(val)   bfin_write32(SPORT0_MRCS0, val)
#define bfin_read_SPORT0_MRCS1()       bfin_read32(SPORT0_MRCS1)
#define bfin_write_SPORT0_MRCS1(val)   bfin_write32(SPORT0_MRCS1, val)
#define bfin_read_SPORT0_MRCS2()       bfin_read32(SPORT0_MRCS2)
#define bfin_write_SPORT0_MRCS2(val)   bfin_write32(SPORT0_MRCS2, val)
#define bfin_read_SPORT0_MRCS3()       bfin_read32(SPORT0_MRCS3)
#define bfin_write_SPORT0_MRCS3(val)   bfin_write32(SPORT0_MRCS3, val)
#define bfin_read_SPORT1_TCR1()        bfin_read16(SPORT1_TCR1)
#define bfin_write_SPORT1_TCR1(val)    bfin_write16(SPORT1_TCR1, val)
#define bfin_read_SPORT1_TCR2()        bfin_read16(SPORT1_TCR2)
#define bfin_write_SPORT1_TCR2(val)    bfin_write16(SPORT1_TCR2, val)
#define bfin_read_SPORT1_TCLKDIV()     bfin_read16(SPORT1_TCLKDIV)
#define bfin_write_SPORT1_TCLKDIV(val) bfin_write16(SPORT1_TCLKDIV, val)
#define bfin_read_SPORT1_TFSDIV()      bfin_read16(SPORT1_TFSDIV)
#define bfin_write_SPORT1_TFSDIV(val)  bfin_write16(SPORT1_TFSDIV, val)
#define bfin_read_SPORT1_TX()          bfin_read32(SPORT1_TX)
#define bfin_write_SPORT1_TX(val)      bfin_write32(SPORT1_TX, val)
#define bfin_read_SPORT1_RX()          bfin_read32(SPORT1_RX)
#define bfin_write_SPORT1_RX(val)      bfin_write32(SPORT1_RX, val)
#define bfin_read_SPORT1_RCR1()        bfin_read16(SPORT1_RCR1)
#define bfin_write_SPORT1_RCR1(val)    bfin_write16(SPORT1_RCR1, val)
#define bfin_read_SPORT1_RCR2()        bfin_read16(SPORT1_RCR2)
#define bfin_write_SPORT1_RCR2(val)    bfin_write16(SPORT1_RCR2, val)
#define bfin_read_SPORT1_RCLKDIV()     bfin_read16(SPORT1_RCLKDIV)
#define bfin_write_SPORT1_RCLKDIV(val) bfin_write16(SPORT1_RCLKDIV, val)
#define bfin_read_SPORT1_RFSDIV()      bfin_read16(SPORT1_RFSDIV)
#define bfin_write_SPORT1_RFSDIV(val)  bfin_write16(SPORT1_RFSDIV, val)
#define bfin_read_SPORT1_STAT()        bfin_read16(SPORT1_STAT)
#define bfin_write_SPORT1_STAT(val)    bfin_write16(SPORT1_STAT, val)
#define bfin_read_SPORT1_CHNL()        bfin_read16(SPORT1_CHNL)
#define bfin_write_SPORT1_CHNL(val)    bfin_write16(SPORT1_CHNL, val)
#define bfin_read_SPORT1_MCMC1()       bfin_read16(SPORT1_MCMC1)
#define bfin_write_SPORT1_MCMC1(val)   bfin_write16(SPORT1_MCMC1, val)
#define bfin_read_SPORT1_MCMC2()       bfin_read16(SPORT1_MCMC2)
#define bfin_write_SPORT1_MCMC2(val)   bfin_write16(SPORT1_MCMC2, val)
#define bfin_read_SPORT1_MTCS0()       bfin_read32(SPORT1_MTCS0)
#define bfin_write_SPORT1_MTCS0(val)   bfin_write32(SPORT1_MTCS0, val)
#define bfin_read_SPORT1_MTCS1()       bfin_read32(SPORT1_MTCS1)
#define bfin_write_SPORT1_MTCS1(val)   bfin_write32(SPORT1_MTCS1, val)
#define bfin_read_SPORT1_MTCS2()       bfin_read32(SPORT1_MTCS2)
#define bfin_write_SPORT1_MTCS2(val)   bfin_write32(SPORT1_MTCS2, val)
#define bfin_read_SPORT1_MTCS3()       bfin_read32(SPORT1_MTCS3)
#define bfin_write_SPORT1_MTCS3(val)   bfin_write32(SPORT1_MTCS3, val)
#define bfin_read_SPORT1_MRCS0()       bfin_read32(SPORT1_MRCS0)
#define bfin_write_SPORT1_MRCS0(val)   bfin_write32(SPORT1_MRCS0, val)
#define bfin_read_SPORT1_MRCS1()       bfin_read32(SPORT1_MRCS1)
#define bfin_write_SPORT1_MRCS1(val)   bfin_write32(SPORT1_MRCS1, val)
#define bfin_read_SPORT1_MRCS2()       bfin_read32(SPORT1_MRCS2)
#define bfin_write_SPORT1_MRCS2(val)   bfin_write32(SPORT1_MRCS2, val)
#define bfin_read_SPORT1_MRCS3()       bfin_read32(SPORT1_MRCS3)
#define bfin_write_SPORT1_MRCS3(val)   bfin_write32(SPORT1_MRCS3, val)
#define bfin_read_SPORT2_TCR1()        bfin_read16(SPORT2_TCR1)
#define bfin_write_SPORT2_TCR1(val)    bfin_write16(SPORT2_TCR1, val)
#define bfin_read_SPORT2_TCR2()        bfin_read16(SPORT2_TCR2)
#define bfin_write_SPORT2_TCR2(val)    bfin_write16(SPORT2_TCR2, val)
#define bfin_read_SPORT2_TCLKDIV()     bfin_read16(SPORT2_TCLKDIV)
#define bfin_write_SPORT2_TCLKDIV(val) bfin_write16(SPORT2_TCLKDIV, val)
#define bfin_read_SPORT2_TFSDIV()      bfin_read16(SPORT2_TFSDIV)
#define bfin_write_SPORT2_TFSDIV(val)  bfin_write16(SPORT2_TFSDIV, val)
#define bfin_read_SPORT2_TX()          bfin_read32(SPORT2_TX)
#define bfin_write_SPORT2_TX(val)      bfin_write32(SPORT2_TX, val)
#define bfin_read_SPORT2_RX()          bfin_read32(SPORT2_RX)
#define bfin_write_SPORT2_RX(val)      bfin_write32(SPORT2_RX, val)
#define bfin_read_SPORT2_RCR1()        bfin_read16(SPORT2_RCR1)
#define bfin_write_SPORT2_RCR1(val)    bfin_write16(SPORT2_RCR1, val)
#define bfin_read_SPORT2_RCR2()        bfin_read16(SPORT2_RCR2)
#define bfin_write_SPORT2_RCR2(val)    bfin_write16(SPORT2_RCR2, val)
#define bfin_read_SPORT2_RCLKDIV()     bfin_read16(SPORT2_RCLKDIV)
#define bfin_write_SPORT2_RCLKDIV(val) bfin_write16(SPORT2_RCLKDIV, val)
#define bfin_read_SPORT2_RFSDIV()      bfin_read16(SPORT2_RFSDIV)
#define bfin_write_SPORT2_RFSDIV(val)  bfin_write16(SPORT2_RFSDIV, val)
#define bfin_read_SPORT2_STAT()        bfin_read16(SPORT2_STAT)
#define bfin_write_SPORT2_STAT(val)    bfin_write16(SPORT2_STAT, val)
#define bfin_read_SPORT2_CHNL()        bfin_read16(SPORT2_CHNL)
#define bfin_write_SPORT2_CHNL(val)    bfin_write16(SPORT2_CHNL, val)
#define bfin_read_SPORT2_MCMC1()       bfin_read16(SPORT2_MCMC1)
#define bfin_write_SPORT2_MCMC1(val)   bfin_write16(SPORT2_MCMC1, val)
#define bfin_read_SPORT2_MCMC2()       bfin_read16(SPORT2_MCMC2)
#define bfin_write_SPORT2_MCMC2(val)   bfin_write16(SPORT2_MCMC2, val)
#define bfin_read_SPORT2_MTCS0()       bfin_read32(SPORT2_MTCS0)
#define bfin_write_SPORT2_MTCS0(val)   bfin_write32(SPORT2_MTCS0, val)
#define bfin_read_SPORT2_MTCS1()       bfin_read32(SPORT2_MTCS1)
#define bfin_write_SPORT2_MTCS1(val)   bfin_write32(SPORT2_MTCS1, val)
#define bfin_read_SPORT2_MTCS2()       bfin_read32(SPORT2_MTCS2)
#define bfin_write_SPORT2_MTCS2(val)   bfin_write32(SPORT2_MTCS2, val)
#define bfin_read_SPORT2_MTCS3()       bfin_read32(SPORT2_MTCS3)
#define bfin_write_SPORT2_MTCS3(val)   bfin_write32(SPORT2_MTCS3, val)
#define bfin_read_SPORT2_MRCS0()       bfin_read32(SPORT2_MRCS0)
#define bfin_write_SPORT2_MRCS0(val)   bfin_write32(SPORT2_MRCS0, val)
#define bfin_read_SPORT2_MRCS1()       bfin_read32(SPORT2_MRCS1)
#define bfin_write_SPORT2_MRCS1(val)   bfin_write32(SPORT2_MRCS1, val)
#define bfin_read_SPORT2_MRCS2()       bfin_read32(SPORT2_MRCS2)
#define bfin_write_SPORT2_MRCS2(val)   bfin_write32(SPORT2_MRCS2, val)
#define bfin_read_SPORT2_MRCS3()       bfin_read32(SPORT2_MRCS3)
#define bfin_write_SPORT2_MRCS3(val)   bfin_write32(SPORT2_MRCS3, val)
#define bfin_read_SPORT3_TCR1()        bfin_read16(SPORT3_TCR1)
#define bfin_write_SPORT3_TCR1(val)    bfin_write16(SPORT3_TCR1, val)
#define bfin_read_SPORT3_TCR2()        bfin_read16(SPORT3_TCR2)
#define bfin_write_SPORT3_TCR2(val)    bfin_write16(SPORT3_TCR2, val)
#define bfin_read_SPORT3_TCLKDIV()     bfin_read16(SPORT3_TCLKDIV)
#define bfin_write_SPORT3_TCLKDIV(val) bfin_write16(SPORT3_TCLKDIV, val)
#define bfin_read_SPORT3_TFSDIV()      bfin_read16(SPORT3_TFSDIV)
#define bfin_write_SPORT3_TFSDIV(val)  bfin_write16(SPORT3_TFSDIV, val)
#define bfin_read_SPORT3_TX()          bfin_read32(SPORT3_TX)
#define bfin_write_SPORT3_TX(val)      bfin_write32(SPORT3_TX, val)
#define bfin_read_SPORT3_RX()          bfin_read32(SPORT3_RX)
#define bfin_write_SPORT3_RX(val)      bfin_write32(SPORT3_RX, val)
#define bfin_read_SPORT3_RCR1()        bfin_read16(SPORT3_RCR1)
#define bfin_write_SPORT3_RCR1(val)    bfin_write16(SPORT3_RCR1, val)
#define bfin_read_SPORT3_RCR2()        bfin_read16(SPORT3_RCR2)
#define bfin_write_SPORT3_RCR2(val)    bfin_write16(SPORT3_RCR2, val)
#define bfin_read_SPORT3_RCLKDIV()     bfin_read16(SPORT3_RCLKDIV)
#define bfin_write_SPORT3_RCLKDIV(val) bfin_write16(SPORT3_RCLKDIV, val)
#define bfin_read_SPORT3_RFSDIV()      bfin_read16(SPORT3_RFSDIV)
#define bfin_write_SPORT3_RFSDIV(val)  bfin_write16(SPORT3_RFSDIV, val)
#define bfin_read_SPORT3_STAT()        bfin_read16(SPORT3_STAT)
#define bfin_write_SPORT3_STAT(val)    bfin_write16(SPORT3_STAT, val)
#define bfin_read_SPORT3_CHNL()        bfin_read16(SPORT3_CHNL)
#define bfin_write_SPORT3_CHNL(val)    bfin_write16(SPORT3_CHNL, val)
#define bfin_read_SPORT3_MCMC1()       bfin_read16(SPORT3_MCMC1)
#define bfin_write_SPORT3_MCMC1(val)   bfin_write16(SPORT3_MCMC1, val)
#define bfin_read_SPORT3_MCMC2()       bfin_read16(SPORT3_MCMC2)
#define bfin_write_SPORT3_MCMC2(val)   bfin_write16(SPORT3_MCMC2, val)
#define bfin_read_SPORT3_MTCS0()       bfin_read32(SPORT3_MTCS0)
#define bfin_write_SPORT3_MTCS0(val)   bfin_write32(SPORT3_MTCS0, val)
#define bfin_read_SPORT3_MTCS1()       bfin_read32(SPORT3_MTCS1)
#define bfin_write_SPORT3_MTCS1(val)   bfin_write32(SPORT3_MTCS1, val)
#define bfin_read_SPORT3_MTCS2()       bfin_read32(SPORT3_MTCS2)
#define bfin_write_SPORT3_MTCS2(val)   bfin_write32(SPORT3_MTCS2, val)
#define bfin_read_SPORT3_MTCS3()       bfin_read32(SPORT3_MTCS3)
#define bfin_write_SPORT3_MTCS3(val)   bfin_write32(SPORT3_MTCS3, val)
#define bfin_read_SPORT3_MRCS0()       bfin_read32(SPORT3_MRCS0)
#define bfin_write_SPORT3_MRCS0(val)   bfin_write32(SPORT3_MRCS0, val)
#define bfin_read_SPORT3_MRCS1()       bfin_read32(SPORT3_MRCS1)
#define bfin_write_SPORT3_MRCS1(val)   bfin_write32(SPORT3_MRCS1, val)
#define bfin_read_SPORT3_MRCS2()       bfin_read32(SPORT3_MRCS2)
#define bfin_write_SPORT3_MRCS2(val)   bfin_write32(SPORT3_MRCS2, val)
#define bfin_read_SPORT3_MRCS3()       bfin_read32(SPORT3_MRCS3)
#define bfin_write_SPORT3_MRCS3(val)   bfin_write32(SPORT3_MRCS3, val)
#define bfin_read_PORTFIO()            bfin_read16(PORTFIO)
#define bfin_write_PORTFIO(val)        bfin_write16(PORTFIO, val)
#define bfin_read_PORTFIO_CLEAR()      bfin_read16(PORTFIO_CLEAR)
#define bfin_write_PORTFIO_CLEAR(val)  bfin_write16(PORTFIO_CLEAR, val)
#define bfin_read_PORTFIO_SET()        bfin_read16(PORTFIO_SET)
#define bfin_write_PORTFIO_SET(val)    bfin_write16(PORTFIO_SET, val)
#define bfin_read_PORTFIO_TOGGLE()     bfin_read16(PORTFIO_TOGGLE)
#define bfin_write_PORTFIO_TOGGLE(val) bfin_write16(PORTFIO_TOGGLE, val)
#define bfin_read_PORTFIO_MASKA()      bfin_read16(PORTFIO_MASKA)
#define bfin_write_PORTFIO_MASKA(val)  bfin_write16(PORTFIO_MASKA, val)
#define bfin_read_PORTFIO_MASKA_CLEAR() bfin_read16(PORTFIO_MASKA_CLEAR)
#define bfin_write_PORTFIO_MASKA_CLEAR(val) bfin_write16(PORTFIO_MASKA_CLEAR, val)
#define bfin_read_PORTFIO_MASKA_SET()  bfin_read16(PORTFIO_MASKA_SET)
#define bfin_write_PORTFIO_MASKA_SET(val) bfin_write16(PORTFIO_MASKA_SET, val)
#define bfin_read_PORTFIO_MASKA_TOGGLE() bfin_read16(PORTFIO_MASKA_TOGGLE)
#define bfin_write_PORTFIO_MASKA_TOGGLE(val) bfin_write16(PORTFIO_MASKA_TOGGLE, val)
#define bfin_read_PORTFIO_MASKB()      bfin_read16(PORTFIO_MASKB)
#define bfin_write_PORTFIO_MASKB(val)  bfin_write16(PORTFIO_MASKB, val)
#define bfin_read_PORTFIO_MASKB_CLEAR() bfin_read16(PORTFIO_MASKB_CLEAR)
#define bfin_write_PORTFIO_MASKB_CLEAR(val) bfin_write16(PORTFIO_MASKB_CLEAR, val)
#define bfin_read_PORTFIO_MASKB_SET()  bfin_read16(PORTFIO_MASKB_SET)
#define bfin_write_PORTFIO_MASKB_SET(val) bfin_write16(PORTFIO_MASKB_SET, val)
#define bfin_read_PORTFIO_MASKB_TOGGLE() bfin_read16(PORTFIO_MASKB_TOGGLE)
#define bfin_write_PORTFIO_MASKB_TOGGLE(val) bfin_write16(PORTFIO_MASKB_TOGGLE, val)
#define bfin_read_PORTFIO_DIR()        bfin_read16(PORTFIO_DIR)
#define bfin_write_PORTFIO_DIR(val)    bfin_write16(PORTFIO_DIR, val)
#define bfin_read_PORTFIO_POLAR()      bfin_read16(PORTFIO_POLAR)
#define bfin_write_PORTFIO_POLAR(val)  bfin_write16(PORTFIO_POLAR, val)
#define bfin_read_PORTFIO_EDGE()       bfin_read16(PORTFIO_EDGE)
#define bfin_write_PORTFIO_EDGE(val)   bfin_write16(PORTFIO_EDGE, val)
#define bfin_read_PORTFIO_BOTH()       bfin_read16(PORTFIO_BOTH)
#define bfin_write_PORTFIO_BOTH(val)   bfin_write16(PORTFIO_BOTH, val)
#define bfin_read_PORTFIO_INEN()       bfin_read16(PORTFIO_INEN)
#define bfin_write_PORTFIO_INEN(val)   bfin_write16(PORTFIO_INEN, val)
#define bfin_read_PORTCIO_FER()        bfin_read16(PORTCIO_FER)
#define bfin_write_PORTCIO_FER(val)    bfin_write16(PORTCIO_FER, val)
#define bfin_read_PORTCIO()            bfin_read16(PORTCIO)
#define bfin_write_PORTCIO(val)        bfin_write16(PORTCIO, val)
#define bfin_read_PORTCIO_CLEAR()      bfin_read16(PORTCIO_CLEAR)
#define bfin_write_PORTCIO_CLEAR(val)  bfin_write16(PORTCIO_CLEAR, val)
#define bfin_read_PORTCIO_SET()        bfin_read16(PORTCIO_SET)
#define bfin_write_PORTCIO_SET(val)    bfin_write16(PORTCIO_SET, val)
#define bfin_read_PORTCIO_TOGGLE()     bfin_read16(PORTCIO_TOGGLE)
#define bfin_write_PORTCIO_TOGGLE(val) bfin_write16(PORTCIO_TOGGLE, val)
#define bfin_read_PORTCIO_DIR()        bfin_read16(PORTCIO_DIR)
#define bfin_write_PORTCIO_DIR(val)    bfin_write16(PORTCIO_DIR, val)
#define bfin_read_PORTCIO_INEN()       bfin_read16(PORTCIO_INEN)
#define bfin_write_PORTCIO_INEN(val)   bfin_write16(PORTCIO_INEN, val)
#define bfin_read_PORTDIO_FER()        bfin_read16(PORTDIO_FER)
#define bfin_write_PORTDIO_FER(val)    bfin_write16(PORTDIO_FER, val)
#define bfin_read_PORTDIO()            bfin_read16(PORTDIO)
#define bfin_write_PORTDIO(val)        bfin_write16(PORTDIO, val)
#define bfin_read_PORTDIO_CLEAR()      bfin_read16(PORTDIO_CLEAR)
#define bfin_write_PORTDIO_CLEAR(val)  bfin_write16(PORTDIO_CLEAR, val)
#define bfin_read_PORTDIO_SET()        bfin_read16(PORTDIO_SET)
#define bfin_write_PORTDIO_SET(val)    bfin_write16(PORTDIO_SET, val)
#define bfin_read_PORTDIO_TOGGLE()     bfin_read16(PORTDIO_TOGGLE)
#define bfin_write_PORTDIO_TOGGLE(val) bfin_write16(PORTDIO_TOGGLE, val)
#define bfin_read_PORTDIO_DIR()        bfin_read16(PORTDIO_DIR)
#define bfin_write_PORTDIO_DIR(val)    bfin_write16(PORTDIO_DIR, val)
#define bfin_read_PORTDIO_INEN()       bfin_read16(PORTDIO_INEN)
#define bfin_write_PORTDIO_INEN(val)   bfin_write16(PORTDIO_INEN, val)
#define bfin_read_PORTEIO_FER()        bfin_read16(PORTEIO_FER)
#define bfin_write_PORTEIO_FER(val)    bfin_write16(PORTEIO_FER, val)
#define bfin_read_PORTEIO()            bfin_read16(PORTEIO)
#define bfin_write_PORTEIO(val)        bfin_write16(PORTEIO, val)
#define bfin_read_PORTEIO_CLEAR()      bfin_read16(PORTEIO_CLEAR)
#define bfin_write_PORTEIO_CLEAR(val)  bfin_write16(PORTEIO_CLEAR, val)
#define bfin_read_PORTEIO_SET()        bfin_read16(PORTEIO_SET)
#define bfin_write_PORTEIO_SET(val)    bfin_write16(PORTEIO_SET, val)
#define bfin_read_PORTEIO_TOGGLE()     bfin_read16(PORTEIO_TOGGLE)
#define bfin_write_PORTEIO_TOGGLE(val) bfin_write16(PORTEIO_TOGGLE, val)
#define bfin_read_PORTEIO_DIR()        bfin_read16(PORTEIO_DIR)
#define bfin_write_PORTEIO_DIR(val)    bfin_write16(PORTEIO_DIR, val)
#define bfin_read_PORTEIO_INEN()       bfin_read16(PORTEIO_INEN)
#define bfin_write_PORTEIO_INEN(val)   bfin_write16(PORTEIO_INEN, val)
#define bfin_read_EBIU_AMGCTL()        bfin_read16(EBIU_AMGCTL)
#define bfin_write_EBIU_AMGCTL(val)    bfin_write16(EBIU_AMGCTL, val)
#define bfin_read_EBIU_AMBCTL0()       bfin_read32(EBIU_AMBCTL0)
#define bfin_write_EBIU_AMBCTL0(val)   bfin_write32(EBIU_AMBCTL0, val)
#define bfin_read_EBIU_AMBCTL1()       bfin_read32(EBIU_AMBCTL1)
#define bfin_write_EBIU_AMBCTL1(val)   bfin_write32(EBIU_AMBCTL1, val)
#define bfin_read_EBIU_SDGCTL()        bfin_read32(EBIU_SDGCTL)
#define bfin_write_EBIU_SDGCTL(val)    bfin_write32(EBIU_SDGCTL, val)
#define bfin_read_EBIU_SDBCTL()        bfin_read16(EBIU_SDBCTL)
#define bfin_write_EBIU_SDBCTL(val)    bfin_write16(EBIU_SDBCTL, val)
#define bfin_read_EBIU_SDRRC()         bfin_read16(EBIU_SDRRC)
#define bfin_write_EBIU_SDRRC(val)     bfin_write16(EBIU_SDRRC, val)
#define bfin_read_EBIU_SDSTAT()        bfin_read16(EBIU_SDSTAT)
#define bfin_write_EBIU_SDSTAT(val)    bfin_write16(EBIU_SDSTAT, val)
#define bfin_read_DMA0_TC_PER()        bfin_read16(DMA0_TC_PER)
#define bfin_write_DMA0_TC_PER(val)    bfin_write16(DMA0_TC_PER, val)
#define bfin_read_DMA0_TC_CNT()        bfin_read16(DMA0_TC_CNT)
#define bfin_write_DMA0_TC_CNT(val)    bfin_write16(DMA0_TC_CNT, val)
#define bfin_read_DMA0_NEXT_DESC_PTR() bfin_readPTR(DMA0_NEXT_DESC_PTR)
#define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_writePTR(DMA0_NEXT_DESC_PTR, val)
#define bfin_read_DMA0_START_ADDR()    bfin_readPTR(DMA0_START_ADDR)
#define bfin_write_DMA0_START_ADDR(val) bfin_writePTR(DMA0_START_ADDR, val)
#define bfin_read_DMA0_CONFIG()        bfin_read16(DMA0_CONFIG)
#define bfin_write_DMA0_CONFIG(val)    bfin_write16(DMA0_CONFIG, val)
#define bfin_read_DMA0_X_COUNT()       bfin_read16(DMA0_X_COUNT)
#define bfin_write_DMA0_X_COUNT(val)   bfin_write16(DMA0_X_COUNT, val)
#define bfin_read_DMA0_X_MODIFY()      bfin_read16(DMA0_X_MODIFY)
#define bfin_write_DMA0_X_MODIFY(val)  bfin_write16(DMA0_X_MODIFY, val)
#define bfin_read_DMA0_Y_COUNT()       bfin_read16(DMA0_Y_COUNT)
#define bfin_write_DMA0_Y_COUNT(val)   bfin_write16(DMA0_Y_COUNT, val)
#define bfin_read_DMA0_Y_MODIFY()      bfin_read16(DMA0_Y_MODIFY)
#define bfin_write_DMA0_Y_MODIFY(val)  bfin_write16(DMA0_Y_MODIFY, val)
#define bfin_read_DMA0_CURR_DESC_PTR() bfin_readPTR(DMA0_CURR_DESC_PTR)
#define bfin_write_DMA0_CURR_DESC_PTR(val) bfin_writePTR(DMA0_CURR_DESC_PTR, val)
#define bfin_read_DMA0_CURR_ADDR()     bfin_readPTR(DMA0_CURR_ADDR)
#define bfin_write_DMA0_CURR_ADDR(val) bfin_writePTR(DMA0_CURR_ADDR, val)
#define bfin_read_DMA0_IRQ_STATUS()    bfin_read16(DMA0_IRQ_STATUS)
#define bfin_write_DMA0_IRQ_STATUS(val) bfin_write16(DMA0_IRQ_STATUS, val)
#define bfin_read_DMA0_PERIPHERAL_MAP() bfin_read16(DMA0_PERIPHERAL_MAP)
#define bfin_write_DMA0_PERIPHERAL_MAP(val) bfin_write16(DMA0_PERIPHERAL_MAP, val)
#define bfin_read_DMA0_CURR_X_COUNT()  bfin_read16(DMA0_CURR_X_COUNT)
#define bfin_write_DMA0_CURR_X_COUNT(val) bfin_write16(DMA0_CURR_X_COUNT, val)
#define bfin_read_DMA0_CURR_Y_COUNT()  bfin_read16(DMA0_CURR_Y_COUNT)
#define bfin_write_DMA0_CURR_Y_COUNT(val) bfin_write16(DMA0_CURR_Y_COUNT, val)
#define bfin_read_DMA1_NEXT_DESC_PTR() bfin_readPTR(DMA1_NEXT_DESC_PTR)
#define bfin_write_DMA1_NEXT_DESC_PTR(val) bfin_writePTR(DMA1_NEXT_DESC_PTR, val)
#define bfin_read_DMA1_START_ADDR()    bfin_readPTR(DMA1_START_ADDR)
#define bfin_write_DMA1_START_ADDR(val) bfin_writePTR(DMA1_START_ADDR, val)
#define bfin_read_DMA1_CONFIG()        bfin_read16(DMA1_CONFIG)
#define bfin_write_DMA1_CONFIG(val)    bfin_write16(DMA1_CONFIG, val)
#define bfin_read_DMA1_X_COUNT()       bfin_read16(DMA1_X_COUNT)
#define bfin_write_DMA1_X_COUNT(val)   bfin_write16(DMA1_X_COUNT, val)
#define bfin_read_DMA1_X_MODIFY()      bfin_read16(DMA1_X_MODIFY)
#define bfin_write_DMA1_X_MODIFY(val)  bfin_write16(DMA1_X_MODIFY, val)
#define bfin_read_DMA1_Y_COUNT()       bfin_read16(DMA1_Y_COUNT)
#define bfin_write_DMA1_Y_COUNT(val)   bfin_write16(DMA1_Y_COUNT, val)
#define bfin_read_DMA1_Y_MODIFY()      bfin_read16(DMA1_Y_MODIFY)
#define bfin_write_DMA1_Y_MODIFY(val)  bfin_write16(DMA1_Y_MODIFY, val)
#define bfin_read_DMA1_CURR_DESC_PTR() bfin_readPTR(DMA1_CURR_DESC_PTR)
#define bfin_write_DMA1_CURR_DESC_PTR(val) bfin_writePTR(DMA1_CURR_DESC_PTR, val)
#define bfin_read_DMA1_CURR_ADDR()     bfin_readPTR(DMA1_CURR_ADDR)
#define bfin_write_DMA1_CURR_ADDR(val) bfin_writePTR(DMA1_CURR_ADDR, val)
#define bfin_read_DMA1_IRQ_STATUS()    bfin_read16(DMA1_IRQ_STATUS)
#define bfin_write_DMA1_IRQ_STATUS(val) bfin_write16(DMA1_IRQ_STATUS, val)
#define bfin_read_DMA1_PERIPHERAL_MAP() bfin_read16(DMA1_PERIPHERAL_MAP)
#define bfin_write_DMA1_PERIPHERAL_MAP(val) bfin_write16(DMA1_PERIPHERAL_MAP, val)
#define bfin_read_DMA1_CURR_X_COUNT()  bfin_read16(DMA1_CURR_X_COUNT)
#define bfin_write_DMA1_CURR_X_COUNT(val) bfin_write16(DMA1_CURR_X_COUNT, val)
#define bfin_read_DMA1_CURR_Y_COUNT()  bfin_read16(DMA1_CURR_Y_COUNT)
#define bfin_write_DMA1_CURR_Y_COUNT(val) bfin_write16(DMA1_CURR_Y_COUNT, val)
#define bfin_read_DMA2_NEXT_DESC_PTR() bfin_readPTR(DMA2_NEXT_DESC_PTR)
#define bfin_write_DMA2_NEXT_DESC_PTR(val) bfin_writePTR(DMA2_NEXT_DESC_PTR, val)
#define bfin_read_DMA2_START_ADDR()    bfin_readPTR(DMA2_START_ADDR)
#define bfin_write_DMA2_START_ADDR(val) bfin_writePTR(DMA2_START_ADDR, val)
#define bfin_read_DMA2_CONFIG()        bfin_read16(DMA2_CONFIG)
#define bfin_write_DMA2_CONFIG(val)    bfin_write16(DMA2_CONFIG, val)
#define bfin_read_DMA2_X_COUNT()       bfin_read16(DMA2_X_COUNT)
#define bfin_write_DMA2_X_COUNT(val)   bfin_write16(DMA2_X_COUNT, val)
#define bfin_read_DMA2_X_MODIFY()      bfin_read16(DMA2_X_MODIFY)
#define bfin_write_DMA2_X_MODIFY(val)  bfin_write16(DMA2_X_MODIFY, val)
#define bfin_read_DMA2_Y_COUNT()       bfin_read16(DMA2_Y_COUNT)
#define bfin_write_DMA2_Y_COUNT(val)   bfin_write16(DMA2_Y_COUNT, val)
#define bfin_read_DMA2_Y_MODIFY()      bfin_read16(DMA2_Y_MODIFY)
#define bfin_write_DMA2_Y_MODIFY(val)  bfin_write16(DMA2_Y_MODIFY, val)
#define bfin_read_DMA2_CURR_DESC_PTR() bfin_readPTR(DMA2_CURR_DESC_PTR)
#define bfin_write_DMA2_CURR_DESC_PTR(val) bfin_writePTR(DMA2_CURR_DESC_PTR, val)
#define bfin_read_DMA2_CURR_ADDR()     bfin_readPTR(DMA2_CURR_ADDR)
#define bfin_write_DMA2_CURR_ADDR(val) bfin_writePTR(DMA2_CURR_ADDR, val)
#define bfin_read_DMA2_IRQ_STATUS()    bfin_read16(DMA2_IRQ_STATUS)
#define bfin_write_DMA2_IRQ_STATUS(val) bfin_write16(DMA2_IRQ_STATUS, val)
#define bfin_read_DMA2_PERIPHERAL_MAP() bfin_read16(DMA2_PERIPHERAL_MAP)
#define bfin_write_DMA2_PERIPHERAL_MAP(val) bfin_write16(DMA2_PERIPHERAL_MAP, val)
#define bfin_read_DMA2_CURR_X_COUNT()  bfin_read16(DMA2_CURR_X_COUNT)
#define bfin_write_DMA2_CURR_X_COUNT(val) bfin_write16(DMA2_CURR_X_COUNT, val)
#define bfin_read_DMA2_CURR_Y_COUNT()  bfin_read16(DMA2_CURR_Y_COUNT)
#define bfin_write_DMA2_CURR_Y_COUNT(val) bfin_write16(DMA2_CURR_Y_COUNT, val)
#define bfin_read_DMA3_NEXT_DESC_PTR() bfin_readPTR(DMA3_NEXT_DESC_PTR)
#define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_writePTR(DMA3_NEXT_DESC_PTR, val)
#define bfin_read_DMA3_START_ADDR()    bfin_readPTR(DMA3_START_ADDR)
#define bfin_write_DMA3_START_ADDR(val) bfin_writePTR(DMA3_START_ADDR, val)
#define bfin_read_DMA3_CONFIG()        bfin_read16(DMA3_CONFIG)
#define bfin_write_DMA3_CONFIG(val)    bfin_write16(DMA3_CONFIG, val)
#define bfin_read_DMA3_X_COUNT()       bfin_read16(DMA3_X_COUNT)
#define bfin_write_DMA3_X_COUNT(val)   bfin_write16(DMA3_X_COUNT, val)
#define bfin_read_DMA3_X_MODIFY()      bfin_read16(DMA3_X_MODIFY)
#define bfin_write_DMA3_X_MODIFY(val)  bfin_write16(DMA3_X_MODIFY, val)
#define bfin_read_DMA3_Y_COUNT()       bfin_read16(DMA3_Y_COUNT)
#define bfin_write_DMA3_Y_COUNT(val)   bfin_write16(DMA3_Y_COUNT, val)
#define bfin_read_DMA3_Y_MODIFY()      bfin_read16(DMA3_Y_MODIFY)
#define bfin_write_DMA3_Y_MODIFY(val)  bfin_write16(DMA3_Y_MODIFY, val)
#define bfin_read_DMA3_CURR_DESC_PTR() bfin_readPTR(DMA3_CURR_DESC_PTR)
#define bfin_write_DMA3_CURR_DESC_PTR(val) bfin_writePTR(DMA3_CURR_DESC_PTR, val)
#define bfin_read_DMA3_CURR_ADDR()     bfin_readPTR(DMA3_CURR_ADDR)
#define bfin_write_DMA3_CURR_ADDR(val) bfin_writePTR(DMA3_CURR_ADDR, val)
#define bfin_read_DMA3_IRQ_STATUS()    bfin_read16(DMA3_IRQ_STATUS)
#define bfin_write_DMA3_IRQ_STATUS(val) bfin_write16(DMA3_IRQ_STATUS, val)
#define bfin_read_DMA3_PERIPHERAL_MAP() bfin_read16(DMA3_PERIPHERAL_MAP)
#define bfin_write_DMA3_PERIPHERAL_MAP(val) bfin_write16(DMA3_PERIPHERAL_MAP, val)
#define bfin_read_DMA3_CURR_X_COUNT()  bfin_read16(DMA3_CURR_X_COUNT)
#define bfin_write_DMA3_CURR_X_COUNT(val) bfin_write16(DMA3_CURR_X_COUNT, val)
#define bfin_read_DMA3_CURR_Y_COUNT()  bfin_read16(DMA3_CURR_Y_COUNT)
#define bfin_write_DMA3_CURR_Y_COUNT(val) bfin_write16(DMA3_CURR_Y_COUNT, val)
#define bfin_read_DMA4_NEXT_DESC_PTR() bfin_readPTR(DMA4_NEXT_DESC_PTR)
#define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_writePTR(DMA4_NEXT_DESC_PTR, val)
#define bfin_read_DMA4_START_ADDR()    bfin_readPTR(DMA4_START_ADDR)
#define bfin_write_DMA4_START_ADDR(val) bfin_writePTR(DMA4_START_ADDR, val)
#define bfin_read_DMA4_CONFIG()        bfin_read16(DMA4_CONFIG)
#define bfin_write_DMA4_CONFIG(val)    bfin_write16(DMA4_CONFIG, val)
#define bfin_read_DMA4_X_COUNT()       bfin_read16(DMA4_X_COUNT)
#define bfin_write_DMA4_X_COUNT(val)   bfin_write16(DMA4_X_COUNT, val)
#define bfin_read_DMA4_X_MODIFY()      bfin_read16(DMA4_X_MODIFY)
#define bfin_write_DMA4_X_MODIFY(val)  bfin_write16(DMA4_X_MODIFY, val)
#define bfin_read_DMA4_Y_COUNT()       bfin_read16(DMA4_Y_COUNT)
#define bfin_write_DMA4_Y_COUNT(val)   bfin_write16(DMA4_Y_COUNT, val)
#define bfin_read_DMA4_Y_MODIFY()      bfin_read16(DMA4_Y_MODIFY)
#define bfin_write_DMA4_Y_MODIFY(val)  bfin_write16(DMA4_Y_MODIFY, val)
#define bfin_read_DMA4_CURR_DESC_PTR() bfin_readPTR(DMA4_CURR_DESC_PTR)
#define bfin_write_DMA4_CURR_DESC_PTR(val) bfin_writePTR(DMA4_CURR_DESC_PTR, val)
#define bfin_read_DMA4_CURR_ADDR()     bfin_readPTR(DMA4_CURR_ADDR)
#define bfin_write_DMA4_CURR_ADDR(val) bfin_writePTR(DMA4_CURR_ADDR, val)
#define bfin_read_DMA4_IRQ_STATUS()    bfin_read16(DMA4_IRQ_STATUS)
#define bfin_write_DMA4_IRQ_STATUS(val) bfin_write16(DMA4_IRQ_STATUS, val)
#define bfin_read_DMA4_PERIPHERAL_MAP() bfin_read16(DMA4_PERIPHERAL_MAP)
#define bfin_write_DMA4_PERIPHERAL_MAP(val) bfin_write16(DMA4_PERIPHERAL_MAP, val)
#define bfin_read_DMA4_CURR_X_COUNT()  bfin_read16(DMA4_CURR_X_COUNT)
#define bfin_write_DMA4_CURR_X_COUNT(val) bfin_write16(DMA4_CURR_X_COUNT, val)
#define bfin_read_DMA4_CURR_Y_COUNT()  bfin_read16(DMA4_CURR_Y_COUNT)
#define bfin_write_DMA4_CURR_Y_COUNT(val) bfin_write16(DMA4_CURR_Y_COUNT, val)
#define bfin_read_DMA5_NEXT_DESC_PTR() bfin_readPTR(DMA5_NEXT_DESC_PTR)
#define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_writePTR(DMA5_NEXT_DESC_PTR, val)
#define bfin_read_DMA5_START_ADDR()    bfin_readPTR(DMA5_START_ADDR)
#define bfin_write_DMA5_START_ADDR(val) bfin_writePTR(DMA5_START_ADDR, val)
#define bfin_read_DMA5_CONFIG()        bfin_read16(DMA5_CONFIG)
#define bfin_write_DMA5_CONFIG(val)    bfin_write16(DMA5_CONFIG, val)
#define bfin_read_DMA5_X_COUNT()       bfin_read16(DMA5_X_COUNT)
#define bfin_write_DMA5_X_COUNT(val)   bfin_write16(DMA5_X_COUNT, val)
#define bfin_read_DMA5_X_MODIFY()      bfin_read16(DMA5_X_MODIFY)
#define bfin_write_DMA5_X_MODIFY(val)  bfin_write16(DMA5_X_MODIFY, val)
#define bfin_read_DMA5_Y_COUNT()       bfin_read16(DMA5_Y_COUNT)
#define bfin_write_DMA5_Y_COUNT(val)   bfin_write16(DMA5_Y_COUNT, val)
#define bfin_read_DMA5_Y_MODIFY()      bfin_read16(DMA5_Y_MODIFY)
#define bfin_write_DMA5_Y_MODIFY(val)  bfin_write16(DMA5_Y_MODIFY, val)
#define bfin_read_DMA5_CURR_DESC_PTR() bfin_readPTR(DMA5_CURR_DESC_PTR)
#define bfin_write_DMA5_CURR_DESC_PTR(val) bfin_writePTR(DMA5_CURR_DESC_PTR, val)
#define bfin_read_DMA5_CURR_ADDR()     bfin_readPTR(DMA5_CURR_ADDR)
#define bfin_write_DMA5_CURR_ADDR(val) bfin_writePTR(DMA5_CURR_ADDR, val)
#define bfin_read_DMA5_IRQ_STATUS()    bfin_read16(DMA5_IRQ_STATUS)
#define bfin_write_DMA5_IRQ_STATUS(val) bfin_write16(DMA5_IRQ_STATUS, val)
#define bfin_read_DMA5_PERIPHERAL_MAP() bfin_read16(DMA5_PERIPHERAL_MAP)
#define bfin_write_DMA5_PERIPHERAL_MAP(val) bfin_write16(DMA5_PERIPHERAL_MAP, val)
#define bfin_read_DMA5_CURR_X_COUNT()  bfin_read16(DMA5_CURR_X_COUNT)
#define bfin_write_DMA5_CURR_X_COUNT(val) bfin_write16(DMA5_CURR_X_COUNT, val)
#define bfin_read_DMA5_CURR_Y_COUNT()  bfin_read16(DMA5_CURR_Y_COUNT)
#define bfin_write_DMA5_CURR_Y_COUNT(val) bfin_write16(DMA5_CURR_Y_COUNT, val)
#define bfin_read_DMA6_NEXT_DESC_PTR() bfin_readPTR(DMA6_NEXT_DESC_PTR)
#define bfin_write_DMA6_NEXT_DESC_PTR(val) bfin_writePTR(DMA6_NEXT_DESC_PTR, val)
#define bfin_read_DMA6_START_ADDR()    bfin_readPTR(DMA6_START_ADDR)
#define bfin_write_DMA6_START_ADDR(val) bfin_writePTR(DMA6_START_ADDR, val)
#define bfin_read_DMA6_CONFIG()        bfin_read16(DMA6_CONFIG)
#define bfin_write_DMA6_CONFIG(val)    bfin_write16(DMA6_CONFIG, val)
#define bfin_read_DMA6_X_COUNT()       bfin_read16(DMA6_X_COUNT)
#define bfin_write_DMA6_X_COUNT(val)   bfin_write16(DMA6_X_COUNT, val)
#define bfin_read_DMA6_X_MODIFY()      bfin_read16(DMA6_X_MODIFY)
#define bfin_write_DMA6_X_MODIFY(val)  bfin_write16(DMA6_X_MODIFY, val)
#define bfin_read_DMA6_Y_COUNT()       bfin_read16(DMA6_Y_COUNT)
#define bfin_write_DMA6_Y_COUNT(val)   bfin_write16(DMA6_Y_COUNT, val)
#define bfin_read_DMA6_Y_MODIFY()      bfin_read16(DMA6_Y_MODIFY)
#define bfin_write_DMA6_Y_MODIFY(val)  bfin_write16(DMA6_Y_MODIFY, val)
#define bfin_read_DMA6_CURR_DESC_PTR() bfin_readPTR(DMA6_CURR_DESC_PTR)
#define bfin_write_DMA6_CURR_DESC_PTR(val) bfin_writePTR(DMA6_CURR_DESC_PTR, val)
#define bfin_read_DMA6_CURR_ADDR()     bfin_readPTR(DMA6_CURR_ADDR)
#define bfin_write_DMA6_CURR_ADDR(val) bfin_writePTR(DMA6_CURR_ADDR, val)
#define bfin_read_DMA6_IRQ_STATUS()    bfin_read16(DMA6_IRQ_STATUS)
#define bfin_write_DMA6_IRQ_STATUS(val) bfin_write16(DMA6_IRQ_STATUS, val)
#define bfin_read_DMA6_PERIPHERAL_MAP() bfin_read16(DMA6_PERIPHERAL_MAP)
#define bfin_write_DMA6_PERIPHERAL_MAP(val) bfin_write16(DMA6_PERIPHERAL_MAP, val)
#define bfin_read_DMA6_CURR_X_COUNT()  bfin_read16(DMA6_CURR_X_COUNT)
#define bfin_write_DMA6_CURR_X_COUNT(val) bfin_write16(DMA6_CURR_X_COUNT, val)
#define bfin_read_DMA6_CURR_Y_COUNT()  bfin_read16(DMA6_CURR_Y_COUNT)
#define bfin_write_DMA6_CURR_Y_COUNT(val) bfin_write16(DMA6_CURR_Y_COUNT, val)
#define bfin_read_DMA7_NEXT_DESC_PTR() bfin_readPTR(DMA7_NEXT_DESC_PTR)
#define bfin_write_DMA7_NEXT_DESC_PTR(val) bfin_writePTR(DMA7_NEXT_DESC_PTR, val)
#define bfin_read_DMA7_START_ADDR()    bfin_readPTR(DMA7_START_ADDR)
#define bfin_write_DMA7_START_ADDR(val) bfin_writePTR(DMA7_START_ADDR, val)
#define bfin_read_DMA7_CONFIG()        bfin_read16(DMA7_CONFIG)
#define bfin_write_DMA7_CONFIG(val)    bfin_write16(DMA7_CONFIG, val)
#define bfin_read_DMA7_X_COUNT()       bfin_read16(DMA7_X_COUNT)
#define bfin_write_DMA7_X_COUNT(val)   bfin_write16(DMA7_X_COUNT, val)
#define bfin_read_DMA7_X_MODIFY()      bfin_read16(DMA7_X_MODIFY)
#define bfin_write_DMA7_X_MODIFY(val)  bfin_write16(DMA7_X_MODIFY, val)
#define bfin_read_DMA7_Y_COUNT()       bfin_read16(DMA7_Y_COUNT)
#define bfin_write_DMA7_Y_COUNT(val)   bfin_write16(DMA7_Y_COUNT, val)
#define bfin_read_DMA7_Y_MODIFY()      bfin_read16(DMA7_Y_MODIFY)
#define bfin_write_DMA7_Y_MODIFY(val)  bfin_write16(DMA7_Y_MODIFY, val)
#define bfin_read_DMA7_CURR_DESC_PTR() bfin_readPTR(DMA7_CURR_DESC_PTR)
#define bfin_write_DMA7_CURR_DESC_PTR(val) bfin_writePTR(DMA7_CURR_DESC_PTR, val)
#define bfin_read_DMA7_CURR_ADDR()     bfin_readPTR(DMA7_CURR_ADDR)
#define bfin_write_DMA7_CURR_ADDR(val) bfin_writePTR(DMA7_CURR_ADDR, val)
#define bfin_read_DMA7_IRQ_STATUS()    bfin_read16(DMA7_IRQ_STATUS)
#define bfin_write_DMA7_IRQ_STATUS(val) bfin_write16(DMA7_IRQ_STATUS, val)
#define bfin_read_DMA7_PERIPHERAL_MAP() bfin_read16(DMA7_PERIPHERAL_MAP)
#define bfin_write_DMA7_PERIPHERAL_MAP(val) bfin_write16(DMA7_PERIPHERAL_MAP, val)
#define bfin_read_DMA7_CURR_X_COUNT()  bfin_read16(DMA7_CURR_X_COUNT)
#define bfin_write_DMA7_CURR_X_COUNT(val) bfin_write16(DMA7_CURR_X_COUNT, val)
#define bfin_read_DMA7_CURR_Y_COUNT()  bfin_read16(DMA7_CURR_Y_COUNT)
#define bfin_write_DMA7_CURR_Y_COUNT(val) bfin_write16(DMA7_CURR_Y_COUNT, val)
#define bfin_read_DMA1_TC_PER()        bfin_read16(DMA1_TC_PER)
#define bfin_write_DMA1_TC_PER(val)    bfin_write16(DMA1_TC_PER, val)
#define bfin_read_DMA1_TC_CNT()        bfin_read16(DMA1_TC_CNT)
#define bfin_write_DMA1_TC_CNT(val)    bfin_write16(DMA1_TC_CNT, val)
#define bfin_read_DMA8_NEXT_DESC_PTR() bfin_readPTR(DMA8_NEXT_DESC_PTR)
#define bfin_write_DMA8_NEXT_DESC_PTR(val) bfin_writePTR(DMA8_NEXT_DESC_PTR, val)
#define bfin_read_DMA8_START_ADDR()    bfin_readPTR(DMA8_START_ADDR)
#define bfin_write_DMA8_START_ADDR(val) bfin_writePTR(DMA8_START_ADDR, val)
#define bfin_read_DMA8_CONFIG()        bfin_read16(DMA8_CONFIG)
#define bfin_write_DMA8_CONFIG(val)    bfin_write16(DMA8_CONFIG, val)
#define bfin_read_DMA8_X_COUNT()       bfin_read16(DMA8_X_COUNT)
#define bfin_write_DMA8_X_COUNT(val)   bfin_write16(DMA8_X_COUNT, val)
#define bfin_read_DMA8_X_MODIFY()      bfin_read16(DMA8_X_MODIFY)
#define bfin_write_DMA8_X_MODIFY(val)  bfin_write16(DMA8_X_MODIFY, val)
#define bfin_read_DMA8_Y_COUNT()       bfin_read16(DMA8_Y_COUNT)
#define bfin_write_DMA8_Y_COUNT(val)   bfin_write16(DMA8_Y_COUNT, val)
#define bfin_read_DMA8_Y_MODIFY()      bfin_read16(DMA8_Y_MODIFY)
#define bfin_write_DMA8_Y_MODIFY(val)  bfin_write16(DMA8_Y_MODIFY, val)
#define bfin_read_DMA8_CURR_DESC_PTR() bfin_readPTR(DMA8_CURR_DESC_PTR)
#define bfin_write_DMA8_CURR_DESC_PTR(val) bfin_writePTR(DMA8_CURR_DESC_PTR, val)
#define bfin_read_DMA8_CURR_ADDR()     bfin_readPTR(DMA8_CURR_ADDR)
#define bfin_write_DMA8_CURR_ADDR(val) bfin_writePTR(DMA8_CURR_ADDR, val)
#define bfin_read_DMA8_IRQ_STATUS()    bfin_read16(DMA8_IRQ_STATUS)
#define bfin_write_DMA8_IRQ_STATUS(val) bfin_write16(DMA8_IRQ_STATUS, val)
#define bfin_read_DMA8_PERIPHERAL_MAP() bfin_read16(DMA8_PERIPHERAL_MAP)
#define bfin_write_DMA8_PERIPHERAL_MAP(val) bfin_write16(DMA8_PERIPHERAL_MAP, val)
#define bfin_read_DMA8_CURR_X_COUNT()  bfin_read16(DMA8_CURR_X_COUNT)
#define bfin_write_DMA8_CURR_X_COUNT(val) bfin_write16(DMA8_CURR_X_COUNT, val)
#define bfin_read_DMA8_CURR_Y_COUNT()  bfin_read16(DMA8_CURR_Y_COUNT)
#define bfin_write_DMA8_CURR_Y_COUNT(val) bfin_write16(DMA8_CURR_Y_COUNT, val)
#define bfin_read_DMA9_NEXT_DESC_PTR() bfin_readPTR(DMA9_NEXT_DESC_PTR)
#define bfin_write_DMA9_NEXT_DESC_PTR(val) bfin_writePTR(DMA9_NEXT_DESC_PTR, val)
#define bfin_read_DMA9_START_ADDR()    bfin_readPTR(DMA9_START_ADDR)
#define bfin_write_DMA9_START_ADDR(val) bfin_writePTR(DMA9_START_ADDR, val)
#define bfin_read_DMA9_CONFIG()        bfin_read16(DMA9_CONFIG)
#define bfin_write_DMA9_CONFIG(val)    bfin_write16(DMA9_CONFIG, val)
#define bfin_read_DMA9_X_COUNT()       bfin_read16(DMA9_X_COUNT)
#define bfin_write_DMA9_X_COUNT(val)   bfin_write16(DMA9_X_COUNT, val)
#define bfin_read_DMA9_X_MODIFY()      bfin_read16(DMA9_X_MODIFY)
#define bfin_write_DMA9_X_MODIFY(val)  bfin_write16(DMA9_X_MODIFY, val)
#define bfin_read_DMA9_Y_COUNT()       bfin_read16(DMA9_Y_COUNT)
#define bfin_write_DMA9_Y_COUNT(val)   bfin_write16(DMA9_Y_COUNT, val)
#define bfin_read_DMA9_Y_MODIFY()      bfin_read16(DMA9_Y_MODIFY)
#define bfin_write_DMA9_Y_MODIFY(val)  bfin_write16(DMA9_Y_MODIFY, val)
#define bfin_read_DMA9_CURR_DESC_PTR() bfin_readPTR(DMA9_CURR_DESC_PTR)
#define bfin_write_DMA9_CURR_DESC_PTR(val) bfin_writePTR(DMA9_CURR_DESC_PTR, val)
#define bfin_read_DMA9_CURR_ADDR()     bfin_readPTR(DMA9_CURR_ADDR)
#define bfin_write_DMA9_CURR_ADDR(val) bfin_writePTR(DMA9_CURR_ADDR, val)
#define bfin_read_DMA9_IRQ_STATUS()    bfin_read16(DMA9_IRQ_STATUS)
#define bfin_write_DMA9_IRQ_STATUS(val) bfin_write16(DMA9_IRQ_STATUS, val)
#define bfin_read_DMA9_PERIPHERAL_MAP() bfin_read16(DMA9_PERIPHERAL_MAP)
#define bfin_write_DMA9_PERIPHERAL_MAP(val) bfin_write16(DMA9_PERIPHERAL_MAP, val)
#define bfin_read_DMA9_CURR_X_COUNT()  bfin_read16(DMA9_CURR_X_COUNT)
#define bfin_write_DMA9_CURR_X_COUNT(val) bfin_write16(DMA9_CURR_X_COUNT, val)
#define bfin_read_DMA9_CURR_Y_COUNT()  bfin_read16(DMA9_CURR_Y_COUNT)
#define bfin_write_DMA9_CURR_Y_COUNT(val) bfin_write16(DMA9_CURR_Y_COUNT, val)
#define bfin_read_DMA10_NEXT_DESC_PTR() bfin_readPTR(DMA10_NEXT_DESC_PTR)
#define bfin_write_DMA10_NEXT_DESC_PTR(val) bfin_writePTR(DMA10_NEXT_DESC_PTR, val)
#define bfin_read_DMA10_START_ADDR()   bfin_readPTR(DMA10_START_ADDR)
#define bfin_write_DMA10_START_ADDR(val) bfin_writePTR(DMA10_START_ADDR, val)
#define bfin_read_DMA10_CONFIG()       bfin_read16(DMA10_CONFIG)
#define bfin_write_DMA10_CONFIG(val)   bfin_write16(DMA10_CONFIG, val)
#define bfin_read_DMA10_X_COUNT()      bfin_read16(DMA10_X_COUNT)
#define bfin_write_DMA10_X_COUNT(val)  bfin_write16(DMA10_X_COUNT, val)
#define bfin_read_DMA10_X_MODIFY()     bfin_read16(DMA10_X_MODIFY)
#define bfin_write_DMA10_X_MODIFY(val) bfin_write16(DMA10_X_MODIFY, val)
#define bfin_read_DMA10_Y_COUNT()      bfin_read16(DMA10_Y_COUNT)
#define bfin_write_DMA10_Y_COUNT(val)  bfin_write16(DMA10_Y_COUNT, val)
#define bfin_read_DMA10_Y_MODIFY()     bfin_read16(DMA10_Y_MODIFY)
#define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY, val)
#define bfin_read_DMA10_CURR_DESC_PTR() bfin_readPTR(DMA10_CURR_DESC_PTR)
#define bfin_write_DMA10_CURR_DESC_PTR(val) bfin_writePTR(DMA10_CURR_DESC_PTR, val)
#define bfin_read_DMA10_CURR_ADDR()    bfin_readPTR(DMA10_CURR_ADDR)
#define bfin_write_DMA10_CURR_ADDR(val) bfin_writePTR(DMA10_CURR_ADDR, val)
#define bfin_read_DMA10_IRQ_STATUS()   bfin_read16(DMA10_IRQ_STATUS)
#define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS, val)
#define bfin_read_DMA10_PERIPHERAL_MAP() bfin_read16(DMA10_PERIPHERAL_MAP)
#define bfin_write_DMA10_PERIPHERAL_MAP(val) bfin_write16(DMA10_PERIPHERAL_MAP, val)
#define bfin_read_DMA10_CURR_X_COUNT() bfin_read16(DMA10_CURR_X_COUNT)
#define bfin_write_DMA10_CURR_X_COUNT(val) bfin_write16(DMA10_CURR_X_COUNT, val)
#define bfin_read_DMA10_CURR_Y_COUNT() bfin_read16(DMA10_CURR_Y_COUNT)
#define bfin_write_DMA10_CURR_Y_COUNT(val) bfin_write16(DMA10_CURR_Y_COUNT, val)
#define bfin_read_DMA11_NEXT_DESC_PTR() bfin_readPTR(DMA11_NEXT_DESC_PTR)
#define bfin_write_DMA11_NEXT_DESC_PTR(val) bfin_writePTR(DMA11_NEXT_DESC_PTR, val)
#define bfin_read_DMA11_START_ADDR()   bfin_readPTR(DMA11_START_ADDR)
#define bfin_write_DMA11_START_ADDR(val) bfin_writePTR(DMA11_START_ADDR, val)
#define bfin_read_DMA11_CONFIG()       bfin_read16(DMA11_CONFIG)
#define bfin_write_DMA11_CONFIG(val)   bfin_write16(DMA11_CONFIG, val)
#define bfin_read_DMA11_X_COUNT()      bfin_read16(DMA11_X_COUNT)
#define bfin_write_DMA11_X_COUNT(val)  bfin_write16(DMA11_X_COUNT, val)
#define bfin_read_DMA11_X_MODIFY()     bfin_read16(DMA11_X_MODIFY)
#define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY, val)
#define bfin_read_DMA11_Y_COUNT()      bfin_read16(DMA11_Y_COUNT)
#define bfin_write_DMA11_Y_COUNT(val)  bfin_write16(DMA11_Y_COUNT, val)
#define bfin_read_DMA11_Y_MODIFY()     bfin_read16(DMA11_Y_MODIFY)
#define bfin_write_DMA11_Y_MODIFY(val) bfin_write16(DMA11_Y_MODIFY, val)
#define bfin_read_DMA11_CURR_DESC_PTR() bfin_readPTR(DMA11_CURR_DESC_PTR)
#define bfin_write_DMA11_CURR_DESC_PTR(val) bfin_writePTR(DMA11_CURR_DESC_PTR, val)
#define bfin_read_DMA11_CURR_ADDR()    bfin_readPTR(DMA11_CURR_ADDR)
#define bfin_write_DMA11_CURR_ADDR(val) bfin_writePTR(DMA11_CURR_ADDR, val)
#define bfin_read_DMA11_IRQ_STATUS()   bfin_read16(DMA11_IRQ_STATUS)
#define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS, val)
#define bfin_read_DMA11_PERIPHERAL_MAP() bfin_read16(DMA11_PERIPHERAL_MAP)
#define bfin_write_DMA11_PERIPHERAL_MAP(val) bfin_write16(DMA11_PERIPHERAL_MAP, val)
#define bfin_read_DMA11_CURR_X_COUNT() bfin_read16(DMA11_CURR_X_COUNT)
#define bfin_write_DMA11_CURR_X_COUNT(val) bfin_write16(DMA11_CURR_X_COUNT, val)
#define bfin_read_DMA11_CURR_Y_COUNT() bfin_read16(DMA11_CURR_Y_COUNT)
#define bfin_write_DMA11_CURR_Y_COUNT(val) bfin_write16(DMA11_CURR_Y_COUNT, val)
#define bfin_read_DMA12_NEXT_DESC_PTR() bfin_readPTR(DMA12_NEXT_DESC_PTR)
#define bfin_write_DMA12_NEXT_DESC_PTR(val) bfin_writePTR(DMA12_NEXT_DESC_PTR, val)
#define bfin_read_DMA12_START_ADDR()   bfin_readPTR(DMA12_START_ADDR)
#define bfin_write_DMA12_START_ADDR(val) bfin_writePTR(DMA12_START_ADDR, val)
#define bfin_read_DMA12_CONFIG()       bfin_read16(DMA12_CONFIG)
#define bfin_write_DMA12_CONFIG(val)   bfin_write16(DMA12_CONFIG, val)
#define bfin_read_DMA12_X_COUNT()      bfin_read16(DMA12_X_COUNT)
#define bfin_write_DMA12_X_COUNT(val)  bfin_write16(DMA12_X_COUNT, val)
#define bfin_read_DMA12_X_MODIFY()     bfin_read16(DMA12_X_MODIFY)
#define bfin_write_DMA12_X_MODIFY(val) bfin_write16(DMA12_X_MODIFY, val)
#define bfin_read_DMA12_Y_COUNT()      bfin_read16(DMA12_Y_COUNT)
#define bfin_write_DMA12_Y_COUNT(val)  bfin_write16(DMA12_Y_COUNT, val)
#define bfin_read_DMA12_Y_MODIFY()     bfin_read16(DMA12_Y_MODIFY)
#define bfin_write_DMA12_Y_MODIFY(val) bfin_write16(DMA12_Y_MODIFY, val)
#define bfin_read_DMA12_CURR_DESC_PTR() bfin_readPTR(DMA12_CURR_DESC_PTR)
#define bfin_write_DMA12_CURR_DESC_PTR(val) bfin_writePTR(DMA12_CURR_DESC_PTR, val)
#define bfin_read_DMA12_CURR_ADDR()    bfin_readPTR(DMA12_CURR_ADDR)
#define bfin_write_DMA12_CURR_ADDR(val) bfin_writePTR(DMA12_CURR_ADDR, val)
#define bfin_read_DMA12_IRQ_STATUS()   bfin_read16(DMA12_IRQ_STATUS)
#define bfin_write_DMA12_IRQ_STATUS(val) bfin_write16(DMA12_IRQ_STATUS, val)
#define bfin_read_DMA12_PERIPHERAL_MAP() bfin_read16(DMA12_PERIPHERAL_MAP)
#define bfin_write_DMA12_PERIPHERAL_MAP(val) bfin_write16(DMA12_PERIPHERAL_MAP, val)
#define bfin_read_DMA12_CURR_X_COUNT() bfin_read16(DMA12_CURR_X_COUNT)
#define bfin_write_DMA12_CURR_X_COUNT(val) bfin_write16(DMA12_CURR_X_COUNT, val)
#define bfin_read_DMA12_CURR_Y_COUNT() bfin_read16(DMA12_CURR_Y_COUNT)
#define bfin_write_DMA12_CURR_Y_COUNT(val) bfin_write16(DMA12_CURR_Y_COUNT, val)
#define bfin_read_DMA13_NEXT_DESC_PTR() bfin_readPTR(DMA13_NEXT_DESC_PTR)
#define bfin_write_DMA13_NEXT_DESC_PTR(val) bfin_writePTR(DMA13_NEXT_DESC_PTR, val)
#define bfin_read_DMA13_START_ADDR()   bfin_readPTR(DMA13_START_ADDR)
#define bfin_write_DMA13_START_ADDR(val) bfin_writePTR(DMA13_START_ADDR, val)
#define bfin_read_DMA13_CONFIG()       bfin_read16(DMA13_CONFIG)
#define bfin_write_DMA13_CONFIG(val)   bfin_write16(DMA13_CONFIG, val)
#define bfin_read_DMA13_X_COUNT()      bfin_read16(DMA13_X_COUNT)
#define bfin_write_DMA13_X_COUNT(val)  bfin_write16(DMA13_X_COUNT, val)
#define bfin_read_DMA13_X_MODIFY()     bfin_read16(DMA13_X_MODIFY)
#define bfin_write_DMA13_X_MODIFY(val) bfin_write16(DMA13_X_MODIFY, val)
#define bfin_read_DMA13_Y_COUNT()      bfin_read16(DMA13_Y_COUNT)
#define bfin_write_DMA13_Y_COUNT(val)  bfin_write16(DMA13_Y_COUNT, val)
#define bfin_read_DMA13_Y_MODIFY()     bfin_read16(DMA13_Y_MODIFY)
#define bfin_write_DMA13_Y_MODIFY(val) bfin_write16(DMA13_Y_MODIFY, val)
#define bfin_read_DMA13_CURR_DESC_PTR() bfin_readPTR(DMA13_CURR_DESC_PTR)
#define bfin_write_DMA13_CURR_DESC_PTR(val) bfin_writePTR(DMA13_CURR_DESC_PTR, val)
#define bfin_read_DMA13_CURR_ADDR()    bfin_readPTR(DMA13_CURR_ADDR)
#define bfin_write_DMA13_CURR_ADDR(val) bfin_writePTR(DMA13_CURR_ADDR, val)
#define bfin_read_DMA13_IRQ_STATUS()   bfin_read16(DMA13_IRQ_STATUS)
#define bfin_write_DMA13_IRQ_STATUS(val) bfin_write16(DMA13_IRQ_STATUS, val)
#define bfin_read_DMA13_PERIPHERAL_MAP() bfin_read16(DMA13_PERIPHERAL_MAP)
#define bfin_write_DMA13_PERIPHERAL_MAP(val) bfin_write16(DMA13_PERIPHERAL_MAP, val)
#define bfin_read_DMA13_CURR_X_COUNT() bfin_read16(DMA13_CURR_X_COUNT)
#define bfin_write_DMA13_CURR_X_COUNT(val) bfin_write16(DMA13_CURR_X_COUNT, val)
#define bfin_read_DMA13_CURR_Y_COUNT() bfin_read16(DMA13_CURR_Y_COUNT)
#define bfin_write_DMA13_CURR_Y_COUNT(val) bfin_write16(DMA13_CURR_Y_COUNT, val)
#define bfin_read_DMA14_NEXT_DESC_PTR() bfin_readPTR(DMA14_NEXT_DESC_PTR)
#define bfin_write_DMA14_NEXT_DESC_PTR(val) bfin_writePTR(DMA14_NEXT_DESC_PTR, val)
#define bfin_read_DMA14_START_ADDR()   bfin_readPTR(DMA14_START_ADDR)
#define bfin_write_DMA14_START_ADDR(val) bfin_writePTR(DMA14_START_ADDR, val)
#define bfin_read_DMA14_CONFIG()       bfin_read16(DMA14_CONFIG)
#define bfin_write_DMA14_CONFIG(val)   bfin_write16(DMA14_CONFIG, val)
#define bfin_read_DMA14_X_COUNT()      bfin_read16(DMA14_X_COUNT)
#define bfin_write_DMA14_X_COUNT(val)  bfin_write16(DMA14_X_COUNT, val)
#define bfin_read_DMA14_X_MODIFY()     bfin_read16(DMA14_X_MODIFY)
#define bfin_write_DMA14_X_MODIFY(val) bfin_write16(DMA14_X_MODIFY, val)
#define bfin_read_DMA14_Y_COUNT()      bfin_read16(DMA14_Y_COUNT)
#define bfin_write_DMA14_Y_COUNT(val)  bfin_write16(DMA14_Y_COUNT, val)
#define bfin_read_DMA14_Y_MODIFY()     bfin_read16(DMA14_Y_MODIFY)
#define bfin_write_DMA14_Y_MODIFY(val) bfin_write16(DMA14_Y_MODIFY, val)
#define bfin_read_DMA14_CURR_DESC_PTR() bfin_readPTR(DMA14_CURR_DESC_PTR)
#define bfin_write_DMA14_CURR_DESC_PTR(val) bfin_writePTR(DMA14_CURR_DESC_PTR, val)
#define bfin_read_DMA14_CURR_ADDR()    bfin_readPTR(DMA14_CURR_ADDR)
#define bfin_write_DMA14_CURR_ADDR(val) bfin_writePTR(DMA14_CURR_ADDR, val)
#define bfin_read_DMA14_IRQ_STATUS()   bfin_read16(DMA14_IRQ_STATUS)
#define bfin_write_DMA14_IRQ_STATUS(val) bfin_write16(DMA14_IRQ_STATUS, val)
#define bfin_read_DMA14_PERIPHERAL_MAP() bfin_read16(DMA14_PERIPHERAL_MAP)
#define bfin_write_DMA14_PERIPHERAL_MAP(val) bfin_write16(DMA14_PERIPHERAL_MAP, val)
#define bfin_read_DMA14_CURR_X_COUNT() bfin_read16(DMA14_CURR_X_COUNT)
#define bfin_write_DMA14_CURR_X_COUNT(val) bfin_write16(DMA14_CURR_X_COUNT, val)
#define bfin_read_DMA14_CURR_Y_COUNT() bfin_read16(DMA14_CURR_Y_COUNT)
#define bfin_write_DMA14_CURR_Y_COUNT(val) bfin_write16(DMA14_CURR_Y_COUNT, val)
#define bfin_read_DMA15_NEXT_DESC_PTR() bfin_readPTR(DMA15_NEXT_DESC_PTR)
#define bfin_write_DMA15_NEXT_DESC_PTR(val) bfin_writePTR(DMA15_NEXT_DESC_PTR, val)
#define bfin_read_DMA15_START_ADDR()   bfin_readPTR(DMA15_START_ADDR)
#define bfin_write_DMA15_START_ADDR(val) bfin_writePTR(DMA15_START_ADDR, val)
#define bfin_read_DMA15_CONFIG()       bfin_read16(DMA15_CONFIG)
#define bfin_write_DMA15_CONFIG(val)   bfin_write16(DMA15_CONFIG, val)
#define bfin_read_DMA15_X_COUNT()      bfin_read16(DMA15_X_COUNT)
#define bfin_write_DMA15_X_COUNT(val)  bfin_write16(DMA15_X_COUNT, val)
#define bfin_read_DMA15_X_MODIFY()     bfin_read16(DMA15_X_MODIFY)
#define bfin_write_DMA15_X_MODIFY(val) bfin_write16(DMA15_X_MODIFY, val)
#define bfin_read_DMA15_Y_COUNT()      bfin_read16(DMA15_Y_COUNT)
#define bfin_write_DMA15_Y_COUNT(val)  bfin_write16(DMA15_Y_COUNT, val)
#define bfin_read_DMA15_Y_MODIFY()     bfin_read16(DMA15_Y_MODIFY)
#define bfin_write_DMA15_Y_MODIFY(val) bfin_write16(DMA15_Y_MODIFY, val)
#define bfin_read_DMA15_CURR_DESC_PTR() bfin_readPTR(DMA15_CURR_DESC_PTR)
#define bfin_write_DMA15_CURR_DESC_PTR(val) bfin_writePTR(DMA15_CURR_DESC_PTR, val)
#define bfin_read_DMA15_CURR_ADDR()    bfin_readPTR(DMA15_CURR_ADDR)
#define bfin_write_DMA15_CURR_ADDR(val) bfin_writePTR(DMA15_CURR_ADDR, val)
#define bfin_read_DMA15_IRQ_STATUS()   bfin_read16(DMA15_IRQ_STATUS)
#define bfin_write_DMA15_IRQ_STATUS(val) bfin_write16(DMA15_IRQ_STATUS, val)
#define bfin_read_DMA15_PERIPHERAL_MAP() bfin_read16(DMA15_PERIPHERAL_MAP)
#define bfin_write_DMA15_PERIPHERAL_MAP(val) bfin_write16(DMA15_PERIPHERAL_MAP, val)
#define bfin_read_DMA15_CURR_X_COUNT() bfin_read16(DMA15_CURR_X_COUNT)
#define bfin_write_DMA15_CURR_X_COUNT(val) bfin_write16(DMA15_CURR_X_COUNT, val)
#define bfin_read_DMA15_CURR_Y_COUNT() bfin_read16(DMA15_CURR_Y_COUNT)
#define bfin_write_DMA15_CURR_Y_COUNT(val) bfin_write16(DMA15_CURR_Y_COUNT, val)
#define bfin_read_DMA16_NEXT_DESC_PTR() bfin_readPTR(DMA16_NEXT_DESC_PTR)
#define bfin_write_DMA16_NEXT_DESC_PTR(val) bfin_writePTR(DMA16_NEXT_DESC_PTR, val)
#define bfin_read_DMA16_START_ADDR()   bfin_readPTR(DMA16_START_ADDR)
#define bfin_write_DMA16_START_ADDR(val) bfin_writePTR(DMA16_START_ADDR, val)
#define bfin_read_DMA16_CONFIG()       bfin_read16(DMA16_CONFIG)
#define bfin_write_DMA16_CONFIG(val)   bfin_write16(DMA16_CONFIG, val)
#define bfin_read_DMA16_X_COUNT()      bfin_read16(DMA16_X_COUNT)
#define bfin_write_DMA16_X_COUNT(val)  bfin_write16(DMA16_X_COUNT, val)
#define bfin_read_DMA16_X_MODIFY()     bfin_read16(DMA16_X_MODIFY)
#define bfin_write_DMA16_X_MODIFY(val) bfin_write16(DMA16_X_MODIFY, val)
#define bfin_read_DMA16_Y_COUNT()      bfin_read16(DMA16_Y_COUNT)
#define bfin_write_DMA16_Y_COUNT(val)  bfin_write16(DMA16_Y_COUNT, val)
#define bfin_read_DMA16_Y_MODIFY()     bfin_read16(DMA16_Y_MODIFY)
#define bfin_write_DMA16_Y_MODIFY(val) bfin_write16(DMA16_Y_MODIFY, val)
#define bfin_read_DMA16_CURR_DESC_PTR() bfin_readPTR(DMA16_CURR_DESC_PTR)
#define bfin_write_DMA16_CURR_DESC_PTR(val) bfin_writePTR(DMA16_CURR_DESC_PTR, val)
#define bfin_read_DMA16_CURR_ADDR()    bfin_readPTR(DMA16_CURR_ADDR)
#define bfin_write_DMA16_CURR_ADDR(val) bfin_writePTR(DMA16_CURR_ADDR, val)
#define bfin_read_DMA16_IRQ_STATUS()   bfin_read16(DMA16_IRQ_STATUS)
#define bfin_write_DMA16_IRQ_STATUS(val) bfin_write16(DMA16_IRQ_STATUS, val)
#define bfin_read_DMA16_PERIPHERAL_MAP() bfin_read16(DMA16_PERIPHERAL_MAP)
#define bfin_write_DMA16_PERIPHERAL_MAP(val) bfin_write16(DMA16_PERIPHERAL_MAP, val)
#define bfin_read_DMA16_CURR_X_COUNT() bfin_read16(DMA16_CURR_X_COUNT)
#define bfin_write_DMA16_CURR_X_COUNT(val) bfin_write16(DMA16_CURR_X_COUNT, val)
#define bfin_read_DMA16_CURR_Y_COUNT() bfin_read16(DMA16_CURR_Y_COUNT)
#define bfin_write_DMA16_CURR_Y_COUNT(val) bfin_write16(DMA16_CURR_Y_COUNT, val)
#define bfin_read_DMA17_NEXT_DESC_PTR() bfin_readPTR(DMA17_NEXT_DESC_PTR)
#define bfin_write_DMA17_NEXT_DESC_PTR(val) bfin_writePTR(DMA17_NEXT_DESC_PTR, val)
#define bfin_read_DMA17_START_ADDR()   bfin_readPTR(DMA17_START_ADDR)
#define bfin_write_DMA17_START_ADDR(val) bfin_writePTR(DMA17_START_ADDR, val)
#define bfin_read_DMA17_CONFIG()       bfin_read16(DMA17_CONFIG)
#define bfin_write_DMA17_CONFIG(val)   bfin_write16(DMA17_CONFIG, val)
#define bfin_read_DMA17_X_COUNT()      bfin_read16(DMA17_X_COUNT)
#define bfin_write_DMA17_X_COUNT(val)  bfin_write16(DMA17_X_COUNT, val)
#define bfin_read_DMA17_X_MODIFY()     bfin_read16(DMA17_X_MODIFY)
#define bfin_write_DMA17_X_MODIFY(val) bfin_write16(DMA17_X_MODIFY, val)
#define bfin_read_DMA17_Y_COUNT()      bfin_read16(DMA17_Y_COUNT)
#define bfin_write_DMA17_Y_COUNT(val)  bfin_write16(DMA17_Y_COUNT, val)
#define bfin_read_DMA17_Y_MODIFY()     bfin_read16(DMA17_Y_MODIFY)
#define bfin_write_DMA17_Y_MODIFY(val) bfin_write16(DMA17_Y_MODIFY, val)
#define bfin_read_DMA17_CURR_DESC_PTR() bfin_readPTR(DMA17_CURR_DESC_PTR)
#define bfin_write_DMA17_CURR_DESC_PTR(val) bfin_writePTR(DMA17_CURR_DESC_PTR, val)
#define bfin_read_DMA17_CURR_ADDR()    bfin_readPTR(DMA17_CURR_ADDR)
#define bfin_write_DMA17_CURR_ADDR(val) bfin_writePTR(DMA17_CURR_ADDR, val)
#define bfin_read_DMA17_IRQ_STATUS()   bfin_read16(DMA17_IRQ_STATUS)
#define bfin_write_DMA17_IRQ_STATUS(val) bfin_write16(DMA17_IRQ_STATUS, val)
#define bfin_read_DMA17_PERIPHERAL_MAP() bfin_read16(DMA17_PERIPHERAL_MAP)
#define bfin_write_DMA17_PERIPHERAL_MAP(val) bfin_write16(DMA17_PERIPHERAL_MAP, val)
#define bfin_read_DMA17_CURR_X_COUNT() bfin_read16(DMA17_CURR_X_COUNT)
#define bfin_write_DMA17_CURR_X_COUNT(val) bfin_write16(DMA17_CURR_X_COUNT, val)
#define bfin_read_DMA17_CURR_Y_COUNT() bfin_read16(DMA17_CURR_Y_COUNT)
#define bfin_write_DMA17_CURR_Y_COUNT(val) bfin_write16(DMA17_CURR_Y_COUNT, val)
#define bfin_read_DMA18_NEXT_DESC_PTR() bfin_readPTR(DMA18_NEXT_DESC_PTR)
#define bfin_write_DMA18_NEXT_DESC_PTR(val) bfin_writePTR(DMA18_NEXT_DESC_PTR, val)
#define bfin_read_DMA18_START_ADDR()   bfin_readPTR(DMA18_START_ADDR)
#define bfin_write_DMA18_START_ADDR(val) bfin_writePTR(DMA18_START_ADDR, val)
#define bfin_read_DMA18_CONFIG()       bfin_read16(DMA18_CONFIG)
#define bfin_write_DMA18_CONFIG(val)   bfin_write16(DMA18_CONFIG, val)
#define bfin_read_DMA18_X_COUNT()      bfin_read16(DMA18_X_COUNT)
#define bfin_write_DMA18_X_COUNT(val)  bfin_write16(DMA18_X_COUNT, val)
#define bfin_read_DMA18_X_MODIFY()     bfin_read16(DMA18_X_MODIFY)
#define bfin_write_DMA18_X_MODIFY(val) bfin_write16(DMA18_X_MODIFY, val)
#define bfin_read_DMA18_Y_COUNT()      bfin_read16(DMA18_Y_COUNT)
#define bfin_write_DMA18_Y_COUNT(val)  bfin_write16(DMA18_Y_COUNT, val)
#define bfin_read_DMA18_Y_MODIFY()     bfin_read16(DMA18_Y_MODIFY)
#define bfin_write_DMA18_Y_MODIFY(val) bfin_write16(DMA18_Y_MODIFY, val)
#define bfin_read_DMA18_CURR_DESC_PTR() bfin_readPTR(DMA18_CURR_DESC_PTR)
#define bfin_write_DMA18_CURR_DESC_PTR(val) bfin_writePTR(DMA18_CURR_DESC_PTR, val)
#define bfin_read_DMA18_CURR_ADDR()    bfin_readPTR(DMA18_CURR_ADDR)
#define bfin_write_DMA18_CURR_ADDR(val) bfin_writePTR(DMA18_CURR_ADDR, val)
#define bfin_read_DMA18_IRQ_STATUS()   bfin_read16(DMA18_IRQ_STATUS)
#define bfin_write_DMA18_IRQ_STATUS(val) bfin_write16(DMA18_IRQ_STATUS, val)
#define bfin_read_DMA18_PERIPHERAL_MAP() bfin_read16(DMA18_PERIPHERAL_MAP)
#define bfin_write_DMA18_PERIPHERAL_MAP(val) bfin_write16(DMA18_PERIPHERAL_MAP, val)
#define bfin_read_DMA18_CURR_X_COUNT() bfin_read16(DMA18_CURR_X_COUNT)
#define bfin_write_DMA18_CURR_X_COUNT(val) bfin_write16(DMA18_CURR_X_COUNT, val)
#define bfin_read_DMA18_CURR_Y_COUNT() bfin_read16(DMA18_CURR_Y_COUNT)
#define bfin_write_DMA18_CURR_Y_COUNT(val) bfin_write16(DMA18_CURR_Y_COUNT, val)
#define bfin_read_DMA19_NEXT_DESC_PTR() bfin_readPTR(DMA19_NEXT_DESC_PTR)
#define bfin_write_DMA19_NEXT_DESC_PTR(val) bfin_writePTR(DMA19_NEXT_DESC_PTR, val)
#define bfin_read_DMA19_START_ADDR()   bfin_readPTR(DMA19_START_ADDR)
#define bfin_write_DMA19_START_ADDR(val) bfin_writePTR(DMA19_START_ADDR, val)
#define bfin_read_DMA19_CONFIG()       bfin_read16(DMA19_CONFIG)
#define bfin_write_DMA19_CONFIG(val)   bfin_write16(DMA19_CONFIG, val)
#define bfin_read_DMA19_X_COUNT()      bfin_read16(DMA19_X_COUNT)
#define bfin_write_DMA19_X_COUNT(val)  bfin_write16(DMA19_X_COUNT, val)
#define bfin_read_DMA19_X_MODIFY()     bfin_read16(DMA19_X_MODIFY)
#define bfin_write_DMA19_X_MODIFY(val) bfin_write16(DMA19_X_MODIFY, val)
#define bfin_read_DMA19_Y_COUNT()      bfin_read16(DMA19_Y_COUNT)
#define bfin_write_DMA19_Y_COUNT(val)  bfin_write16(DMA19_Y_COUNT, val)
#define bfin_read_DMA19_Y_MODIFY()     bfin_read16(DMA19_Y_MODIFY)
#define bfin_write_DMA19_Y_MODIFY(val) bfin_write16(DMA19_Y_MODIFY, val)
#define bfin_read_DMA19_CURR_DESC_PTR() bfin_readPTR(DMA19_CURR_DESC_PTR)
#define bfin_write_DMA19_CURR_DESC_PTR(val) bfin_writePTR(DMA19_CURR_DESC_PTR, val)
#define bfin_read_DMA19_CURR_ADDR()    bfin_readPTR(DMA19_CURR_ADDR)
#define bfin_write_DMA19_CURR_ADDR(val) bfin_writePTR(DMA19_CURR_ADDR, val)
#define bfin_read_DMA19_IRQ_STATUS()   bfin_read16(DMA19_IRQ_STATUS)
#define bfin_write_DMA19_IRQ_STATUS(val) bfin_write16(DMA19_IRQ_STATUS, val)
#define bfin_read_DMA19_PERIPHERAL_MAP() bfin_read16(DMA19_PERIPHERAL_MAP)
#define bfin_write_DMA19_PERIPHERAL_MAP(val) bfin_write16(DMA19_PERIPHERAL_MAP, val)
#define bfin_read_DMA19_CURR_X_COUNT() bfin_read16(DMA19_CURR_X_COUNT)
#define bfin_write_DMA19_CURR_X_COUNT(val) bfin_write16(DMA19_CURR_X_COUNT, val)
#define bfin_read_DMA19_CURR_Y_COUNT() bfin_read16(DMA19_CURR_Y_COUNT)
#define bfin_write_DMA19_CURR_Y_COUNT(val) bfin_write16(DMA19_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_D0_NEXT_DESC_PTR() bfin_readPTR(MDMA0_D0_NEXT_DESC_PTR)
#define bfin_write_MDMA0_D0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_D0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_D0_START_ADDR() bfin_readPTR(MDMA0_D0_START_ADDR)
#define bfin_write_MDMA0_D0_START_ADDR(val) bfin_writePTR(MDMA0_D0_START_ADDR, val)
#define bfin_read_MDMA0_D0_CONFIG()    bfin_read16(MDMA0_D0_CONFIG)
#define bfin_write_MDMA0_D0_CONFIG(val) bfin_write16(MDMA0_D0_CONFIG, val)
#define bfin_read_MDMA0_D0_X_COUNT()   bfin_read16(MDMA0_D0_X_COUNT)
#define bfin_write_MDMA0_D0_X_COUNT(val) bfin_write16(MDMA0_D0_X_COUNT, val)
#define bfin_read_MDMA0_D0_X_MODIFY()  bfin_read16(MDMA0_D0_X_MODIFY)
#define bfin_write_MDMA0_D0_X_MODIFY(val) bfin_write16(MDMA0_D0_X_MODIFY, val)
#define bfin_read_MDMA0_D0_Y_COUNT()   bfin_read16(MDMA0_D0_Y_COUNT)
#define bfin_write_MDMA0_D0_Y_COUNT(val) bfin_write16(MDMA0_D0_Y_COUNT, val)
#define bfin_read_MDMA0_D0_Y_MODIFY()  bfin_read16(MDMA0_D0_Y_MODIFY)
#define bfin_write_MDMA0_D0_Y_MODIFY(val) bfin_write16(MDMA0_D0_Y_MODIFY, val)
#define bfin_read_MDMA0_D0_CURR_DESC_PTR() bfin_readPTR(MDMA0_D0_CURR_DESC_PTR)
#define bfin_write_MDMA0_D0_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_D0_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_D0_CURR_ADDR() bfin_readPTR(MDMA0_D0_CURR_ADDR)
#define bfin_write_MDMA0_D0_CURR_ADDR(val) bfin_writePTR(MDMA0_D0_CURR_ADDR, val)
#define bfin_read_MDMA0_D0_IRQ_STATUS() bfin_read16(MDMA0_D0_IRQ_STATUS)
#define bfin_write_MDMA0_D0_IRQ_STATUS(val) bfin_write16(MDMA0_D0_IRQ_STATUS, val)
#define bfin_read_MDMA0_D0_PERIPHERAL_MAP() bfin_read16(MDMA0_D0_PERIPHERAL_MAP)
#define bfin_write_MDMA0_D0_PERIPHERAL_MAP(val) bfin_write16(MDMA0_D0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_D0_CURR_X_COUNT() bfin_read16(MDMA0_D0_CURR_X_COUNT)
#define bfin_write_MDMA0_D0_CURR_X_COUNT(val) bfin_write16(MDMA0_D0_CURR_X_COUNT, val)
#define bfin_read_MDMA0_D0_CURR_Y_COUNT() bfin_read16(MDMA0_D0_CURR_Y_COUNT)
#define bfin_write_MDMA0_D0_CURR_Y_COUNT(val) bfin_write16(MDMA0_D0_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_S0_NEXT_DESC_PTR() bfin_readPTR(MDMA0_S0_NEXT_DESC_PTR)
#define bfin_write_MDMA0_S0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_S0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_S0_START_ADDR() bfin_readPTR(MDMA0_S0_START_ADDR)
#define bfin_write_MDMA0_S0_START_ADDR(val) bfin_writePTR(MDMA0_S0_START_ADDR, val)
#define bfin_read_MDMA0_S0_CONFIG()    bfin_read16(MDMA0_S0_CONFIG)
#define bfin_write_MDMA0_S0_CONFIG(val) bfin_write16(MDMA0_S0_CONFIG, val)
#define bfin_read_MDMA0_S0_X_COUNT()   bfin_read16(MDMA0_S0_X_COUNT)
#define bfin_write_MDMA0_S0_X_COUNT(val) bfin_write16(MDMA0_S0_X_COUNT, val)
#define bfin_read_MDMA0_S0_X_MODIFY()  bfin_read16(MDMA0_S0_X_MODIFY)
#define bfin_write_MDMA0_S0_X_MODIFY(val) bfin_write16(MDMA0_S0_X_MODIFY, val)
#define bfin_read_MDMA0_S0_Y_COUNT()   bfin_read16(MDMA0_S0_Y_COUNT)
#define bfin_write_MDMA0_S0_Y_COUNT(val) bfin_write16(MDMA0_S0_Y_COUNT, val)
#define bfin_read_MDMA0_S0_Y_MODIFY()  bfin_read16(MDMA0_S0_Y_MODIFY)
#define bfin_write_MDMA0_S0_Y_MODIFY(val) bfin_write16(MDMA0_S0_Y_MODIFY, val)
#define bfin_read_MDMA0_S0_CURR_DESC_PTR() bfin_readPTR(MDMA0_S0_CURR_DESC_PTR)
#define bfin_write_MDMA0_S0_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_S0_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_S0_CURR_ADDR() bfin_readPTR(MDMA0_S0_CURR_ADDR)
#define bfin_write_MDMA0_S0_CURR_ADDR(val) bfin_writePTR(MDMA0_S0_CURR_ADDR, val)
#define bfin_read_MDMA0_S0_IRQ_STATUS() bfin_read16(MDMA0_S0_IRQ_STATUS)
#define bfin_write_MDMA0_S0_IRQ_STATUS(val) bfin_write16(MDMA0_S0_IRQ_STATUS, val)
#define bfin_read_MDMA0_S0_PERIPHERAL_MAP() bfin_read16(MDMA0_S0_PERIPHERAL_MAP)
#define bfin_write_MDMA0_S0_PERIPHERAL_MAP(val) bfin_write16(MDMA0_S0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_S0_CURR_X_COUNT() bfin_read16(MDMA0_S0_CURR_X_COUNT)
#define bfin_write_MDMA0_S0_CURR_X_COUNT(val) bfin_write16(MDMA0_S0_CURR_X_COUNT, val)
#define bfin_read_MDMA0_S0_CURR_Y_COUNT() bfin_read16(MDMA0_S0_CURR_Y_COUNT)
#define bfin_write_MDMA0_S0_CURR_Y_COUNT(val) bfin_write16(MDMA0_S0_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_D1_NEXT_DESC_PTR() bfin_readPTR(MDMA0_D1_NEXT_DESC_PTR)
#define bfin_write_MDMA0_D1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_D1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_D1_START_ADDR() bfin_readPTR(MDMA0_D1_START_ADDR)
#define bfin_write_MDMA0_D1_START_ADDR(val) bfin_writePTR(MDMA0_D1_START_ADDR, val)
#define bfin_read_MDMA0_D1_CONFIG()    bfin_read16(MDMA0_D1_CONFIG)
#define bfin_write_MDMA0_D1_CONFIG(val) bfin_write16(MDMA0_D1_CONFIG, val)
#define bfin_read_MDMA0_D1_X_COUNT()   bfin_read16(MDMA0_D1_X_COUNT)
#define bfin_write_MDMA0_D1_X_COUNT(val) bfin_write16(MDMA0_D1_X_COUNT, val)
#define bfin_read_MDMA0_D1_X_MODIFY()  bfin_read16(MDMA0_D1_X_MODIFY)
#define bfin_write_MDMA0_D1_X_MODIFY(val) bfin_write16(MDMA0_D1_X_MODIFY, val)
#define bfin_read_MDMA0_D1_Y_COUNT()   bfin_read16(MDMA0_D1_Y_COUNT)
#define bfin_write_MDMA0_D1_Y_COUNT(val) bfin_write16(MDMA0_D1_Y_COUNT, val)
#define bfin_read_MDMA0_D1_Y_MODIFY()  bfin_read16(MDMA0_D1_Y_MODIFY)
#define bfin_write_MDMA0_D1_Y_MODIFY(val) bfin_write16(MDMA0_D1_Y_MODIFY, val)
#define bfin_read_MDMA0_D1_CURR_DESC_PTR() bfin_readPTR(MDMA0_D1_CURR_DESC_PTR)
#define bfin_write_MDMA0_D1_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_D1_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_D1_CURR_ADDR() bfin_readPTR(MDMA0_D1_CURR_ADDR)
#define bfin_write_MDMA0_D1_CURR_ADDR(val) bfin_writePTR(MDMA0_D1_CURR_ADDR, val)
#define bfin_read_MDMA0_D1_IRQ_STATUS() bfin_read16(MDMA0_D1_IRQ_STATUS)
#define bfin_write_MDMA0_D1_IRQ_STATUS(val) bfin_write16(MDMA0_D1_IRQ_STATUS, val)
#define bfin_read_MDMA0_D1_PERIPHERAL_MAP() bfin_read16(MDMA0_D1_PERIPHERAL_MAP)
#define bfin_write_MDMA0_D1_PERIPHERAL_MAP(val) bfin_write16(MDMA0_D1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_D1_CURR_X_COUNT() bfin_read16(MDMA0_D1_CURR_X_COUNT)
#define bfin_write_MDMA0_D1_CURR_X_COUNT(val) bfin_write16(MDMA0_D1_CURR_X_COUNT, val)
#define bfin_read_MDMA0_D1_CURR_Y_COUNT() bfin_read16(MDMA0_D1_CURR_Y_COUNT)
#define bfin_write_MDMA0_D1_CURR_Y_COUNT(val) bfin_write16(MDMA0_D1_CURR_Y_COUNT, val)
#define bfin_read_MDMA0_S1_NEXT_DESC_PTR() bfin_readPTR(MDMA0_S1_NEXT_DESC_PTR)
#define bfin_write_MDMA0_S1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA0_S1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA0_S1_START_ADDR() bfin_readPTR(MDMA0_S1_START_ADDR)
#define bfin_write_MDMA0_S1_START_ADDR(val) bfin_writePTR(MDMA0_S1_START_ADDR, val)
#define bfin_read_MDMA0_S1_CONFIG()    bfin_read16(MDMA0_S1_CONFIG)
#define bfin_write_MDMA0_S1_CONFIG(val) bfin_write16(MDMA0_S1_CONFIG, val)
#define bfin_read_MDMA0_S1_X_COUNT()   bfin_read16(MDMA0_S1_X_COUNT)
#define bfin_write_MDMA0_S1_X_COUNT(val) bfin_write16(MDMA0_S1_X_COUNT, val)
#define bfin_read_MDMA0_S1_X_MODIFY()  bfin_read16(MDMA0_S1_X_MODIFY)
#define bfin_write_MDMA0_S1_X_MODIFY(val) bfin_write16(MDMA0_S1_X_MODIFY, val)
#define bfin_read_MDMA0_S1_Y_COUNT()   bfin_read16(MDMA0_S1_Y_COUNT)
#define bfin_write_MDMA0_S1_Y_COUNT(val) bfin_write16(MDMA0_S1_Y_COUNT, val)
#define bfin_read_MDMA0_S1_Y_MODIFY()  bfin_read16(MDMA0_S1_Y_MODIFY)
#define bfin_write_MDMA0_S1_Y_MODIFY(val) bfin_write16(MDMA0_S1_Y_MODIFY, val)
#define bfin_read_MDMA0_S1_CURR_DESC_PTR() bfin_readPTR(MDMA0_S1_CURR_DESC_PTR)
#define bfin_write_MDMA0_S1_CURR_DESC_PTR(val) bfin_writePTR(MDMA0_S1_CURR_DESC_PTR, val)
#define bfin_read_MDMA0_S1_CURR_ADDR() bfin_readPTR(MDMA0_S1_CURR_ADDR)
#define bfin_write_MDMA0_S1_CURR_ADDR(val) bfin_writePTR(MDMA0_S1_CURR_ADDR, val)
#define bfin_read_MDMA0_S1_IRQ_STATUS() bfin_read16(MDMA0_S1_IRQ_STATUS)
#define bfin_write_MDMA0_S1_IRQ_STATUS(val) bfin_write16(MDMA0_S1_IRQ_STATUS, val)
#define bfin_read_MDMA0_S1_PERIPHERAL_MAP() bfin_read16(MDMA0_S1_PERIPHERAL_MAP)
#define bfin_write_MDMA0_S1_PERIPHERAL_MAP(val) bfin_write16(MDMA0_S1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA0_S1_CURR_X_COUNT() bfin_read16(MDMA0_S1_CURR_X_COUNT)
#define bfin_write_MDMA0_S1_CURR_X_COUNT(val) bfin_write16(MDMA0_S1_CURR_X_COUNT, val)
#define bfin_read_MDMA0_S1_CURR_Y_COUNT() bfin_read16(MDMA0_S1_CURR_Y_COUNT)
#define bfin_write_MDMA0_S1_CURR_Y_COUNT(val) bfin_write16(MDMA0_S1_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_D0_NEXT_DESC_PTR() bfin_readPTR(MDMA1_D0_NEXT_DESC_PTR)
#define bfin_write_MDMA1_D0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_D0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_D0_START_ADDR() bfin_readPTR(MDMA1_D0_START_ADDR)
#define bfin_write_MDMA1_D0_START_ADDR(val) bfin_writePTR(MDMA1_D0_START_ADDR, val)
#define bfin_read_MDMA1_D0_CONFIG()    bfin_read16(MDMA1_D0_CONFIG)
#define bfin_write_MDMA1_D0_CONFIG(val) bfin_write16(MDMA1_D0_CONFIG, val)
#define bfin_read_MDMA1_D0_X_COUNT()   bfin_read16(MDMA1_D0_X_COUNT)
#define bfin_write_MDMA1_D0_X_COUNT(val) bfin_write16(MDMA1_D0_X_COUNT, val)
#define bfin_read_MDMA1_D0_X_MODIFY()  bfin_read16(MDMA1_D0_X_MODIFY)
#define bfin_write_MDMA1_D0_X_MODIFY(val) bfin_write16(MDMA1_D0_X_MODIFY, val)
#define bfin_read_MDMA1_D0_Y_COUNT()   bfin_read16(MDMA1_D0_Y_COUNT)
#define bfin_write_MDMA1_D0_Y_COUNT(val) bfin_write16(MDMA1_D0_Y_COUNT, val)
#define bfin_read_MDMA1_D0_Y_MODIFY()  bfin_read16(MDMA1_D0_Y_MODIFY)
#define bfin_write_MDMA1_D0_Y_MODIFY(val) bfin_write16(MDMA1_D0_Y_MODIFY, val)
#define bfin_read_MDMA1_D0_CURR_DESC_PTR() bfin_readPTR(MDMA1_D0_CURR_DESC_PTR)
#define bfin_write_MDMA1_D0_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_D0_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_D0_CURR_ADDR() bfin_readPTR(MDMA1_D0_CURR_ADDR)
#define bfin_write_MDMA1_D0_CURR_ADDR(val) bfin_writePTR(MDMA1_D0_CURR_ADDR, val)
#define bfin_read_MDMA1_D0_IRQ_STATUS() bfin_read16(MDMA1_D0_IRQ_STATUS)
#define bfin_write_MDMA1_D0_IRQ_STATUS(val) bfin_write16(MDMA1_D0_IRQ_STATUS, val)
#define bfin_read_MDMA1_D0_PERIPHERAL_MAP() bfin_read16(MDMA1_D0_PERIPHERAL_MAP)
#define bfin_write_MDMA1_D0_PERIPHERAL_MAP(val) bfin_write16(MDMA1_D0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_D0_CURR_X_COUNT() bfin_read16(MDMA1_D0_CURR_X_COUNT)
#define bfin_write_MDMA1_D0_CURR_X_COUNT(val) bfin_write16(MDMA1_D0_CURR_X_COUNT, val)
#define bfin_read_MDMA1_D0_CURR_Y_COUNT() bfin_read16(MDMA1_D0_CURR_Y_COUNT)
#define bfin_write_MDMA1_D0_CURR_Y_COUNT(val) bfin_write16(MDMA1_D0_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_S0_NEXT_DESC_PTR() bfin_readPTR(MDMA1_S0_NEXT_DESC_PTR)
#define bfin_write_MDMA1_S0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_S0_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_S0_START_ADDR() bfin_readPTR(MDMA1_S0_START_ADDR)
#define bfin_write_MDMA1_S0_START_ADDR(val) bfin_writePTR(MDMA1_S0_START_ADDR, val)
#define bfin_read_MDMA1_S0_CONFIG()    bfin_read16(MDMA1_S0_CONFIG)
#define bfin_write_MDMA1_S0_CONFIG(val) bfin_write16(MDMA1_S0_CONFIG, val)
#define bfin_read_MDMA1_S0_X_COUNT()   bfin_read16(MDMA1_S0_X_COUNT)
#define bfin_write_MDMA1_S0_X_COUNT(val) bfin_write16(MDMA1_S0_X_COUNT, val)
#define bfin_read_MDMA1_S0_X_MODIFY()  bfin_read16(MDMA1_S0_X_MODIFY)
#define bfin_write_MDMA1_S0_X_MODIFY(val) bfin_write16(MDMA1_S0_X_MODIFY, val)
#define bfin_read_MDMA1_S0_Y_COUNT()   bfin_read16(MDMA1_S0_Y_COUNT)
#define bfin_write_MDMA1_S0_Y_COUNT(val) bfin_write16(MDMA1_S0_Y_COUNT, val)
#define bfin_read_MDMA1_S0_Y_MODIFY()  bfin_read16(MDMA1_S0_Y_MODIFY)
#define bfin_write_MDMA1_S0_Y_MODIFY(val) bfin_write16(MDMA1_S0_Y_MODIFY, val)
#define bfin_read_MDMA1_S0_CURR_DESC_PTR() bfin_readPTR(MDMA1_S0_CURR_DESC_PTR)
#define bfin_write_MDMA1_S0_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_S0_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_S0_CURR_ADDR() bfin_readPTR(MDMA1_S0_CURR_ADDR)
#define bfin_write_MDMA1_S0_CURR_ADDR(val) bfin_writePTR(MDMA1_S0_CURR_ADDR, val)
#define bfin_read_MDMA1_S0_IRQ_STATUS() bfin_read16(MDMA1_S0_IRQ_STATUS)
#define bfin_write_MDMA1_S0_IRQ_STATUS(val) bfin_write16(MDMA1_S0_IRQ_STATUS, val)
#define bfin_read_MDMA1_S0_PERIPHERAL_MAP() bfin_read16(MDMA1_S0_PERIPHERAL_MAP)
#define bfin_write_MDMA1_S0_PERIPHERAL_MAP(val) bfin_write16(MDMA1_S0_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_S0_CURR_X_COUNT() bfin_read16(MDMA1_S0_CURR_X_COUNT)
#define bfin_write_MDMA1_S0_CURR_X_COUNT(val) bfin_write16(MDMA1_S0_CURR_X_COUNT, val)
#define bfin_read_MDMA1_S0_CURR_Y_COUNT() bfin_read16(MDMA1_S0_CURR_Y_COUNT)
#define bfin_write_MDMA1_S0_CURR_Y_COUNT(val) bfin_write16(MDMA1_S0_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_D1_NEXT_DESC_PTR() bfin_readPTR(MDMA1_D1_NEXT_DESC_PTR)
#define bfin_write_MDMA1_D1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_D1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_D1_START_ADDR() bfin_readPTR(MDMA1_D1_START_ADDR)
#define bfin_write_MDMA1_D1_START_ADDR(val) bfin_writePTR(MDMA1_D1_START_ADDR, val)
#define bfin_read_MDMA1_D1_CONFIG()    bfin_read16(MDMA1_D1_CONFIG)
#define bfin_write_MDMA1_D1_CONFIG(val) bfin_write16(MDMA1_D1_CONFIG, val)
#define bfin_read_MDMA1_D1_X_COUNT()   bfin_read16(MDMA1_D1_X_COUNT)
#define bfin_write_MDMA1_D1_X_COUNT(val) bfin_write16(MDMA1_D1_X_COUNT, val)
#define bfin_read_MDMA1_D1_X_MODIFY()  bfin_read16(MDMA1_D1_X_MODIFY)
#define bfin_write_MDMA1_D1_X_MODIFY(val) bfin_write16(MDMA1_D1_X_MODIFY, val)
#define bfin_read_MDMA1_D1_Y_COUNT()   bfin_read16(MDMA1_D1_Y_COUNT)
#define bfin_write_MDMA1_D1_Y_COUNT(val) bfin_write16(MDMA1_D1_Y_COUNT, val)
#define bfin_read_MDMA1_D1_Y_MODIFY()  bfin_read16(MDMA1_D1_Y_MODIFY)
#define bfin_write_MDMA1_D1_Y_MODIFY(val) bfin_write16(MDMA1_D1_Y_MODIFY, val)
#define bfin_read_MDMA1_D1_CURR_DESC_PTR() bfin_readPTR(MDMA1_D1_CURR_DESC_PTR)
#define bfin_write_MDMA1_D1_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_D1_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_D1_CURR_ADDR() bfin_readPTR(MDMA1_D1_CURR_ADDR)
#define bfin_write_MDMA1_D1_CURR_ADDR(val) bfin_writePTR(MDMA1_D1_CURR_ADDR, val)
#define bfin_read_MDMA1_D1_IRQ_STATUS() bfin_read16(MDMA1_D1_IRQ_STATUS)
#define bfin_write_MDMA1_D1_IRQ_STATUS(val) bfin_write16(MDMA1_D1_IRQ_STATUS, val)
#define bfin_read_MDMA1_D1_PERIPHERAL_MAP() bfin_read16(MDMA1_D1_PERIPHERAL_MAP)
#define bfin_write_MDMA1_D1_PERIPHERAL_MAP(val) bfin_write16(MDMA1_D1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_D1_CURR_X_COUNT() bfin_read16(MDMA1_D1_CURR_X_COUNT)
#define bfin_write_MDMA1_D1_CURR_X_COUNT(val) bfin_write16(MDMA1_D1_CURR_X_COUNT, val)
#define bfin_read_MDMA1_D1_CURR_Y_COUNT() bfin_read16(MDMA1_D1_CURR_Y_COUNT)
#define bfin_write_MDMA1_D1_CURR_Y_COUNT(val) bfin_write16(MDMA1_D1_CURR_Y_COUNT, val)
#define bfin_read_MDMA1_S1_NEXT_DESC_PTR() bfin_readPTR(MDMA1_S1_NEXT_DESC_PTR)
#define bfin_write_MDMA1_S1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA1_S1_NEXT_DESC_PTR, val)
#define bfin_read_MDMA1_S1_START_ADDR() bfin_readPTR(MDMA1_S1_START_ADDR)
#define bfin_write_MDMA1_S1_START_ADDR(val) bfin_writePTR(MDMA1_S1_START_ADDR, val)
#define bfin_read_MDMA1_S1_CONFIG()    bfin_read16(MDMA1_S1_CONFIG)
#define bfin_write_MDMA1_S1_CONFIG(val) bfin_write16(MDMA1_S1_CONFIG, val)
#define bfin_read_MDMA1_S1_X_COUNT()   bfin_read16(MDMA1_S1_X_COUNT)
#define bfin_write_MDMA1_S1_X_COUNT(val) bfin_write16(MDMA1_S1_X_COUNT, val)
#define bfin_read_MDMA1_S1_X_MODIFY()  bfin_read16(MDMA1_S1_X_MODIFY)
#define bfin_write_MDMA1_S1_X_MODIFY(val) bfin_write16(MDMA1_S1_X_MODIFY, val)
#define bfin_read_MDMA1_S1_Y_COUNT()   bfin_read16(MDMA1_S1_Y_COUNT)
#define bfin_write_MDMA1_S1_Y_COUNT(val) bfin_write16(MDMA1_S1_Y_COUNT, val)
#define bfin_read_MDMA1_S1_Y_MODIFY()  bfin_read16(MDMA1_S1_Y_MODIFY)
#define bfin_write_MDMA1_S1_Y_MODIFY(val) bfin_write16(MDMA1_S1_Y_MODIFY, val)
#define bfin_read_MDMA1_S1_CURR_DESC_PTR() bfin_readPTR(MDMA1_S1_CURR_DESC_PTR)
#define bfin_write_MDMA1_S1_CURR_DESC_PTR(val) bfin_writePTR(MDMA1_S1_CURR_DESC_PTR, val)
#define bfin_read_MDMA1_S1_CURR_ADDR() bfin_readPTR(MDMA1_S1_CURR_ADDR)
#define bfin_write_MDMA1_S1_CURR_ADDR(val) bfin_writePTR(MDMA1_S1_CURR_ADDR, val)
#define bfin_read_MDMA1_S1_IRQ_STATUS() bfin_read16(MDMA1_S1_IRQ_STATUS)
#define bfin_write_MDMA1_S1_IRQ_STATUS(val) bfin_write16(MDMA1_S1_IRQ_STATUS, val)
#define bfin_read_MDMA1_S1_PERIPHERAL_MAP() bfin_read16(MDMA1_S1_PERIPHERAL_MAP)
#define bfin_write_MDMA1_S1_PERIPHERAL_MAP(val) bfin_write16(MDMA1_S1_PERIPHERAL_MAP, val)
#define bfin_read_MDMA1_S1_CURR_X_COUNT() bfin_read16(MDMA1_S1_CURR_X_COUNT)
#define bfin_write_MDMA1_S1_CURR_X_COUNT(val) bfin_write16(MDMA1_S1_CURR_X_COUNT, val)
#define bfin_read_MDMA1_S1_CURR_Y_COUNT() bfin_read16(MDMA1_S1_CURR_Y_COUNT)
#define bfin_write_MDMA1_S1_CURR_Y_COUNT(val) bfin_write16(MDMA1_S1_CURR_Y_COUNT, val)

#define bfin_read_MDMA_S0_CONFIG()  bfin_read_MDMA0_S0_CONFIG()
#define bfin_write_MDMA_S0_CONFIG(val) bfin_write_MDMA0_S0_CONFIG(val)
#define bfin_read_MDMA_S0_IRQ_STATUS()  bfin_read_MDMA0_S0_IRQ_STATUS()
#define bfin_write_MDMA_S0_IRQ_STATUS(val) bfin_write_MDMA0_S0_IRQ_STATUS(val)
#define bfin_read_MDMA_S0_X_MODIFY()  bfin_read_MDMA0_S0_X_MODIFY()
#define bfin_write_MDMA_S0_X_MODIFY(val) bfin_write_MDMA0_S0_X_MODIFY(val)
#define bfin_read_MDMA_S0_Y_MODIFY()  bfin_read_MDMA0_S0_Y_MODIFY()
#define bfin_write_MDMA_S0_Y_MODIFY(val) bfin_write_MDMA0_S0_Y_MODIFY(val)
#define bfin_read_MDMA_S0_X_COUNT()  bfin_read_MDMA0_S0_X_COUNT()
#define bfin_write_MDMA_S0_X_COUNT(val) bfin_write_MDMA0_S0_X_COUNT(val)
#define bfin_read_MDMA_S0_Y_COUNT()  bfin_read_MDMA0_S0_Y_COUNT()
#define bfin_write_MDMA_S0_Y_COUNT(val) bfin_write_MDMA0_S0_Y_COUNT(val)
#define bfin_read_MDMA_S0_START_ADDR()  bfin_read_MDMA0_S0_START_ADDR()
#define bfin_write_MDMA_S0_START_ADDR(val) bfin_write_MDMA0_S0_START_ADDR(val)
#define bfin_read_MDMA_D0_CONFIG()  bfin_read_MDMA0_D0_CONFIG()
#define bfin_write_MDMA_D0_CONFIG(val) bfin_write_MDMA0_D0_CONFIG(val)
#define bfin_read_MDMA_D0_IRQ_STATUS()  bfin_read_MDMA0_D0_IRQ_STATUS()
#define bfin_write_MDMA_D0_IRQ_STATUS(val) bfin_write_MDMA0_D0_IRQ_STATUS(val)
#define bfin_read_MDMA_D0_X_MODIFY()  bfin_read_MDMA0_D0_X_MODIFY()
#define bfin_write_MDMA_D0_X_MODIFY(val) bfin_write_MDMA0_D0_X_MODIFY(val)
#define bfin_read_MDMA_D0_Y_MODIFY()  bfin_read_MDMA0_D0_Y_MODIFY()
#define bfin_write_MDMA_D0_Y_MODIFY(val) bfin_write_MDMA0_D0_Y_MODIFY(val)
#define bfin_read_MDMA_D0_X_COUNT()  bfin_read_MDMA0_D0_X_COUNT()
#define bfin_write_MDMA_D0_X_COUNT(val) bfin_write_MDMA0_D0_X_COUNT(val)
#define bfin_read_MDMA_D0_Y_COUNT()  bfin_read_MDMA0_D0_Y_COUNT()
#define bfin_write_MDMA_D0_Y_COUNT(val) bfin_write_MDMA0_D0_Y_COUNT(val)
#define bfin_read_MDMA_D0_START_ADDR()  bfin_read_MDMA0_D0_START_ADDR()
#define bfin_write_MDMA_D0_START_ADDR(val) bfin_write_MDMA0_D0_START_ADDR(val)

#define bfin_read_MDMA_S1_CONFIG()  bfin_read_MDMA0_S1_CONFIG()
#define bfin_write_MDMA_S1_CONFIG(val) bfin_write_MDMA0_S1_CONFIG(val)
#define bfin_read_MDMA_S1_IRQ_STATUS()  bfin_read_MDMA0_S1_IRQ_STATUS()
#define bfin_write_MDMA_S1_IRQ_STATUS(val) bfin_write_MDMA0_S1_IRQ_STATUS(val)
#define bfin_read_MDMA_S1_X_MODIFY()  bfin_read_MDMA0_S1_X_MODIFY()
#define bfin_write_MDMA_S1_X_MODIFY(val) bfin_write_MDMA0_S1_X_MODIFY(val)
#define bfin_read_MDMA_S1_Y_MODIFY()  bfin_read_MDMA0_S1_Y_MODIFY()
#define bfin_write_MDMA_S1_Y_MODIFY(val) bfin_write_MDMA0_S1_Y_MODIFY(val)
#define bfin_read_MDMA_S1_X_COUNT()  bfin_read_MDMA0_S1_X_COUNT()
#define bfin_write_MDMA_S1_X_COUNT(val) bfin_write_MDMA0_S1_X_COUNT(val)
#define bfin_read_MDMA_S1_Y_COUNT()  bfin_read_MDMA0_S1_Y_COUNT()
#define bfin_write_MDMA_S1_Y_COUNT(val) bfin_write_MDMA0_S1_Y_COUNT(val)
#define bfin_read_MDMA_S1_START_ADDR()  bfin_read_MDMA0_S1_START_ADDR()
#define bfin_write_MDMA_S1_START_ADDR(val) bfin_write_MDMA0_S1_START_ADDR(val)
#define bfin_read_MDMA_D1_CONFIG()  bfin_read_MDMA0_D1_CONFIG()
#define bfin_write_MDMA_D1_CONFIG(val) bfin_write_MDMA0_D1_CONFIG(val)
#define bfin_read_MDMA_D1_IRQ_STATUS()  bfin_read_MDMA0_D1_IRQ_STATUS()
#define bfin_write_MDMA_D1_IRQ_STATUS(val) bfin_write_MDMA0_D1_IRQ_STATUS(val)
#define bfin_read_MDMA_D1_X_MODIFY()  bfin_read_MDMA0_D1_X_MODIFY()
#define bfin_write_MDMA_D1_X_MODIFY(val) bfin_write_MDMA0_D1_X_MODIFY(val)
#define bfin_read_MDMA_D1_Y_MODIFY()  bfin_read_MDMA0_D1_Y_MODIFY()
#define bfin_write_MDMA_D1_Y_MODIFY(val) bfin_write_MDMA0_D1_Y_MODIFY(val)
#define bfin_read_MDMA_D1_X_COUNT()  bfin_read_MDMA0_D1_X_COUNT()
#define bfin_write_MDMA_D1_X_COUNT(val) bfin_write_MDMA0_D1_X_COUNT(val)
#define bfin_read_MDMA_D1_Y_COUNT()  bfin_read_MDMA0_D1_Y_COUNT()
#define bfin_write_MDMA_D1_Y_COUNT(val) bfin_write_MDMA0_D1_Y_COUNT(val)
#define bfin_read_MDMA_D1_START_ADDR()  bfin_read_MDMA0_D1_START_ADDR()
#define bfin_write_MDMA_D1_START_ADDR(val) bfin_write_MDMA0_D1_START_ADDR(val)

#define bfin_read_PPI_CONTROL()        bfin_read16(PPI_CONTROL)
#define bfin_write_PPI_CONTROL(val)    bfin_write16(PPI_CONTROL, val)
#define bfin_read_PPI_STATUS()         bfin_read16(PPI_STATUS)
#define bfin_write_PPI_STATUS(val)     bfin_write16(PPI_STATUS, val)
#define bfin_clear_PPI_STATUS()        bfin_read_PPI_STATUS()
#define bfin_read_PPI_DELAY()          bfin_read16(PPI_DELAY)
#define bfin_write_PPI_DELAY(val)      bfin_write16(PPI_DELAY, val)
#define bfin_read_PPI_COUNT()          bfin_read16(PPI_COUNT)
#define bfin_write_PPI_COUNT(val)      bfin_write16(PPI_COUNT, val)
#define bfin_read_PPI_FRAME()          bfin_read16(PPI_FRAME)
#define bfin_write_PPI_FRAME(val)      bfin_write16(PPI_FRAME, val)
#define bfin_read_TWI0_CLKDIV()        bfin_read16(TWI0_CLKDIV)
#define bfin_write_TWI0_CLKDIV(val)    bfin_write16(TWI0_CLKDIV, val)
#define bfin_read_TWI0_CONTROL()       bfin_read16(TWI0_CONTROL)
#define bfin_write_TWI0_CONTROL(val)   bfin_write16(TWI0_CONTROL, val)
#define bfin_read_TWI0_SLAVE_CTRL()    bfin_read16(TWI0_SLAVE_CTRL)
#define bfin_write_TWI0_SLAVE_CTRL(val) bfin_write16(TWI0_SLAVE_CTRL, val)
#define bfin_read_TWI0_SLAVE_STAT()    bfin_read16(TWI0_SLAVE_STAT)
#define bfin_write_TWI0_SLAVE_STAT(val) bfin_write16(TWI0_SLAVE_STAT, val)
#define bfin_read_TWI0_SLAVE_ADDR()    bfin_read16(TWI0_SLAVE_ADDR)
#define bfin_write_TWI0_SLAVE_ADDR(val) bfin_write16(TWI0_SLAVE_ADDR, val)
#define bfin_read_TWI0_MASTER_CTL()    bfin_read16(TWI0_MASTER_CTL)
#define bfin_write_TWI0_MASTER_CTL(val) bfin_write16(TWI0_MASTER_CTL, val)
#define bfin_read_TWI0_MASTER_STAT()   bfin_read16(TWI0_MASTER_STAT)
#define bfin_write_TWI0_MASTER_STAT(val) bfin_write16(TWI0_MASTER_STAT, val)
#define bfin_read_TWI0_MASTER_ADDR()   bfin_read16(TWI0_MASTER_ADDR)
#define bfin_write_TWI0_MASTER_ADDR(val) bfin_write16(TWI0_MASTER_ADDR, val)
#define bfin_read_TWI0_INT_STAT()      bfin_read16(TWI0_INT_STAT)
#define bfin_write_TWI0_INT_STAT(val)  bfin_write16(TWI0_INT_STAT, val)
#define bfin_read_TWI0_INT_MASK()      bfin_read16(TWI0_INT_MASK)
#define bfin_write_TWI0_INT_MASK(val)  bfin_write16(TWI0_INT_MASK, val)
#define bfin_read_TWI0_FIFO_CTL()      bfin_read16(TWI0_FIFO_CTL)
#define bfin_write_TWI0_FIFO_CTL(val)  bfin_write16(TWI0_FIFO_CTL, val)
#define bfin_read_TWI0_FIFO_STAT()     bfin_read16(TWI0_FIFO_STAT)
#define bfin_write_TWI0_FIFO_STAT(val) bfin_write16(TWI0_FIFO_STAT, val)
#define bfin_read_TWI0_XMT_DATA8()     bfin_read16(TWI0_XMT_DATA8)
#define bfin_write_TWI0_XMT_DATA8(val) bfin_write16(TWI0_XMT_DATA8, val)
#define bfin_read_TWI0_XMT_DATA16()    bfin_read16(TWI0_XMT_DATA16)
#define bfin_write_TWI0_XMT_DATA16(val) bfin_write16(TWI0_XMT_DATA16, val)
#define bfin_read_TWI0_RCV_DATA8()     bfin_read16(TWI0_RCV_DATA8)
#define bfin_write_TWI0_RCV_DATA8(val) bfin_write16(TWI0_RCV_DATA8, val)
#define bfin_read_TWI0_RCV_DATA16()    bfin_read16(TWI0_RCV_DATA16)
#define bfin_write_TWI0_RCV_DATA16(val) bfin_write16(TWI0_RCV_DATA16, val)
#define bfin_read_TWI1_CLKDIV()        bfin_read16(TWI1_CLKDIV)
#define bfin_write_TWI1_CLKDIV(val)    bfin_write16(TWI1_CLKDIV, val)
#define bfin_read_TWI1_CONTROL()       bfin_read16(TWI1_CONTROL)
#define bfin_write_TWI1_CONTROL(val)   bfin_write16(TWI1_CONTROL, val)
#define bfin_read_TWI1_SLAVE_CTRL()    bfin_read16(TWI1_SLAVE_CTRL)
#define bfin_write_TWI1_SLAVE_CTRL(val) bfin_write16(TWI1_SLAVE_CTRL, val)
#define bfin_read_TWI1_SLAVE_STAT()    bfin_read16(TWI1_SLAVE_STAT)
#define bfin_write_TWI1_SLAVE_STAT(val) bfin_write16(TWI1_SLAVE_STAT, val)
#define bfin_read_TWI1_SLAVE_ADDR()    bfin_read16(TWI1_SLAVE_ADDR)
#define bfin_write_TWI1_SLAVE_ADDR(val) bfin_write16(TWI1_SLAVE_ADDR, val)
#define bfin_read_TWI1_MASTER_CTL()    bfin_read16(TWI1_MASTER_CTL)
#define bfin_write_TWI1_MASTER_CTL(val) bfin_write16(TWI1_MASTER_CTL, val)
#define bfin_read_TWI1_MASTER_STAT()   bfin_read16(TWI1_MASTER_STAT)
#define bfin_write_TWI1_MASTER_STAT(val) bfin_write16(TWI1_MASTER_STAT, val)
#define bfin_read_TWI1_MASTER_ADDR()   bfin_read16(TWI1_MASTER_ADDR)
#define bfin_write_TWI1_MASTER_ADDR(val) bfin_write16(TWI1_MASTER_ADDR, val)
#define bfin_read_TWI1_INT_STAT()      bfin_read16(TWI1_INT_STAT)
#define bfin_write_TWI1_INT_STAT(val)  bfin_write16(TWI1_INT_STAT, val)
#define bfin_read_TWI1_INT_MASK()      bfin_read16(TWI1_INT_MASK)
#define bfin_write_TWI1_INT_MASK(val)  bfin_write16(TWI1_INT_MASK, val)
#define bfin_read_TWI1_FIFO_CTL()      bfin_read16(TWI1_FIFO_CTL)
#define bfin_write_TWI1_FIFO_CTL(val)  bfin_write16(TWI1_FIFO_CTL, val)
#define bfin_read_TWI1_FIFO_STAT()     bfin_read16(TWI1_FIFO_STAT)
#define bfin_write_TWI1_FIFO_STAT(val) bfin_write16(TWI1_FIFO_STAT, val)
#define bfin_read_TWI1_XMT_DATA8()     bfin_read16(TWI1_XMT_DATA8)
#define bfin_write_TWI1_XMT_DATA8(val) bfin_write16(TWI1_XMT_DATA8, val)
#define bfin_read_TWI1_XMT_DATA16()    bfin_read16(TWI1_XMT_DATA16)
#define bfin_write_TWI1_XMT_DATA16(val) bfin_write16(TWI1_XMT_DATA16, val)
#define bfin_read_TWI1_RCV_DATA8()     bfin_read16(TWI1_RCV_DATA8)
#define bfin_write_TWI1_RCV_DATA8(val) bfin_write16(TWI1_RCV_DATA8, val)
#define bfin_read_TWI1_RCV_DATA16()    bfin_read16(TWI1_RCV_DATA16)
#define bfin_write_TWI1_RCV_DATA16(val) bfin_write16(TWI1_RCV_DATA16, val)
#define bfin_read_CAN_MC1()            bfin_read16(CAN_MC1)
#define bfin_write_CAN_MC1(val)        bfin_write16(CAN_MC1, val)
#define bfin_read_CAN_MD1()            bfin_read16(CAN_MD1)
#define bfin_write_CAN_MD1(val)        bfin_write16(CAN_MD1, val)
#define bfin_read_CAN_TRS1()           bfin_read16(CAN_TRS1)
#define bfin_write_CAN_TRS1(val)       bfin_write16(CAN_TRS1, val)
#define bfin_read_CAN_TRR1()           bfin_read16(CAN_TRR1)
#define bfin_write_CAN_TRR1(val)       bfin_write16(CAN_TRR1, val)
#define bfin_read_CAN_TA1()            bfin_read16(CAN_TA1)
#define bfin_write_CAN_TA1(val)        bfin_write16(CAN_TA1, val)
#define bfin_read_CAN_AA1()            bfin_read16(CAN_AA1)
#define bfin_write_CAN_AA1(val)        bfin_write16(CAN_AA1, val)
#define bfin_read_CAN_RMP1()           bfin_read16(CAN_RMP1)
#define bfin_write_CAN_RMP1(val)       bfin_write16(CAN_RMP1, val)
#define bfin_read_CAN_RML1()           bfin_read16(CAN_RML1)
#define bfin_write_CAN_RML1(val)       bfin_write16(CAN_RML1, val)
#define bfin_read_CAN_MBTIF1()         bfin_read16(CAN_MBTIF1)
#define bfin_write_CAN_MBTIF1(val)     bfin_write16(CAN_MBTIF1, val)
#define bfin_read_CAN_MBRIF1()         bfin_read16(CAN_MBRIF1)
#define bfin_write_CAN_MBRIF1(val)     bfin_write16(CAN_MBRIF1, val)
#define bfin_read_CAN_MBIM1()          bfin_read16(CAN_MBIM1)
#define bfin_write_CAN_MBIM1(val)      bfin_write16(CAN_MBIM1, val)
#define bfin_read_CAN_RFH1()           bfin_read16(CAN_RFH1)
#define bfin_write_CAN_RFH1(val)       bfin_write16(CAN_RFH1, val)
#define bfin_read_CAN_OPSS1()          bfin_read16(CAN_OPSS1)
#define bfin_write_CAN_OPSS1(val)      bfin_write16(CAN_OPSS1, val)
#define bfin_read_CAN_MC2()            bfin_read16(CAN_MC2)
#define bfin_write_CAN_MC2(val)        bfin_write16(CAN_MC2, val)
#define bfin_read_CAN_MD2()            bfin_read16(CAN_MD2)
#define bfin_write_CAN_MD2(val)        bfin_write16(CAN_MD2, val)
#define bfin_read_CAN_TRS2()           bfin_read16(CAN_TRS2)
#define bfin_write_CAN_TRS2(val)       bfin_write16(CAN_TRS2, val)
#define bfin_read_CAN_TRR2()           bfin_read16(CAN_TRR2)
#define bfin_write_CAN_TRR2(val)       bfin_write16(CAN_TRR2, val)
#define bfin_read_CAN_TA2()            bfin_read16(CAN_TA2)
#define bfin_write_CAN_TA2(val)        bfin_write16(CAN_TA2, val)
#define bfin_read_CAN_AA2()            bfin_read16(CAN_AA2)
#define bfin_write_CAN_AA2(val)        bfin_write16(CAN_AA2, val)
#define bfin_read_CAN_RMP2()           bfin_read16(CAN_RMP2)
#define bfin_write_CAN_RMP2(val)       bfin_write16(CAN_RMP2, val)
#define bfin_read_CAN_RML2()           bfin_read16(CAN_RML2)
#define bfin_write_CAN_RML2(val)       bfin_write16(CAN_RML2, val)
#define bfin_read_CAN_MBTIF2()         bfin_read16(CAN_MBTIF2)
#define bfin_write_CAN_MBTIF2(val)     bfin_write16(CAN_MBTIF2, val)
#define bfin_read_CAN_MBRIF2()         bfin_read16(CAN_MBRIF2)
#define bfin_write_CAN_MBRIF2(val)     bfin_write16(CAN_MBRIF2, val)
#define bfin_read_CAN_MBIM2()          bfin_read16(CAN_MBIM2)
#define bfin_write_CAN_MBIM2(val)      bfin_write16(CAN_MBIM2, val)
#define bfin_read_CAN_RFH2()           bfin_read16(CAN_RFH2)
#define bfin_write_CAN_RFH2(val)       bfin_write16(CAN_RFH2, val)
#define bfin_read_CAN_OPSS2()          bfin_read16(CAN_OPSS2)
#define bfin_write_CAN_OPSS2(val)      bfin_write16(CAN_OPSS2, val)
#define bfin_read_CAN_CLOCK()          bfin_read16(CAN_CLOCK)
#define bfin_write_CAN_CLOCK(val)      bfin_write16(CAN_CLOCK, val)
#define bfin_read_CAN_TIMING()         bfin_read16(CAN_TIMING)
#define bfin_write_CAN_TIMING(val)     bfin_write16(CAN_TIMING, val)
#define bfin_read_CAN_DEBUG()          bfin_read16(CAN_DEBUG)
#define bfin_write_CAN_DEBUG(val)      bfin_write16(CAN_DEBUG, val)
#define bfin_read_CAN_STATUS()         bfin_read16(CAN_STATUS)
#define bfin_write_CAN_STATUS(val)     bfin_write16(CAN_STATUS, val)
#define bfin_read_CAN_CEC()            bfin_read16(CAN_CEC)
#define bfin_write_CAN_CEC(val)        bfin_write16(CAN_CEC, val)
#define bfin_read_CAN_GIS()            bfin_read16(CAN_GIS)
#define bfin_write_CAN_GIS(val)        bfin_write16(CAN_GIS, val)
#define bfin_read_CAN_GIM()            bfin_read16(CAN_GIM)
#define bfin_write_CAN_GIM(val)        bfin_write16(CAN_GIM, val)
#define bfin_read_CAN_GIF()            bfin_read16(CAN_GIF)
#define bfin_write_CAN_GIF(val)        bfin_write16(CAN_GIF, val)
#define bfin_read_CAN_CONTROL()        bfin_read16(CAN_CONTROL)
#define bfin_write_CAN_CONTROL(val)    bfin_write16(CAN_CONTROL, val)
#define bfin_read_CAN_INTR()           bfin_read16(CAN_INTR)
#define bfin_write_CAN_INTR(val)       bfin_write16(CAN_INTR, val)
#define bfin_read_CAN_VERSION()        bfin_read16(CAN_VERSION)
#define bfin_write_CAN_VERSION(val)    bfin_write16(CAN_VERSION, val)
#define bfin_read_CAN_MBTD()           bfin_read16(CAN_MBTD)
#define bfin_write_CAN_MBTD(val)       bfin_write16(CAN_MBTD, val)
#define bfin_read_CAN_EWR()            bfin_read16(CAN_EWR)
#define bfin_write_CAN_EWR(val)        bfin_write16(CAN_EWR, val)
#define bfin_read_CAN_ESR()            bfin_read16(CAN_ESR)
#define bfin_write_CAN_ESR(val)        bfin_write16(CAN_ESR, val)
#define bfin_read_CAN_UCREG()          bfin_read16(CAN_UCREG)
#define bfin_write_CAN_UCREG(val)      bfin_write16(CAN_UCREG, val)
#define bfin_read_CAN_UCCNT()          bfin_read16(CAN_UCCNT)
#define bfin_write_CAN_UCCNT(val)      bfin_write16(CAN_UCCNT, val)
#define bfin_read_CAN_UCRC()           bfin_read16(CAN_UCRC)
#define bfin_write_CAN_UCRC(val)       bfin_write16(CAN_UCRC, val)
#define bfin_read_CAN_UCCNF()          bfin_read16(CAN_UCCNF)
#define bfin_write_CAN_UCCNF(val)      bfin_write16(CAN_UCCNF, val)
#define bfin_read_CAN_VERSION2()       bfin_read16(CAN_VERSION2)
#define bfin_write_CAN_VERSION2(val)   bfin_write16(CAN_VERSION2, val)
#define bfin_read_CAN_AM00L()          bfin_read16(CAN_AM00L)
#define bfin_write_CAN_AM00L(val)      bfin_write16(CAN_AM00L, val)
#define bfin_read_CAN_AM00H()          bfin_read16(CAN_AM00H)
#define bfin_write_CAN_AM00H(val)      bfin_write16(CAN_AM00H, val)
#define bfin_read_CAN_AM01L()          bfin_read16(CAN_AM01L)
#define bfin_write_CAN_AM01L(val)      bfin_write16(CAN_AM01L, val)
#define bfin_read_CAN_AM01H()          bfin_read16(CAN_AM01H)
#define bfin_write_CAN_AM01H(val)      bfin_write16(CAN_AM01H, val)
#define bfin_read_CAN_AM02L()          bfin_read16(CAN_AM02L)
#define bfin_write_CAN_AM02L(val)      bfin_write16(CAN_AM02L, val)
#define bfin_read_CAN_AM02H() yright 20bfin_read16(CA/*
 * C)
#define08-200write_g Devices(valpright * Licensedalounder the, GPL-Inc.
 eviceLic9 An under t3Lo-2 or l 20 * LicCDEF
#ifndef _3L 38_H
#define _
 */
_BF538_H

F_BF52 or laterH
#d/

#ifndef _3LEF_BF538_HInc.
 *
 _CD.h"

/*inclC#include <asm/blackfin.h>

/*incsude all Core registers and bie definitions*/
#include "defBF53pecific regiude core specific reg4
#include <asm/blackfin.h>

/*in4d_PLLall Core registers and b4t c.
 *itions*/n_read_PLL"defBF549.h"  bfinad_PLLc_CTLspecificL)
#4ster pointer definitions*/
#incl4de <asm/cdef_LPBlackfin.h>

#4efine bfin_writePTR(addr, val) b4in_write32(addr, val)

#define bf5n_read_PLL_CTL()            bfin5read16(PLL_CTL)
#define bfin_5ead_PLL_DIV()            bfin_re5d16(PLL_DIV)
#define bfin_write_P5ster pointer definitions*/
#incl5de <asm/cdef_LPBlackfin.h>

#5efine bfin_writePTR(addr, val) b5in_write32(addr, val)

#define bf6n_read_PLL_CTL()            bfin6read16(PLL_CTL)
#define bfin_6ead_PLL_DIV()            bfin_re6d16(PLL_DIV)
#define bfin_write_P6ster pointer definitions*/
#incl6de <asm/cdef_LPBlackfin.h>

#6efine bfin_writePTR(addr, val) b6in_write32(addr, val)

#define bf7n_read_PLL_CTL()            bfin7read16(PLL_CTL)
#define bfin_7ead_PLL_DIV()            bfin_re7d16(PLL_DIV)
#define bfin_write_P7ster pointer definitions*/
#incl7de <asm/cdef_LPBlackfin.h>

#7efine bfin_writePTR(addr, val) b7in_write32(addr, val)

#define bf8n_read_PLL_CTL()            bfin8read16(PLL_CTL)
#define bfin_8ead_PLL_DIV()            bfin_re8d16(PLL_DIV)
#define bfin_write_P8ster pointer definitions*/
#incl8de <asm/cdef_LPBlackfin.h>

#8efine bfin_writePTR(addr, val) b8in_write32(addr, val)

#define bf9n_read_PLL_CTL()            bfin9read16(PLL_CTL)
#define bfin_9ead_PLL_DIV()            bfin_re9d16(PLL_DIV)
#define bfin_write_P9ster pointer definitions*/
#incl9de <asm/cdef_LPBlackfin.h>

#9efine bfin_writePTR(addr, val) b9in_write32(addr, val)

#define b10n_read_PLL_CTL()            bfi10read16(PLL_CTL)
#define bfinn_wrdefinitions*/
#include "defBF10d16(PLL_DIV)
#define bfin_write_10ster pointer definitions*/
#inc10de <asm/cdef_LPBlackfin.h>

ense009 An32(SIC_ISR1 Inc.
 *
 8-20i bfised C_ISR0 0 GPL) bfin_w8-201SIC_I(SIC_ISR0 0, ine x * (SIC_I12009 AnSR0))
#d1( bfin_wr- SI1-2009 An(SIC_ISR0 + x * (SIC_ISR1 SIC_ISR0))
#d1fine bfin_write__w1_ISR(x, val) 1   bfin_write32(SIC_ISR0 + x * ((xC_ISR1 - SICbf1R0), val)
#defin0 + x * IC_ISR0 + - SIC_ISR0))
#define bfin_write_2IC_ISR(x, val)     bfin_write32(2IC_ISR0 + x * (SIC_ISR1 - SIC2ISR0), val)
#define bfin_read_SI2_IWR0()           bfin_read32(SIC ite32(SIC_ISR1, val)
#define bfiede <asm/cdef_LPBlackfin.h>

ne bfin_write_SIC_IWRC_ISR0 + x *WR - SIC_ISR0))
#define bfin_write_ude te32(SIC_ISR0, val)
#define bad_PLL6(PLL_CTL)
#define bfin
 *
R0), val)
#define bfin_read_SI3_write_SIC_ISR1(val)       bfin_wdefin poinbfind_PLL_DIV()       1_PLL_CTL(cdef_LPB            ite32(SISIC_ISR0))
Adefine bfin_wri - SIC_ISR0))
#define bfin_write_(SIC_IWRPLL_CTLIC_ISR1 - SIC_IWR0(val)16(d_SIC_I x * (SIC_ISR1e32(SIC_IW(SIC_ISR0 + x * (SIC_ISRread32(SIDIVbfin_write32(SISIC_IS132(SICfine bfin_wrl)
#define 16(fin_reabfin_write_SIC_IWR009 An_write_SIC_IAR1(2   bfin_read32(SI - SIC_ISR0))
#define bfin_write_TIC_ISR1 - SIC8-2009 Analod_SIST1T_IAR2, val)
#define b bfin_A009 write_SIC_IAR2(val)       bfin2(SIC_IAR3)
#define bfiead_SILOCK1N_read_SIC_I()           bfifin_reaad32(SIC_IAR4)
#define bfLO#defSIC_IAR1(4   bfin_read32(SICrit - SIC_ISR0))
#define bfin_write_DAR2()         fin_write_SICCHIP1D_IAR2, val)
#define breadID(R0 +write_SIC_IAR2(val)       bfin   bfin_write32(SIC_IWR0WRS_read_1d_SIC_IAR4()           bfinin_wr1 val)
#define b bfin_ine bfin_WDOIAR1(6in_write_()           32( - SIC_ISR0))
#define bfin_write_()           bfYSCR bfin_read_SIC_IWR0()     d_SIC_IAR3()     DOG_read32(SIC_ISR0 + x * (SIC_ISR1(val)     RVEC_read_SIC_IARfine 1eadPTRIC_IS
#def_IAR2, val)
#def_IWR val)
#defiine bfin_wfine G_STNne bfin_writfin_write16(WDWDOG - SIC_ISR0))
#define bfin_write_rite_SIC_IAR2MASK0 x * (SIC_ISR1SIC_ISSR0))
    be bfin_wribfifin_write_SIC_IAR2(val)       bfin val)
#defi#define bSIC_ISR1 - S(SIC_ISR0)           + x * (SIC_IS1write_SIC_IARe bfinn_write_RTC_IA(val)      bfin_write32(WRTC_ST - SIC_ISR0))
#define bfin_write_TC_STAT()           b bfin_read_1bfin_w -          bfin_write3AT()read32(SIC_ISR0 + x * (SIC_ISR_write16(WD  bfin_read16(RTC_IST_1)
#define bfin_writ   bfin_write1TAT, val)
#defin#defC_IAR3() ead_bfin_write_WDO     bfiC_ICISTATin_write32(addr, val)

#define bR(x)   R(x, val)     bfin_write32R1, val)
 + x * (SIC_ISR1 - SIRM()definitions*/
#include "defBF2write_SIC_IAR      bfin_read32(SI2)          bfi bfin_write_SIC_IW2G_CNT, val)  bfin_write32(SICN() al)      bfin_write(RTC_ICALARMte32(SIC_IAR4, val)
#defiTC_PREN,      bfi   bfi   bfin_write16(W2
#define bfin_read_SIC_Ifine te_R)       bfin_write16(RTC_PREN,+ x *ite_RTC_SWC          bfin_SI2val)
_IAR2, val)
#define b0 + x 2ne bfin_read_RTC_S()         te_R)      bfin_write16(UART0_THR, val)
#define bfin_read_UART0_THR(Wfin_write32(WDOG_SIC_ISR0))
WR12define bfin_write_UART0_RBR_R(val)      bfin_write16(UART0_THR,bfin_write32(SIC_C_STAT()       W20 + x * (SIC_IWR1 - SIC_IWR0))
#2efine bfin_write_SIC_IWR(x, v(val)      bfin_write16(UART0_DLL, val)
#define bfin_read_UART0_DLL(ine bfin_read_SIC_IAR0()        2  bfin_read32(SIC_IAR0)
#defi(val)      bfin_write16(UART0_THR,bfin_write32(SIC_IAR0, val)
#defi2e bfin_read_SIC_IAR1()          2bfin_read32(SIC_IAR1)
#define(val)      bfin_write16(UART0_IER, val)
#define bfin_read_UART0_DLL(bfin_read_SIC_IAR2()           b2in_read32(SIC_IAR2)
#define b(val)      bfin_write16(UART0_THR,_write32(SIC_IAR2, val)
#define b2in_read_SIC_IAR3()           bfi()     2(SIC_IAR3)
#define bfi(val)      bfin_write16(UART0_LCR, val)
#define bfin_read_UART0_DLL(_read_SIC_IAR4()           bfin_2ead32(SIC_IAR4)
#define bfin_(val)      bfin_write16(UART0_THR,te32(SIC_IAR4, val)
#define bfin_2ead_SIC_IAR5()           bfin_re2d32(SIC_IAR5)
#define bfin_wr(val)      bfin_write16(UART0_MSR, val)
#define bfin_read_UART0_DLL(d_SIC_IAR6()           bfin_read22(SIC_IAR6)
#define bfin_writIAR2)       bfin_write16(RTC_PREN,(SIC_IAR6, val)
#define bfin_read2fine bfin_read_UART  bfin_read162WDOG_CTL)
#define bfin_write_HR(val)     bfin_write16(UART0_GCTLval)
#define bfin_read_UART0_THR(OG_CNT()           bfin_read32(WR(x)     #define bfin_write_WDBR(val)     bfin_write16(RTC_PREN,G_CNT, val)
#define bfin_read_WDO2_STAT()          bfin_read32(WDO2_STAT)
#define bfin_write_WDOLL(val)      bfin_write16(UART1_RB, val)
#define bfin_read_UTC_PREN,STAT()           bfin_read32(RTCWR1)
##define bffin_write_RTC_LH(val)      bfin_write6(RTC_PREN,TAT, val)
#define bfin_read_RTC_Ival)            bfin_read16(RTC_IRM, val)
#defifin_write_RTC_ICER(val)      bfin_write16(UART1_DLH, val)
#define bfin_read_UART1_DLT()          bfin_read16(RTC_IST2T)
#define bfin_write_RTC_ISTIR(val)      bfin_write16(UART1_RB_write_UART0_DLLbfin_read_RTC_SWC2T()          bfin_read16(RTC_SWC2T)
#define bfin_write_RTC_SWCCR(val)      bfin_write16(UART1_IIRin_write32(addr, val)

#define b3rite_UART0_DLL)     bfin_write323
#define bfin_wrSIC_ISR1 - SICR(vdefinitions*/
#include "defBF3M, val)
#define bfin_read_RTC_PRE3()           bfin_read16(RTC_PRE3)
#define bfin_write_RTC_PRENSR(val)      bfin_write16(UART1_MCR,    bfin_write32(SIC_IWRUART1_LS)          bfin_read16(UART0_THR3
#define bfin_write_UART0_THRCR(val)      bfin_write16(UART1_MC val)
#define bfin_read_UART0_RBR3)          bfin_read16(UART0_RBR3
#define bfin_write_UART0_RBRC_IAal)      bfin_write16(UART1_SCR, val)
#define bfin_read_UART1MB00_DATA0#includm/blackfin.h>

/T2_RBRte_RTde all Core registers anT2_THR)
#dedefins*/
#include "defT2_THR)
#dR, val)
#define bfin_read_UART2_THR)
#_WDOG_CTL8-2009 Analo)        )
#1    bfin_read16(U)         ine bfi1   bfin_write16(UAR2_THR, val)
#1efine bfin_read_UART2_RBR()          bHR()     6(UART2_RBR)
#define bfi2_write_UART2_RBR(val)      bfin_wr2te16(UART2_RBR, val)
#define bfi2efine bfin_read_UART2_RBR()          b3in_read16(UART2_RBR)
#define bfi3_write_UART2_RBR(val)      bfin_wr3te16(UART2_RBR, val)
#define bfi3efine bfin_read_UART2_RBR()       LENGTster poLL)
#define bfin_writSIC_IS_write_UART2_RBR(val)      bfi2(RTC_STAT, vRT2_RBR, val)
#defineSIC_ISefine bfin_read_UART2_RBR()       TIMESTAMPDOG_CTL,RT2_RBR)
#defineR(val)  I_write_UART2_RBR(val)      bfi6(UART2_IIe16(UART2_RBR, val)
#define6(UART2_Iefine bfin_read_UART2_RBR()       IDne bfin__RBR(val)  IEfine bfin_ID     bfin_read16(Uval)      bfifin_definit_UART2_IIR()          ine bfin_read__RBR()     RBR(v1 - SICID(UART2_RBR)
#defiMCR,  bfin_writed_UART2_MCR()      bfin_write_WIC_IUART2_RBR)
#defiM  bfin_read32(ART2_MCR(val)DLL(ve bfin_read_WDOGHR)
#den_read16(UART2_RBR)
#defiBR)
#de bfin_read_UART2_MCR()      BR)
#defe16(UART2_RBR, val)
#defiead_UART_MCR() LS)          bfind_UART2_IIR()(UART2_RBR)
#defiRB bfin_rel)
#defT21_GC)      bfin_writeT2_RBR)
#de2_RBR, val)
DLL, val)
#defi_IAR2)
R(val)      bfin_write16(UART2_SCR, va)
#defiDLIAR2)
#define b_wraddr, v        bfin_read16(UART2_GCTL)
#din_re, val)
#define bfin_reCTL()  R(val)      bfin_write16(UART2_SCR, va        bfin_read16(Ubfin_wART2_MC        bfin_read16(UART2_GCTL)
#dbfin_read_UART2_RBR()     I_SPI0_FR(val)      bfin_write16(UART2_SCRFLG()           bfin_R, val)
#dWCNT)           bfin_read16(UART2_GCTL)       bfin_write16IR(v2_LSR, vfin_readR(val)      bfin_write16(UART2_SCRT2_LCR()    bfin_write16(UART2__DLL)
#defi        bfin_read16(UART2_GCTL, val)ead16(SPI0_CTL)
#define bfin_ite16(SPI0_R(val)      bfin_write16(UART2_SCR16(UART2_RBR, val)
al)
#define ad_UA        bfin_read16(UART2_GCTLDLL)
#define bfin_wrdefine bfin#defiPI0_TDBR, val)
#define bfSPI0_RDad_U_RBR, val)
LSR, val)
#define  (SIC_3()           bfiAUD)
#def
#defUART2_MCR, vaSd_SPI0_FLG()   nc.
 efine bfin_read_UART2_RBR()     26(UART2_LSR, val)
#define bfin_rbfin_wribfin_read_UART2_MCR()      CTL()   e16(UART2_RBR, val)
#defiCTL()  read16(SPI0_BAUD)
SHADOW x * (SIC_ISR1l)
#define bfin_read_UART2_
#defPISPI0_BAUD, define, val)
#define bfifine bfin_write_UART2_GCTLd(SPI1_read16(SPI1_CTL)
#define bfin_write_SPne bfin_read_SPI0_CTL()           1_CTL, val)
#define bfin_read_SPI1_write_SPI0_CTL(val)       in_read_RTC_STAT(1_CTL)
#define bfin_write_SP_SPI0_FLG()           bfin_  bfin_1_CTL, val)
#define bfin_read_SPI1FLG(val)       bfin_write16LL)
#deread16(SPI1_CTL)
#define bfin_writAT()          bfin_read16(SPI0_I0_BAUD_IWRTL, val)
#define bfin_read_)      bfin_write16(SPI0_STAT, vad_SPI_LH, val)
#d1_CTL)
#define bfin_writ bfin_read16(SPI0_TDBR)
#define
#define bfi_RDBR()          bfin_read16(e16(SPI0_TDBR, val)
#define bfin_reI0_CTL()   read16(SPI1_CTL)
#define bfin_write_SPefine bfin_write_SPI0_RDBR(fineP  bfin_read16(SPI1_BAUD)
#defial)
#define bfin_read_SPI0_BAUD6(SPI1_RDBRBAUD, val)
#define bfin_read_Se bfin_write_SPI0_BAUD(val)  (SPI2I1#define bfin_read_SPI1_SHAD_SPine bfin_read_SPI0_SHADOW()  2IC_Iefine bfin_read_UART2_RBR()     36(UART2_LSR, val)
#define bfin_rGI0_STAite16(SPI0_SHADOW, val)
#defG)
#defte16(UART2_RBR, val)
#defiG)
#defval)
#define bfin_read_SPIPI2_FLG)
#del)
#define bfin_read_UART2_bfin_writn_write_SPI2_CT       ine bfin_w_FLG()           bfin_read1_UART2_ne bfin_read_SPI2_STAT()          bfinne bfin_read_SPI0_CTL()     bfin_wite_SPI2_STAT(val)      bfin_write_write_SPI0_CTL(val)       l)  TDBne bfin_read_SPI2_STAT()          bfin_SPI0_FLG()           bfin_defin#dite_SPI2_STAT(val)      bfin_writeFLG(val)       bfin_write16 bfin_wne bfin_read_SPI2_STAT()          AT()          bfin_read16(SPI0_te_SPI2_ite_SPI2_STAT(val)      bfin_w)      bfin_write16(SPI0_STAT, v2(WDOG_Cne bfin_read_SPI2_STAT()           bfin_read16(SPI0_TDBR)
#defineT(val)  SHAite_SPI2_STAT(val)      bfin_we16(SPI0_TDBR, val)
#define bfin_ree_UAR0_CONFne bfin_read_SPI2_STAT()          )
#define bfin_write_SPI0_RDBR( bfinite_SPI2_STAT(val)      bfin_wri)
#define bfin_read_SPI0_BAUDOUNTEne bfin_write_SPI2_R0_CONFIG)
I  bfie bfin_write_SPI0_BAUD(val)  NTER(v_write32(WDOG_CNT, R0_CONFIGUNTine bfin_read_SPI0_SHADOW()  R0_PEefine bfin_read_UART2_RBR()     46(UART2_LSR, val)
#define bfin_rPERIOD(ite16(SPI0_SHADOW, val)
#defPERIOD,ve16(UART2_RBR, val)
#defiPERIOD,RIOD        bfin_read16(UR0_CONFPERIODl)
#define bfin_read_UART2_TH bfin_   bfin_write32(SIC_IWRR0_CONFWID_FLG()           bfin_read10_COUN)H)
#define bfin_write_TIMER0_WIDTH(val      bfin_write16(SPI1_FLG, val)
)
#define bfin_read_TIMER1_CONFIG(_write_SPI0_CTL(val)       NTER,  H)
#define bfin_write_TIMER0_WIDTH(val_SPI0_FLG()           bfin_ bfin_b)
#define bfin_read_TIMER1_CONFIG(FLG(val)       bfin_write16l)  ) #define bfin_write_TIMER1_COUNTER(vAT()          bfin_read16(SPI0_fin_rC_ST
#define bfin_read_TIMER1_CON)      bfin_write16(SPI0_STAT, v0_STAT, H)
#define bfin_write_TIMER0_WIDTH bfin_read16(SPI0_TDBR)
#definefin_write16fine bfin_read_TIMER1_WIDTH() e16(SPI0_TDBR, val)
#define bfin_reabfin_writeH)
#define bfin_write_TIMER0_WIDTH)
#define bfin_write_SPI0_RDBR(ER2_Cfine bfin_read_TIMER1_WIDTH() NTER()     bfin_read32(TIMER0_C2(TIM_TIM0_COUNTERl)
#deI1_SHADOW(R0_CO2_e bfin_write_SPI0_BAUD(val)  R0_COd_TIMOUNTEPI0_TDBRfin_read_UARTIine bfin_read_SPI0_SHADOW()       efine bfin_read_UART2_RBR()     56(UART2_LSR, val)
#define bfin_rread3MEite16(SPI0_SHADOW, val)
#defin_readLH, valRT2_RBR, val)
#defiin_read_ER1_CO0_PERIOD,TER(val) bfin_wrin_rea)   bfin_write32(TIMER0_WIDTR2_WIDMER2_WIDWIDTCopy bfin_read_UART0_R_FLG()           bfin_read1te32(TIIMER2_WIDTH(val)   bfin_write32(TIMER2ne bfin_read_SPI0_CTL()    R_ENABLER_ENABLE()       bfin_read16(TIME_write_SPI0_CTL(val)       MER_DISIMER2_WIDTH(val)   bfin_write32(TIMER2_SPI0_FLG()           bfin_ISABLE,ER_ENABLE()       bfin_read16(TIMEFLG(val)       bfin_write16Rfin_TUIMER2_WIDTH(val)   bfin_write32(TIAT()          bfin_read16(SPI0_US
#defiER_ENABLE()       bfin_read16()      bfin_write16(SPI0_STAT, v + x * (IMER2_WIDTH(val)   bfin_write32(TI bfin_read16(SPI0_TDBR)
#define * (SIC_ISRER_ENABLE()       bfin_read16(e16(SPI0_TDBR, val)
#define bfin_rewrite_SPI2_IMER2_WIDTH(val)   bfin_write32(TI)
#define bfin_write_SPI0_RDBR(SPORTER_ENABLE()       bfin_read16(SPI1_SHADOW(val)    bfin_write16(SPOT0_RCR2ne bfin_read_SPI2_STAT()   ORe bfin_write_SPI0_BAUD(val)   _SPIT0_TLKSIC_IAR2, val)
#define bCTL(val)       bfin_write16(SPIIC_ISefine bfin_read_UART2_RBR()     66(UART2_LSR, val)
#define bfin_r(val)  ite16(SPI0_SHADOW, val)
#defTAT()   e16(UART2_RBR, val)
#defi(val)  SPORT0_TFSefine bfin_write_UART0_MCRd_)   bfin_write32(TIMER0_WIDT0_RX()TX, valXDIV)
#define bfin_writeO#define bfin_write_UART2_GCTL6(SPI0_STX, val)
#define bfin_read_SPORT0_RX(ne bfin_read_SPI0_CTL()       bfin#define bfin_write_SPORT0_RX(val) _write_SPI0_CTL(val)       )      #define bfin_read_SPORT0_RCR1()       write16(SPI1_STAT, val)
#define br#define bfin_write_SPORT0_RX(val) FLG(val)       bfin_write16_WIDTH)#define bfin_read_SPORT0_RCR1()   AT()          bfin_read16(SPI0_(SPI0_BAUdefine bfin_write_SPORT0_RX(v)      bfin_write16(SPI0_STAT, v  bfin_r#define bfin_read_SPORT0_RCR1()    bfin_read16(SPI0_TDBR)
#definewrite_SPORT_SPORT0_RCLKDIV(val) bfin_write16(SPI0_TDBR, val)
#define bfin_re_SPORTR)
#d#define bfin_read_SPORT0_RCR1()   )
#define bfin_write_SPI0_RDBR(te16(_SPORT0_RCLKDIV(val) bfin_writNTER()     bfin_read32(TIMER0_C
#defd_SIC_IAR5()          e_SPORTSTAT)
#e bfin_write_SPI0_BAUD(val)  addr,in_write16(SPI0_BAUT0_CHNL)
T2_LCne bfin_read_SPI0_SHADOW()   bfinefine bfin_read_UART2_RBR()     76(UART2_LSR, val)
#define bfin_rnc.
 *
ite16(SPI0_SHADOW, val)
#def * (SIC_e16(UART2_RBR, val)
#defil)
#defin  bfin_read16(SPORT0_CHMCMC+ x * (SII1_CTL(val)       bfin_writete_SPIn_write16(SPORT0_CH2)
#d
#define b_FLG()           bfin_read16    bfin_win_read16(SPORT0_MCMC2)
#define bfne bfin_read_SPI0_CTL()    l) bfinwrite16(SPORT0_MCMC2, val)
#define_write_SPI0_CTL(val)       efine bfn_read32(SPORT0_MTCS0)
#define bfin_w_SPI0_FLG()           bfin_ead16(Uwrite16(SPORT0_MCMC2, val)
#defineFLG(val)       bfin_write16_write_SP_read32(SPORT0_MTCS0)
#define bfAT()          bfin_read16(SPI0_RX(val) write16(SPORT0_MCMC2, val)
#debfin_read_SPI2_SHADOW()        bfn_read_ead32(SPORT0_MTCS1)
#define bfin_wrbfin_read16(SPI0_TDBR)
#defineCMC2TCS3(vin_write_SPORT0_MCMC2, val)
#dee16(SPI0_TDBR, val)
#define bfin_re_MRCS
#define bfi_read16(SPORT0_MCMC2)
#defin)
#define bfin_write_SPI0_RDBR(l) bfwrite16(SPORT0_MCMC2, val)
#deal)
#define bfin_read_SPI0_BAUD(   bfin_write16(val) 0S0)
#deine bfil) be bfin_write_SPI0_BAUD(val)  in_wrifine bfin_read_T0_MRCSSIC_ISR1 
#define bfin_read_SPORT0_MCMefineefine bfin_read_UART2_RBR()     86(UART2_LSR, val)
#define bfin_rl) bfinite16(SPI0_SHADOW, val)
#defl) bfin_e16(UART2_RBR, val)
#defiRCR1)
#dbfin_write_SPORT0_MRCSval)     l) bfil)
#define bfin_read_UART2_te_UARTbfin_read_SPORT0_MRCS3     bfin_re_FLG()           bfin_read1_write_S_write_SPORT0_MRCS3(val)   bfin_writene bfin_read_SPI0_CTL()    ine bfi_read_SPORT1_TCR1()        bfin_re_write_SPI0_CTL(val)         bfin_te_SPORT1_TCR1(val)    bfin_write16(SP_SPI0_FLG()           bfin_ORT1_TC_read_SPORT1_TCR1()        bfin_reFLG(val)       bfin_write16PORT1_Tte_SPORT1_TCR1(val)    bfin_write16(()          bfin_read16(SPI0_ORT10_TF_read_SPORT1_TCR1()        bfi)      bfin_write16(SPI0_STAT, vSPORT1FSte_SPORT1_TCR1(val)    bfin_write1_MTCS3(val)   bfin_write32(SPOR
#define bf_read_SPORT1_TCR1()        bfie16(SPI0_TDBR, val)
#define bfin_re1, val)
#dete_SPORT1_TCR1(val)    bfin_write1)
#define bfin_write_SPI0_RDBR(ART2__read_SPORT1_TCR1()        bfinTER()     bfin_read32(TIMER0_Cite_S      _SPORT1X, val)
#define bfin_re2_CTL()           bfin_read16(SPORT1_RX, vaR bfin_write_SPORT0_RX(
#define bfin_read_SPORT0_MCM_RX, efine bfin_read_UART2_RBR()     9ERIOD(val)  bfin_write32(TIMER0_PCR1)
# val)
#define bfin_read_TIMERCR1)
#C()       bfin_read32(TIMERCR1)
#CR2(e bfin_write_SIC_IWRn_read_SPORT1()          bfin_read32(SPORRT0_TFSCR2bfin_write_SPORT0_RX(val) , val_FLG()           bfin_read1RCLKDIV, val)
#define bfin_read_SPORT1_RCLKDILE, val)
#define bfin_read_T)
#de()
#define bfin_write_SPORT1_RCLKDI_write_SPI0_CTL(val)       FSDIV)v, val)
#define bfin_read_SPORT1_RCLKDI_SPI0_FLG()           bfin_AT)
#d )
#define bfin_write_SPORT1_RCLKDIdefine bfin_read_SPI2_BAUD()   _wri val)
#define bfin_read_SPORT1_RCTCLKDIV, val)
#define bfin_readefine bf)
#define bfin_write_SPORT1_RC)      bfin_write16(SPI0_STAT, vte_SPORTdefine bfin_read_SPORT1_CHNL()    _MTCS3(val)   bfin_write32(SPORread16(SPOR)
#define bfin_write_SPORT1_RCe16(SPI0_TDBR, val)
#define bfin_re(SPORT0_1_Mdefine bfin_read_SPORT1_CHNL()    )
#define bfin_write_SPI0_RDBR(2)
#2)
#define bfin_write_SPORT1_RCe_SPORT1_RX(val)      bfin_writMCMC2(MC2     bfin_read16(Tad_SPORT1_MCMCe bfin_write_SPI0_BAUD(val)  MTCS1(val)   bfinrite16(SPORT0_1_MTCS
#define bfin_read_SPORT0_MCMMTCS0efine bfin_read_UART2_RBR()    1THR)
#de  bfin_read32(SPORT0_MRCS0TCS1)
ite16(SPI0_SHADOW, val)
#de_MTCS1(v#e16(UART2_RBR, val)
#def_MTCS1(vTCS1     bfin_read16(TIMESPORT1_MTCS1(l)
#define bfin_read_UART2S#defineal)   bfin_writePORT1_MTCS2)
#d, v_FLG()           bfin_read
#define()       bfin_read32(SPORT1_MTCS2)
#dene bfin_read_SPI0_CTL()    * (SIC_  bfin_write32(SPORT1_MTCS2, val)
_write_SPI0_CTL(val)      RT2_GCTL()       bfin_read32(SPORT1_MTCS2)
#de_SPI0_FLG()           bfinTCLKDIV,  bfin_write32(SPORT1_MTCS2, val)
bfin_read_UART2_RBR()      val)
#d bfin_read32(SPORT1_MRCS0)
#defineTCLKDIV, val)
#define bfin_real) bfin_w  bfin_write32(SPORT1_MTCS2, v)      bfin_write16(SPI0_STAT, e bfin_re bfin_read32(SPORT1_MRCS0)
#define_MTCS3(val)   bfin_write32(SPO_SPORT1_RCLM  bfin_write32(SPORT1_MTCS2, ve16(SPI0_TDBR, val)
#define bfin_rT1_RCLKDIMRC bfin_read32(SPORT1_MRCS0)
#define)
#define bfin_write_SPI0_RDBR(val)   bfin_write32(SPORT1_MTCS2, ve_SPORT1_RX(val)      bfin_wriC_writfine bfin_write_SPORT1_RCL()    TER(e bfin_write_SPI0_BAUD(val) val)
#ne bfin_read_SPORT1_RCLK20_TC1()
#define bfin_read_SPORT0_MC0()    bfin_read32(SPORT1_MRCS0)
#defi bfin_read_S, val)
#define bfin_COUNTER(  bfin_write32(SPORT1_MTCS2,R)
#defi   bfin_read32(Wread16(UIOD()      0_RCR1(val)    bfin__TCLER0_COUNTERine bfin_write_SPORT2_TCTCS_THRefine bfin_write_SPORT0PI2_FLGbfin_writeread16(SPORT0_CLKD0_TFSDIV)
#dPORT0_RCR1(val)    bfin_KDIV(val) bfin_e16(SPORT2_TCLKDIV, valval)#define bfin_write_SPI1_C_IAR2)
#dbfin_writen_read16(SPORT2_TFSDIV)
#definin_read32(SPORT1_MTCS2)
#d val)
#dTAT()    0     bfin#define bfine32(SPORfin_read_SPORT2_TCRX)      bfin_wread_SPORT1_RCLKDIMRCS2()   BAUD, FLGne bfin_read_SPI2_STAT()    01STAT)
#d  bfin_read16(SPI0_BAUD)ORT2_RX,e_SPORT1_RX()          bfin_reaPORT2_RX)
#define bf0()       bf(val)      bfin_write32(SP2_RDPI0_TDBR,_WDOead16(SPI0_BAUD)
PORT val)
#ddefine bfin_read_SPORT1_RCLK      bfin_reaORT2_TCR1(va    bfin_read32(SPORT1_32(SPORT#def      bfin_read16(SPI0_BAUD)
#1SPORT2_RCRe_SPI2_STAT(val)te16(S     b1()        bfin_read16(SPORT2_        bfin_read16(SPORT0_SDIV      bfin_read16(SPI0_BAUD)
OW, )
#definbfin_write16(SPORT0_TCR2(), vin_write16(SPI0_BAUD, OW, val)
#_write3IV()   RCLKDIV)   bfin_write3en_write_UART2_RBR(IV()      V(val)_RCLKDIV()     bfidefineER0_COUNTER()   FSDIV()   RFSDIV)
#define bfin_PI2_STAT()    1IC_IAR2()     ite_SPORT16(SPORT2_STAT)
, val)
#define bfin_rwrite16(SPORT2_TCLKDIV, valread_SPI2_TX, val)
#define bfin_re     bfinV()   STAT)R0_COUNTER() #define_RFSDIV()   , val)
#define bfin_read_SPrite16(SPORT2_TFSDIV, val)
ne bfin_read_SPI2_STAT()    1val) V()   MCMCHNL(val)    bfin_write16(SPORT_write_SPORT2_TX(val)      bfin_wwrite16(SPI0_BAUDte_SPO
#define MCMC1C2(
#define bf(SPORT2_RFSDIV, val)MCMSPORT2_RX)
#define bfin_wriPI2_STAT(val)1SPORT2bfin_write16(UART21     bfinPORT, val)
#define bfin
#define 
#define bfin_write_SPORT2_MCMRCR1)
#define bfin_write_SPORT2_DBR(ne bfin_read_SPORT2_MT      bfinRDBead_SPI2_TDBR()          bfinADOW(SPORT0_MTCS
#define bfin_write_SPORT2_MCMe bfin_write_SPORT2_RCR2(val)    bfCMC2()       bfinOW, val)
#define bfin_rea1in_write_AT()  _SIC_IAR5()      RT1_MT
#define bfin_write_SPORT2_MCM#define bfin_write(val) bfin_wr   bfin_#define bfin_read_SPI1_rite30_RX(ead_SPORT2_RFSDIV()      bfinBAUD2_CTLDIV)
#define bfin_writeDIV()    valLKDIV, val)
#define bfin_rte16(SPORT2_RFSDIV, val)
#define TX, val)
#define b6(SPI0_BAUD2_FDIV()   2_MTCSval)     bfin_write16(IAR3()           bfial)     
#dePORT2_M_CHNL(v0)
#define bfi_read32(SPORT1_MTbfin_write16RT2_TCLKDIV, valSPI2_STAT(val)  al)    bfin_win_reMRCS0)
#1S    bfin_write32(ad_SPORT1_RCLSPORT2_M()       bfin_read32(SPORT2_MRCrite16(SPORT2_TFSDIV, val)
val)  ine bfin_read_SPORT2_MTfine in_wrd16(Sal)
#define bfin_read_SPORT2_Min_read32(SPORT2_MRl)      bfin_w_SPORT2_RCRe_SPI2_STAT(val)  RDB3 val)
#   bfin_write32(SPRCS2()     LKDIVSPORT2_RX)
#define bfin_wriX, val)
#define bfin_read_2define bdefbfin_writSTAT(val)  OW, bfin_readite16(SPI bfin_write32(SPORT2_MRCS3, vaRCR1)
#define bfin_write_SPORT2_define bfin_writdefine bfin_read_SPI1_S116(SPI2_SHA()        bfin_ree bfine bfin_wri bfin_write32(SPORT2_MRCS3, vae bfin_write_SPORT2_RCR2(val)    bfIMER0_COUdefine bfin_write_TIMER0_WIDR2_COwrite_RTl) bfin_write32(TISPORT3_TFSDIV bfin_write32(SPORT2_MRCS3, vaORT2_MTCS2, val)
#define bfin_rR2_PERLKDIV)
#define bfin_write_SPORT1_R)
#define bfin_rIV()      bfin_PER, val)
#define bfin_read_TIMT3al)
#FSDIV)     bfin_wr)
#define bfl)      bfin_writeV, val)
#define TH(val)   bfin_write32(TIMER26(SPTXbfin_#define bfin_read_SPORT0_RX(ONFIG(       bfin_read16(TIMEe_TI   bfin3ne bfin_write_SPORT0_RX(val) ine bfinwrite16(SPORT2_TCLKDIV, valTR, val)
#define bfin_read_SPORT1_
#define  bfin_read32(SPORT1_MT3
#define     bfin_write_SPORT3_RX(val)      bfiCMC1()       bfin_read16(SPORT2_MCMC1)
#define bfin_1()    COWIDTH)
#dread16(SPORT3_RCR1)
#define bfi()       bfin_read32(SPORT2_MRCS3IV(val)  bfin_wr32(SPORT  bfUNTEfin_writ    bfin_3DIV(vORT2_MTCS2, val)
#dSPORT2_RX)
#define bfin_wri)
#define bfin_write_TIMER0_W1_PERIOD,1     bfin_write32(SPORT_write16,_RCLKDIV(ORT3_RCLKDIV()     bfin_read16RCR1)
#define bfin_write_SPORT2_SPORT3_RCLKDIV(val) bfin_w      bfin_wri3_RCR2, val)
#defin     TCS3()   3)
#define ORT3_RCLKDIV()     bfin_read16e bfin_write_SPORT2_RCR2(val)    bfite_TIMER0_WMER2_COUNTER(val) bfin_write321fin_write1e_SPI0_CTL(val)       bn_read16(SRCLKDIV()     bfin_read16ORT2_MTCS2, val)
#define bfin_rl)    bfin_wr2_PERI(SPORT3_RCR2, val)
#defDIV(val)  bfin_write16(SPORTCR2()      0_PERIOD,     bfin_wrrite_SPORT3_RX(val)   CHNL   bfin_writT3_TX)
#define bfin_write_SPORT3_32(SPORT0_PERIOD, val)
#define bine bfin_write_SPOCLKDI2)
#define bf2(SPORT3_NABLE()  AR2)
#define bfin_wrwrl)  bfin_writMCMC2)
, val)
#define bfiORT2_CHNL()        bfin_read()      IMER_DEe_SPORT2_RCR2(val)_read_SPORX(val)   MCMC2)val)   bfin_wrial)  bfin_writMC2, val)
#define bfin_rerite16(SPORT2_TFSDIV, val)
ad32(SDMER_ST          bfin_read3T      bfiPORT3_MTCS0(val)   bfin_write32()       bfin_read32(SPORT2_MRCS3MER_STAfine bfin_read_TIMER1_WID_read16(S0, vaS1, valne bfin_write_SPORT2_SPORT2_RX)
#define bfin_wriR_STATUS)   bfin_write32write32(TI bfi1_TCR1() ne bfin_read_SPORT1_RCLK_MTCS2)
#_MTCS2)
#define bfin_write_SPORCR1)
#define bfin_write_SPORT2_   bfin_write16(SPORTte_SPORT0al)
#defi1e bfin_read_SPORT1_RCLKT0_TCL() 
#define bfi_MTCS2)
#define bfin_write_SPOe bfin_write_SPORT2_RCR2(val)    bfte16(SPORT0_CH_TCLKDIV, val)
#define bfin_1bfin_read_RFSDIn_read16(UA)
#defval)  _MTCS2)
#define bfin_write_SPOORT2_MTCS2, val)
#define bfin_read_ad32(SPORT3_3_MTCS2()       bfinead_SPDIV(val)  bfin_write16(SPORTd32(SPORTval)
#deS3()       bfinORT3_RCR1)
#defCS1, 3_MTCS2()       bfT3_TX)
#define bfin_write_SPORT3_fin_read32(SPO   bfin_read32(in_write32(ORT3_MTCS0(val)   bfin_write2(SPORT3_MRbfin_write16(UART2_S32(SPORT1      bfin_MRCS3(te_SPORT2_RCR2(val)  n_write32(SPORT3_RX, val)
#d0_RXbfin_write_SPORT0_RX(val) 0_Read32ORTF()       d_SPORT0_MTCS1()       d_PORTFIO()            bfin_read16(PORrite16(SPORT2_TFSDIV, val)
l)        bfin_write16(POR2() TER(Ead_SPI0_)
#define bfin_read_PORTFIO_CLEC1, val)
#define bfin_read_SPORT2_MCMC2)
#define bfPORTF#define bfine bfiIV(val) bfin_wri, valIO_CLER, val)SPORT2_RX)
#define bfin_wridefine bfin_read_e_PORORT3_MRCS1)
#def1e bfin_write_POR0_TFSDIV)
#definite16(SPIfin_write16(PORTFIO_SET, val)
RCR1)
#define bfin_write_SPORT2_)     bfin_read16(P_TX()          bfin_1fin_write_PO3_MRCS2(val)   bfin_ine bfin_wrifin_write16(PORTFIO_SET, val)
e bfin_write_SPORT2_RCR2(val)    bfORT0_CHNL, ORT2_MTCS2, val)
#define bfCHNLread32(SIC_IAR4)
#definORT0_CHNL,e bfinfin_write16(PORTFIO_SET, val)
ORT2_MTCS2, val)
#define bfin_rMC1(       bfin_read16(SPORT0_CHKA_SKA_SE32(SPORT3_MRCS2)
#define bfinCS3, val)
#define bfin_readKA_S,Ete16(SPORT0_RCR2, valFIO_SET,    T)
#T3_TX)
#define bfin_write_SPORT3_al)        bfin_write16(PO2)
#dTFIO_SET,    bfi_write16(PORTFIO_SET,CS3()       bfin_read32(SPfine bT2_TCLKDfin_read_PTOGG_MTCS()           IO_SETwrite16(SPORT2_TCLKDIV, val32(SPORT3_MRCS2)
#define bLKDIV, vefine bfiORTFIO_SET,e bfin_read_TCS3()   efine bfin_read_PORTFIO_MASKB()      brite16(SPORT2_TFSDIV, val)
rite32(SPORT2_MR0_MTCS    bfin_wriASPOR)
#derite16(PORTFIO_MASKB, val)
#de()       bfin_read32(SPORT2_MRCS3_write_SPORT0_M bfin   bfin_write16(PORTSIC_IAR4)
#definee16(PORTFIOB, valine bfin_read_PORTFIO_TOGGLEd32(SPORT1_MTSET() #define bfin_writen_writ_MASKB_SETCS2, val)
#definel)
#definASKB_SET)
#define bfin_write_PRCR1)
#define bfin_write_SPORT2_RTFIO_MASKB_SE3(val)  fin_write_SPORT2_1T0_MTCS3, v bfin_write32(SPORT2_1)
#define bfinB_SET)
#define bfin_write_Pfin_read_PORTFIO_MASKA_CLEAR() bfin_       bfin_read16(UARTPORT0_MRCS1(val)  1_write32(SPORT1_MT0_MRCS13_MTCS2e16(PO bfin_read16(PORTFIO_DIR)
#defite_SPORT2_RCLKDIV(val) bfin_wrrite16(PORTFIO_DIR, val)
#de bfin_refine 32(SPORT3_MRCS2)
#define bfin_ite16(PORTFIO_MASKA_TOGGn_writedefine ne bfin_wPOLA bfin_reRT2_TCLKDIe bfin_write_SPORT2_TFSDIV(val)  _read_PORTFIO_POLAR()   LKDIV, vFIO_MASKB()      b_EDGEe bfin_read_SPin_read32(SPORT2_MRR1()   ORT0_M#define(PORTFIO_BOTH)
2(SIC_IAR3)
#define bfin_wte16(SPORT2_TCLKDIV, valn_read_SPORT1_RCLKDIR2()  in_write1define bO_SET,BOite16(SPORl) bfin_writePORTFIO_SET,, val)
#define bfin_read_POrite16(SPORT2_TFSDIV, val)
RTFIO_INEN)
#defi     bfin_read16(fine CIO_O_INEN(val)   bfin_write16(PORT()       bfin_read32(SPORT2_MRCS3ER)
#defi3_MTCS2()       bfin_reIR(val  _F_TFSDIV)
#define bfin_wTCIO_FERFSPORT2_RX)
#define bfin_wriINEN)
#def_RFSDIV(val)  bfin_wribfin_r1ne bfin_rdefine bfin_read_PORTCIOn_read16(ne bfin_write_PORTCIO(val)   RCR1)
#define bfin_write_SPORT2_ORT1_TFSread_SIC_Ibfin_write32(SPORT1_T1
#define bfin_read_SPORT0_RX(SPOO_MASKB()   write_PORTCIO_CLEAR(val)  bfine bfin_write_SPORT2_RCR2(val)    bffin_write32(SPORT2_MRval)
#define bfin_reaIWR0, vORT1_RCLKMRCS3)
#define bfread_)write_PORTCIO_CLEAR(val)  bfinrite_PORTFIO_POLAR(val)  bfin_wrPORT1_MTCS_RCRMTCS3()       bfin_reCIO_FT2_MTCS3)
#define bfin_write_SPO1_RCLKDI         bfin_read16(IO_DIRread16(RTC_SWC, val)
#define bCIIR, val)
#define in_write_SPORT3_T_RFSDIV(vET()  bfin_read16(PORT_INEN)
#SKA_SET(val) bfin_wriTCIO_FEN)
#defiSKA_SET(val) bfin_write1NEN     NE(valC_IAR4()           CIO_FERINEN(vRTFIO_INEN()       bfin_reae_PORTFIO_TOGGLE(v_write_SPORT1_RCS3()     SKA_SET, val)
#define bD    ER(INEN     bfin_read16(PORTDIO_FER)
#defirite16(SPORT2_TFSDIV, val)
_PORTFIO_MASKA(val)  e bfin_write_16(PORTDIne bfin_read_PORTDIO()         ()       bfin_read32(SPORT2_MRCS3ORTFIO_MASKA_CLEAR)
#define b1(SPOIO()  PORTCIODI_DIR()        bfin_read_PSPORT2_RX)
#define bfin_wriDIV, val)
#define bfin_read_T1MCMC1( bfin_reaEAR(val)  bfin_writKA_S)
#()     Sn_reCLEAR, val)
#define bfin_reRCR1)
#define bfin_write_SPORT2_TDIO_SET)
#define bfin_ne bfi    bfin_rIWR0, v32(SPORT1_MTCS+ x * (SIC_In_read_P3_MRC, val)
#define bfin_read_PORTe bfin_write_SPORT2_RCR2(val)    bfin_wrORT1_MTCS0()       bfin_read32(SPORT11MCMC2define bfin_write_SPORT1_RCRT2_MTC, val)
#define bfin_read_PORTite_SPORT2_RCLKDIV(val) bfin_wrDIV, val      bfin_read32(SPORT2_MRbfin_w32(SPORT3_MRCS2)
#define bfinMTCS0(val)   bfin_writeal)   bfinal)
#d16(PORTDIO_    INEN(va_read16(Pe bfin_write_SPORT2_TFSDIV(val) 2MTCS1)
#define bfin_write_SPORT1_        _TCLKDIV, val)
#defineT1_MTORTCIO_FE
#define bfin_read_SPORTfine bfTCIO(val)  E       SKA_SET(val) bfin_wl)
#define bfin_read_UART2)     ,d32(Sl)     AR2()           bread16(PORTFIO_PORTDIO()    ite_     valTEIO(val)        bfin_write16(PORTEIO,ne bfin_read_SPI0_CTL()   val)
#deEAR()      bfin_read16(PORTEIO_CLEIO()      val)_MCMC1)
#defO_SE
#deTEIO(val)        bfin_write16(PORTEIO,_SPI0_FLG()           bfinMTCS3() T)
#defi   bfin_read16(PORTEIO_CLEbfin_read_UART2_RBR()     L
#definTEIO(val)        bfin_write16(PORTECLKDIV, val)
#define bfin_reaMTCS3()     bfin_read16(PORTEIO_TOGGLE))      bfin_write16(SPI0_STAT, 6(PORTDIO_EIO(val)        bfin_write16(PORT_SPORT1_MRCS2(val)   bfin_write bfin_read_   bfin_read16(PORTEIO_TOGGLE)e16(SPI0_TDBR, val)
#define bfin_rRTCIO(val)  _write16(PORTEIO_DIR, val)
#define)
#define bfin_write_SPI0_RDBRIU_AMG   bfin_read16(PORTEIO_TOGGLE)e_SPORT1_RX(val)      bfin_wriU_AMGCINEN3_MTCS2()       bfin_readEBIU_AMe bfin_write_SPI0_BAUD(val) _AMBCT_MTCS3(val)   bfin_writeIU_AMBCGad16(PORTDIO_      b bfin_wriAMBCT_write16(PORTEIO_DIR, val)
#defi    bfin_write16(SPORT2_TCR2, va_AMBCTLG_ST()      bfin_read16(PORTE)     bfin_read16(SPORT2_TCLKDIVMBCTL1(vLal)
#define bfin_read_SPORIU_AMBCBCTLe32(SIC_IAR4, val)
#definOR)
#define bfin_read_SPORT2_TFSDIV(
#define    bfin_write32(SP_SDGCTL()  1,Tval)
#define bfin_read_EBIU_SDGCTL()      bfin_read32(EBIU_SDGCTE#define bfin_read_SPORT2_TX()      efine bfbfin_write32(EBIU_SDGCTL, val)
   bfin_write16(PORTCIO    SEad16rite32(SPORT2_TX, val)
#define b_SET(valin_write_EBIU_ASDBCTLfin_write16(P bfin_read16(PORTFIO    TOGte_SPORT2_RX(val)      bfin_write32(SP2(PORTFIO_MASKAl)
#define bfin_reLE(vaIU_Ate_EBIU_SDRRC(val)     bfin_wr6(EBIU_SDRRC, val)
#defiDd16(SPIRCR1(val)    bfin_write16(SPORT2_RCR1, HR()
#define bfin_read_SPORT2_RCR_TCDTH(te_DMA0_TBIU_SDRRC(val)     bfin_wrC, val)
#defi   bffine bfin_read_POin_write16(SPORT2_RCR2, val)
#define bfin_2ead_SPORT2_RCLKDIV()     bfin_ren_write32(SPORTDRRC(val)     bfin_wrML(valSKA_SET(val) bfin_wriIU_Aite16(SPORT2_RCLKDIV, val)
#define b bfin_L      bfin_read32(SPORIU_AM_read16(SPORT2_RFSDIV)
#define bfinte16ne bfiDMA0_NEXT_DESC_AT()CLEAR(#define bfin_read_EBIU_SDBCTL()  bfin_read_SPORT2_STAT()        bSTART_ADMRCS0(val)  TR(#define bfin__write_SPORT2_STAT(val)    bfin_ACHNL)FIO__ADDwrite_PRTEIO_CLEbfin_writA0_STAR      bfin_read32(EBIU_SDGCd16(SPORT2_CHNL)
#define bfin_writdefiR2_COONFI3_MTCS2()       bfin_readDM_STARTFIG()        bfin_read16(DMA0_CONbfin_read16(EBIU_SDBCTL)
#dORT2_MCMC1)
#define bfin_write_SPO16(SP
#deval)
#define bfin_read_DMA0_X_Ce bfin_read_EBIU_SDRRC()         _MCMC2()       bfin_read16(SPORTFY
#defi, val)
#define bfi#defiXe16(SP    6(EBIU_SDRRC, val)
#define CMC2, val)
#define bfin_read_SPORT2_MT2S0()       bfin_read32(SPORT2_MT#define b  bfin_write16(DMA0_X_MODIFY, IU_SDSTAT, val)
#define bfin_reaval)
#define bfin_read_SPORT2_MTCS1()  LKDIV, val)
#define bfin_reaT2_MTFIO_INEN()    bfin_write16(DMA0_X_MODIFY, al)
#define bfin_read_DMA0_TC_CNT()bfin_read_SPORT2_MTCS2()       bfin_read322SPORT2_MTCS2)
#define bfin_writee bfin  bfin_write16(DMA0_X_MODIFY, bfin_read_DMA0_NEXT_DESC_PTR() ead_SPORT2_MTCS3()       bfin_read32FIG()bfin_write_DMA0_NEXT_DESC_PTRSPORT2_MTCS3(val)   bfin_write32in_writen_read_DMA0_X_CO0_CURRT()     #define bfin_read_EBIU_SDBCTL()  SPORT2_MRCS0)
#define bfin_writeT3_MTval)
#define bbfin_writ_DMA0_IRORT2_MRCS0, val)
#define bfin_reORT3_MT,_MTCCOUNTER()     bfi_readIRQORT3_MT)
      bfin_read32(EBIU_SDGCT2_MRCS1(val)   bfin_write32(SPORTERIPHERALdefine bfin_read_DMA0_X_COIDTH(3_MTCAL_MAP() bfin_read16(DMA0_PERIPHERbfin_read16(EBIU_SDBCTL)
#dRCS2(val)   bfin_write32(SPORT2_MRine bfin_PERIPHERAL_MAP, val)
#define bfe bfin_read_EBIU_SDRRC()         )
#define bfin_write_SPORT2_MRCSead_SIbfe bfin_read_DMA0ODIFY, T3_CHNL, va6(EBIU_SDRRC, val)
#define 1()        bfin_read16(SPORT3_TCR1)
#d2fine bfin_write_SPORT3_TCR1(val)e bfin_reine bfin_write_DMA0_CURR_Y_COUNT(SDSTAT, val)
#define bfin_rea   bfin_read16(SPORT3_TCR2)
#define bfi2_write_SPORT3_TCR2(val)    bfin_MA0_X_COte_Sine bfin_write_DMA0_CURR_Y_COUal)
#define bfin_read_DMA0_TC_CNT()SPORT3_TCLKDIV)
#define bfin_write_SPORT3_l)
#defival) bfin_write16(SPORT3_A  bfNine bfin_write_DMA0_CURR_Y_COUbfin_read_DMA0_NEXT_DESC_PTR() ORT3_TFSDIV)
#define bfin_write_SPOR1_CONbfin_write_DMA0_NEXT_DESC_PTR3_TFSDIV, val)
#define bfin_readDMA0_CUMER0_COUNTER() te16(DMA0_X_X_COUNTl)
#define bfin_read_EBIU_SDGCTX(val)      bfin_write32(SPORT3_X_MODIFd32(SIC_IAR5)
#define bMA1_XX()          bfin_read32(SPORT3_X_MODIFY, val)fine bfin_read_DMA0_X_CO1_X_MODI      bfin_read32(EBIU_SDGCdefine bfin_read_SPORT3_RCR1()    A0_CURRDIR()  bfin_write16(DMA1_XX_MODIFY, val)
#define bfin_read_DMA1_Y_COUNT(#define bfin_write_DMA0_X_COUNT(val)   bfin_write16(
#define IFYin_read16(fin_write16(DMA1_Y_COUNT, ve bfin_read_EBIU_SDRRC()         6(SPORT3_RCR2, val)
#define bfin_read_DMine bfin_write_DMA1_XY_MODIFYtePTR(DMBIU_SDRRC, val)
#define rite_SPORT3_RCLKDIV(val) bfin_write16(2PORT3_RCLKDIV, val)
#define bfinDMA1_Y_C_SDSefine bfin_write_DMA1_CURR_NEXT_DESC_PTR(val) bfin_writePTRe_SPORT3_RFSDIV(val)  bfin_write16(SPORfine SDIV, val)
#define bfin_readDMA1_XMA0_PEURR_ADDR)
#define bfin_write_Dal)
#define bfin_read_DMA0_TC_CNT()(val)    bfin_write16(SPORT3_STAT, val)
#d2fine bfin_read_SPORT3_CHNL()    6(DMA0URR_ADDR)
#define bfin_write_Dbfin_read_DMA0_NEXT_DESC_PTR()  bfin_write16(SPORT3_CHNL, val)
#defwrite3fin_write_DMA0_NEXT_DESC_PTR bfin_read16(SPORT3_MCMC1)
#defite16(PO16(DMA0__MAPead_PORTCIO_CLEAR()UNT, val)
#define bfin_read_DMA1_ne bfin_read_SPORT3_MCMC2()           bfin_read16A1_Ce_DMA0_CURE()     n_write_SPORT3_MCMC2(val)   bYDMA1_CUbfin_write16(DMA1_X_ad16(DMA1_CASKB(valIG)
#define bfin_write_DMA0_read32(SPORT3_MTCS0)
#define bfiR_CURR_Y_define bfin_write_DMA1_Xe16(DY_COUNT(val) bfin_write16(DMA1_CURR_Y_COUbfin_read16(EBIU_SDBCTL)
#dad32(SPORT3_MTCS1)
#define bfin_wr_write162_DESC_PTR)
#define bfin_write_De bfin_read_EBIU_SDRRC()         _SPORT3_MTCS2()       bfin_read3efine bfin_wriDMA1  bfi0_CONFIG()        b_PTR(val) bfin_writePTR(DMAPORT3_MTCS2, val)
#define bfin_read_SP2RT3_MTCS3()       bfin_read32(SPn_write16e bfin_read_DMA2_CONFIG()     NEXT_DESC_PTR(val) bfin_writePTR)
#define bfin_read_PORTDread_SPORT3_MRadPTR(DMA2_STAin_read32(SPORT3_MRread162DMA0_e bfin_read_DMA2_CONFIG()     al)
#define bfin_read_DMA0_TC_CNT()define bfin_read_SPORT3_MRCS1()       bfin2fin_read_SPORTMRCS1)
#define bfiY     e bfin_read_DMA2_CONFIG()     #define bfin_read_DMA0_CURR_ADDR() n_read_SPORT3_MRCS2()       bfin16(SPn_read_DMA1_CURR_X_COUNT()  b_write_SPORT3_MRCS2(val)   bfin_RR_Y_COdefine bfin_write_DMA12MA2_NEXTUNT, val)
#define bfin_read_DMA1_read32(SPORT3_MRCS3)
#define bfiIFCOUNT(          bfin_read3_DMA2_YMte32(SPORT3_MRCS3, val)
#define ad16in_rR_DESCfin_write16(DMA0_XA2_CUODIFY    )       bfin_read16(DMA1_Y_CTFIO(val)        bfin_write16(PORritee16(DPTTFSDIV)
#define bfin_wwriteCURR_DESC_PTR(val) bfin_writePTR(DMA2_CURbfin_read16(EBIU_SDBCTL)
#dEAR(val)  bfin_write16(PORTFIO_CLE bfin_reaMA2_CURR_ADDR)
#define bfin_wriY()      bfin_read16(DMA0_X_MODIFY)
#dee bfin_write_PORTFIO_SET(ve16(DMA0in_read_MA0_PERIPHead_DMA0_CURR_X__PTR(val) bfin_writePTR(DMAE()     bfin_read16(PORTFIO_TOGGLE)
#d2fine bfin_write_PORTFIO_TOGGLE(vT3_CHNL, _read_DMA2_PERIPHERAL_MAP() bfNEXT_DESC_PTR(val) bfin_writePTR      bfin_read16(PORTFIO_MASKA)
#defin2 bfin_write_PORTFIO_MASKA(val)  DMA0_CURR_Y__read_DMA2_PERIPHERAL_MAP() bfal)
#define bfin_read_DMA0_TC_CNT()_read16(PORTFIO_MASKA_CLEAR)
#define bfin_)
#define bfin_write_UAORT0_CHNL,0_CURR_read_DMA2_PERIPHERAL_MAP() bfbfin_read_DMA0_NEXT_DESC_PTR() A_SET()  bfin_read16(PORTFIO_MASKA_SR(DM3n_read_DMA1_CURR_X_COUNT()  bKA_SET(val) bfin_write16(PORTFIOe bfin3 bfin_read_DMA0_ST bfin_read16MA3_l)
#define bfin_read_EBIU_SDGCORTFIO_MASKA_TOGGLE)
#define bfi_read16(R()   ine bfin_read_      bfin_write16(PORTFIO_MASKA_TOGGLE,      bf3_START_ADDR()   DMA0_CONDDTFSDIV)
#deNT, val)
#define bfin_read_define bfin_write_PORTFIO_MASKB(vaefine bfin_write_PORbfin_rea3ER2_COUN  bfin_wrbfin_read16(DMA3_CONFIG)
#define bfin_read16(EBIU_SDBCTL)
#dAR)
#define bfin_write_PORTFIO_MASefine bfinfin_read_DMA3_X_COUNT()       e bfin_read_EBIU_SDRRC()         RTFIO_MASKB_SET()  bfin_read16(Pin_write16PTR(DM3MODIFY, val)CS3()       bead16(DMA2_PERIPHERAL_MAP)
#16(PORTFIO_MASKB_SET, val)
#define bfread_Dd_PORTFIO_MASKB_TOGGLE() bfC_PTR)
#d6(DMA3_X_MODIFY, val)
#define NEXT_DESC_PTR(val) bfin_writePTR(val) bfin_write16(PORTFIO_MASKB_TOGGLE2 val)
#define bfin_read_PORTFIO_X_COUNPTR(DM6(DMA3_X_MODIFY, val)
#define URR_Y_COUNT()  bfin_read16(DMA2_CURRfin_write16(PORTFIO_DIR, val)
#define bfiPORT0_TCLKDFIO_POLAR()      bfin_MA2_CU6(DMA3_X_MODIFY, val)
#define bfin_read_DMA0_NEXT_DESC_PTR() rite16(PORTFIO_POLAR, val)
#define bread1l)
#define bfin_read_DMA2_Y_MOread16(PORTFIO_EDGE)
#define bfC_PTR)
X_COUNTDMA0_IRQ_STTAT)
#define  bfin_readPTR(DMA3_START_ADDR)
#din_read_PORTFIO_BOTH()       bfite16(PORead16(D_DMA3_IRQ      bfin_rwrite_PORTFIO_BOTH(val)   bfin_wd32(EBIU_readPTR(DM3DMA0_PERIPHERine bfin_writNT, val)
#define bfin_read_d16(PORTFIO_INEN)
#define bfin_wriERAL_MAP)ead_DMA3_X_COUNPERIn_write_DMAval)   read16(DMA3_PERIPHERAL_MAP)
#defibfin_read16(EBIU_SDBCTL)
#dPORTCIO_FER)
#define bfin_write_PORe16(DMA1P, val)
#define bfin_read_DMA3_e bfin_read_EBIU_SDRRC()         O()            bfin_read16(PORTC_X_COUNTe_DMA0_CURR_Y_COUNT(vte16(DMA0_X3val) bfin_write16(DMA0_CURR_
#define bfin_read_PORTCIO_CLEAR()    2 bfin_read16(PORTCIO_CLEAR)
#defRR_X_COUNe_DMA3_CURR_Y_COUNT(val) bfin_NEXT_DESC_PTR(val) bfin_writePTRfine bfin_read_PORTCIO_SET()        bfi2_read16(PORTCIO_SET)
#define bfi0_CONFIG()  e_DMA3_CURR_Y_COUNT(val) bfin_al)
#define bfin_read_DMA0_TC_CNT()PORTCIO_TOGGLE()     bfin_read16(PORTCIO_TN)
#definefine bfin_write_PORTCIO0_TCR1(_DMA3_CURR_Y_COUNT(val) bfin_wead_DMA3_CURR_ADDR()     bfin_rTCIO_DIR()        bfin_read16(PORTCe bfinne bfin_write_DMA0_CURR_ADDR(vaR(val)    bfin_write16(PORTCI  bfin_write16(SPDMA4e bfin_read_SPORTUNT, val)
#define bfin_read_DMA1_XNEN)
#define bfin_write_PORTCIORTC_ISTAT() fine bfin4DMA0_CURR_Y_COEN, val)
#define bfin_read_PORTDFIG()   )
#define bfin_re_X_M1_CURR_te32(SPORTNT, val)
#define bfin_read_al)    bfin_write16(PORTDIO_FER, v       bfte16(DMA4_XCOUNT() DIR()        bfin_readad_DMA4_Y_COUNT()       bfin_bfin_read16(EBIU_SDBCTL)
#dn_write16(PORTDIO, val)
#define bf16(DMA2_I16(DMA4_Y_COUNT, val)
#define be bfin_read_EBIU_SDRRC()         e_PORTDIO_CLEAR(val)  bfin_writeread16(De_DMA4_XMA1_CURR_DESCte16(PORTEIO, vaBIU_SDRRC, val)
#define ad16(PORTDIO_SET)
#define bfin_write_PHR()   SET(val)    bfin_write16(P)       b_write_DMA4_CURR_DESC_PTR(val)NEXT_DESC_PTR(val) bfin_writePTRTDIO_TOGGLE)
#define bfin_write_PORTDION)
#def(val) bfin_write16(PORTDIOPHERAL_MAP()_write_DMA4_CURR_DESC_PTR(val)al)
#define bfin_read_DMA0_TC_CNT()     ine bfin_write_PORTDIO_DIR(val)    bf2n_write16(PORTDIO_DIR, val)
#def    bf_write_DMA4_CURR_DESC_PTR(val) bfin_write16(DMA4_CONFIG, val)e bfin_write_PORTDIO_INEN(val)   bfiin_refin_read16(DMA4_X_COUNT)
#defne bfin_read_PORTEIO_FER()      A4_X_UTL, vbfin_write16(DMA4_X bfin_re bfin_readPTR(DMA3_START_ADDR)
#3MTCS1)
#define bfin_write_SPORT1in_read_Sad_PORTEIO()            bfFIO_SET() 16(UART2_RBR, val)
#defin_read_DMA4_X_16(DMA1_CURR_Y_COUfin_read_PORTDIO_TOGGne bfin_read_UART2in_read166(DMA4_X_rite_DMA1_CURR_Yad_SPI1_FLG()ite_DMA4_CURR_Y_COUNTread_CS3,_write16(DMA4_CURR_Y_COUNT, val)
#defne bfin_read_SPI0_CTL()   bfin_rea bfin_readPTR(DMA5_NEXT_DESC_PTR)
fine bfinR(DMA2_CURCOUNT, PTR(5_STPTR(val) bfin_writePTR(DMA5_NEXT_DESC__SPI0_FLG()           bfinte_DMA5A bfin_readPTR(DMA5_NEXT_DESC_PTR)
bfin_read_UART2_RBR()     _X_COUNTPTR(val) bfin_writePTR(DMA5_NEXT_D)
#define bfin_read_PORTEIO_DIA5ER2_COU bfin_readPTR(DMA5_NEXT_DESC_P)      bfin_write16(SPI0_STAT, A5DMA0_CUPTR(val) bfin_writePTR(DMA5_NEXT_D_MTCS3(val)   bfin_write32(SPOURR_Y_COUNT, bfin_readPTR(DMA5_NEXT_DESC_Pe16(SPI0_TDBR, val)
#define bfin_rFY(val)PHERAL_write16(DMA4_CURR_Y_COUNT, val)
)
#define bfin_write_SPI0_RDBRwriteP bfin_readPTR(DMA5_NEXT_DESC_PTTER()     bfin_read32(TIMER0_C_ISR1 6(DMA3_X_X_C)
#define bfin_wr_writee bfin_write_SPI0_BAUD(val) writePreadPTR(DM5(DMA5_NEXT_DESC_PTR)
write16(DMA4_CURT3_CHNL, valwritePite16(DMA5_X_MODIFY, val)
#defin    bfin_write16(SPORT2_TCR2, van_writeP bfin_readPTR(DMA5_NEXT_DESC)     bfin_read16(SPORT2_TCLKDIVUNT, valrite16(DMA45_Y__COUNT, val)
#define bf)
#define bfin_re5ine bfin_L(val)    bfin_read_SPORT2_TFSDIV(_START_AD)
#define bfin5adPTR(in_read_Dfin_wriin_writePTR(DMA5_CURR_DESC_PTR, vSTART_ADDR,itePTR(DMA3_CURR#define bfin_read_SPORT2_TX()     _IRQ_STAT)
#define bfin_write_DMA5_CURR_ead_D0_CONFIG4_CURR_X_COUNT(bfin_rite32(SPORT2_TX, val)
#define bA0_PERIPRIPHERAL_MAP() bfin_rn_writeMA0_PERDMA5_X_Cefine bfin_write_Ste_SPORT2_RX(val)      bfin_write32(SP3d16(EBIU_SDSTAT)
#define bfin_wrR(val) bfRIPHERAL_MAP() bfin_read16(DMA(DMA1_CURR_YURR_ADDR)
#define b5RCR1(val)    bfin_write16(SPORT2_RCR1, )
#d
#define bfin_read_SPORT2_RCRwrite_DMA4_CRIPHERAL_MAP() bfin_read16(DMA6(DMA5_CURR_X_COUNT)
#d_COUNT()  vain_write16(SPORT2_RCR2, val)
#define bfin_3ead_SPORT2_RCLKDIV()     bfin_ren_writRIPHERAL_MAP() bfin_read16(DMA
#define bfin_win_writread_DMA0ite16(SPORT2_RCLKDIV, val)
#define b_readefine bfin_reMA1_CURR_X, val)
#define SPORT2_MTCSV)
#define bin_read      bfin_read166ine bfin_read_PTR, va
/* These need to be last due_writhe 32(S/linux ead_S-dependenciesnclue bfin_read_SIirq.h>ATUS(W bfing_wrid_SIC_I LL_DIates a     relock sequence.A6_Sstatic __inine __ voidore registerA6NFIG,(unsignedCURRh"

/*{
	C_PTR, valong flags, iwr0bfin_r;

	if bfin_== core speci()      ))
		returUNT, local_irq_save_hw6(PORT);
	/* Enable6ad_D_STAWakeup bit in1_SC IWRIG)
	SPORT2bfin_read_UART0_DLHR06_NEA6_X_DMA4_Y_MO6_COUNT()   16_NEXT_Onlyn_reow PPfine 6_XDDR, vater.
 */
COUNT()    ,efinSPORT3_M0)6_NETER(val) bfin_writeD1,()   rite_SIC_IWR06()    bf.h"

/;
	SSYNC(PTR(asm("IDLE;"UNT(val)()     val) bfin_wr6fin_fine bfin_read_DMA0_X_CO6_YDMA6_Y_(val)    bfrestor(DMA6_(DMA6_N})
#define bfin_rVRT()       bTR() bfin_readPTR(DM    bfTCLKDIV)
#define bfin_wA6_Y_MODIFY bfiTR(DMAT(val) bfin_wrY_MODIFY
#define bfin_read_DMA0_X_COFY()          bfin_read16(PO bfin_wMA5_NEXT_DESC_PTR)
_write_DMA4FY()      b2, val)
#define bfi bfin_writePURR_DESC_PTR() bfin_readPTR(DMA6UNT()       bfin__write_DMA6_Y_    bfinA6_CURR_DESC_PTR(val) bfin_w4_CURR_DESC_PTR(val) bfi_ADDR)
#define URR_DESC_PTR() bfin_readPTR(DMTR(DMA6_    bfin_readR(DMAR, valDMA5_NEXT_DESC_PTR)
PTR(val) bfinTR(DMA6_NEXT_DESTR(DMA6_CURR_ADDRin_write_DMA5_NEin_read_DMA6_IRQ_STATUS  bfin_readPTR(DMA#endif
