Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 12 11:43:07 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file n_bit_LFSR_timing_summary_routed.rpt -pb n_bit_LFSR_timing_summary_routed.pb -rpx n_bit_LFSR_timing_summary_routed.rpx -warn_on_violation
| Design       : n_bit_LFSR
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFFs[2].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.785ns  (logic 2.561ns (67.682%)  route 1.223ns (32.318%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[2].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFFs[2].DFF/Q_reg/Q
                         net (fo=2, routed)           1.223     1.564    data_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.220     3.785 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.785    data_out[2]
    V13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 2.558ns (67.812%)  route 1.214ns (32.188%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[1].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           1.214     1.555    data_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.217     3.772 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.772    data_out[1]
    V14                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 2.562ns (69.831%)  route 1.107ns (30.169%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  DFF_first/Q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFF_first/Q_reg/Q
                         net (fo=2, routed)           1.107     1.448    data_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.221     3.669 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.669    data_out[3]
    U16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[0].DFF/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 2.564ns (70.058%)  route 1.096ns (29.942%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  DFFs[0].DFF/Q_reg_lopt_replica/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFFs[0].DFF/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.096     1.437    lopt
    U14                  OBUF (Prop_obuf_I_O)         2.223     3.659 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.659    data_out[0]
    U14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed_in
                            (input port)
  Destination:            DFF_first/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.893ns  (logic 0.881ns (46.526%)  route 1.012ns (53.474%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  seed_in (IN)
                         net (fo=0)                   0.000     0.000    seed_in
    W14                  IBUF (Prop_ibuf_I_O)         0.784     0.784 r  seed_in_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.796    MUX/seed_in_IBUF
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.097     1.893 r  MUX/out0/O
                         net (fo=1, routed)           0.000     1.893    DFF_first/mux_out
    SLICE_X0Y3           FDRE                                         r  DFF_first/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[2].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.831ns  (logic 0.341ns (41.031%)  route 0.490ns (58.969%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  DFF_first/Q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFF_first/Q_reg/Q
                         net (fo=2, routed)           0.490     0.831    DFFs[2].DFF/Q_reg_0[0]
    SLICE_X0Y2           FDRE                                         r  DFFs[2].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[2].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[1].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.719ns  (logic 0.341ns (47.409%)  route 0.378ns (52.591%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[2].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFFs[2].DFF/Q_reg/Q
                         net (fo=2, routed)           0.378     0.719    DFFs[1].DFF/Q_reg_0[0]
    SLICE_X0Y2           FDRE                                         r  DFFs[1].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[0].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.601ns  (logic 0.341ns (56.741%)  route 0.260ns (43.259%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[1].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.260     0.601    DFFs[0].DFF/Q_reg_0[0]
    SLICE_X0Y3           FDRE                                         r  DFFs[0].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[0].DFF/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.601ns  (logic 0.341ns (56.741%)  route 0.260ns (43.259%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[1].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.341     0.341 r  DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.260     0.601    DFFs[0].DFF/Q_reg_0[0]
    SLICE_X0Y0           FDRE                                         r  DFFs[0].DFF/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFFs[0].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFF_first/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  DFFs[0].DFF/Q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DFFs[0].DFF/Q_reg/Q
                         net (fo=1, routed)           0.056     0.184    MUX/data_out[0]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.099     0.283 r  MUX/out0/O
                         net (fo=1, routed)           0.000     0.283    DFF_first/mux_out
    SLICE_X0Y3           FDRE                                         r  DFF_first/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[0].DFF/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.478%)  route 0.144ns (50.522%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[1].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.144     0.285    DFFs[0].DFF/Q_reg_0[0]
    SLICE_X0Y0           FDRE                                         r  DFFs[0].DFF/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[0].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.962%)  route 0.147ns (51.038%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[1].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.147     0.288    DFFs[0].DFF/Q_reg_0[0]
    SLICE_X0Y3           FDRE                                         r  DFFs[0].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[2].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[1].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.952%)  route 0.187ns (57.048%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[2].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFs[2].DFF/Q_reg/Q
                         net (fo=2, routed)           0.187     0.328    DFFs[1].DFF/Q_reg_0[0]
    SLICE_X0Y2           FDRE                                         r  DFFs[1].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFs[2].DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.328%)  route 0.309ns (68.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  DFF_first/Q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFF_first/Q_reg/Q
                         net (fo=2, routed)           0.309     0.450    DFFs[2].DFF/Q_reg_0[0]
    SLICE_X0Y2           FDRE                                         r  DFFs[2].DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[0].DFF/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 1.257ns (82.073%)  route 0.275ns (17.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  DFFs[0].DFF/Q_reg_lopt_replica/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFs[0].DFF/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.275     0.416    lopt
    U14                  OBUF (Prop_obuf_I_O)         1.116     1.532 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.532    data_out[0]
    U14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF_first/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.542ns  (logic 1.256ns (81.455%)  route 0.286ns (18.545%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  DFF_first/Q_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFF_first/Q_reg/Q
                         net (fo=2, routed)           0.286     0.427    data_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.542 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.542    data_out[3]
    U16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[1].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 1.252ns (78.187%)  route 0.349ns (21.813%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[1].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFs[1].DFF/Q_reg/Q
                         net (fo=4, routed)           0.349     0.490    data_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.601 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.601    data_out[1]
    V14                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFs[2].DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.604ns  (logic 1.255ns (78.240%)  route 0.349ns (21.760%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  DFFs[2].DFF/Q_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFs[2].DFF/Q_reg/Q
                         net (fo=2, routed)           0.349     0.490    data_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.604 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.604    data_out[2]
    V13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





