--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1059 paths analyzed, 224 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.728ns.
--------------------------------------------------------------------------------
Slack:                  16.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.332ns logic, 2.350ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (1.288ns logic, 2.350ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.285ns logic, 2.350ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.253   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (1.272ns logic, 2.350ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y25.A3      net (fanout=4)        0.832   out1
    SLICE_X10Y25.A       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y25.B6      net (fanout=1)        0.143   M_state_q_FSM_FFd4-In3
    SLICE_X10Y25.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.528ns (1.368ns logic, 2.160ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X10Y30.A1      net (fanout=2)        0.985   btn_cond/M_ctr_q[12]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.308ns logic, 2.224ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X10Y30.A2      net (fanout=2)        0.947   btn_cond/M_ctr_q[11]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.308ns logic, 2.186ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_5 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_5 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    SLICE_X9Y30.C1       net (fanout=2)        0.714   btn_cond/M_ctr_q[5]
    SLICE_X9Y30.C        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out1
    SLICE_X10Y30.B3      net (fanout=4)        0.628   out
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (1.332ns logic, 2.138ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X10Y30.A1      net (fanout=2)        0.985   btn_cond/M_ctr_q[12]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.264ns logic, 2.224ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.499ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y32.CE       net (fanout=5)        0.613   M_btn_cond_out_inv
    SLICE_X8Y32.CLK      Tceck                 0.313   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (1.332ns logic, 2.167ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X10Y30.A1      net (fanout=2)        0.985   btn_cond/M_ctr_q[12]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (1.261ns logic, 2.224ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          btn_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to btn_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X10Y30.A1      net (fanout=2)        0.985   btn_cond/M_ctr_q[12]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.253   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (1.248ns logic, 2.224ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X10Y30.A2      net (fanout=2)        0.947   btn_cond/M_ctr_q[11]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.264ns logic, 2.186ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X10Y30.A2      net (fanout=2)        0.947   btn_cond/M_ctr_q[11]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.261ns logic, 2.186ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          btn_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to btn_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X10Y30.A2      net (fanout=2)        0.947   btn_cond/M_ctr_q[11]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.253   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.248ns logic, 2.186ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.718 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y31.CE       net (fanout=5)        0.545   M_btn_cond_out_inv
    SLICE_X8Y31.CLK      Tceck                 0.313   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.332ns logic, 2.099ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_5 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_5 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    SLICE_X9Y30.C1       net (fanout=2)        0.714   btn_cond/M_ctr_q[5]
    SLICE_X9Y30.C        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out1
    SLICE_X10Y30.B3      net (fanout=4)        0.628   out
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.288ns logic, 2.138ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y32.CE       net (fanout=5)        0.613   M_btn_cond_out_inv
    SLICE_X8Y32.CLK      Tceck                 0.269   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (1.288ns logic, 2.167ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_5 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_5 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    SLICE_X9Y30.C1       net (fanout=2)        0.714   btn_cond/M_ctr_q[5]
    SLICE_X9Y30.C        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out1
    SLICE_X10Y30.B3      net (fanout=4)        0.628   out
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.285ns logic, 2.138ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  16.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y32.CE       net (fanout=5)        0.613   M_btn_cond_out_inv
    SLICE_X8Y32.CLK      Tceck                 0.266   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (1.285ns logic, 2.167ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_5 (FF)
  Destination:          btn_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_5 to btn_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    SLICE_X9Y30.C1       net (fanout=2)        0.714   btn_cond/M_ctr_q[5]
    SLICE_X9Y30.C        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out1
    SLICE_X10Y30.B3      net (fanout=4)        0.628   out
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.253   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.272ns logic, 2.138ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y32.CE       net (fanout=5)        0.613   M_btn_cond_out_inv
    SLICE_X8Y32.CLK      Tceck                 0.253   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.272ns logic, 2.167ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.718 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X9Y30.B2       net (fanout=4)        0.558   out1
    SLICE_X9Y30.B        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/M_ctr_q_0_rstpot
    SLICE_X9Y30.A5       net (fanout=1)        0.230   btn_cond/M_ctr_q_0_rstpot
    SLICE_X9Y30.CLK      Tas                   0.373   M_ctr_q_0
                                                       btn_cond/M_ctr_q_0_rstpot1
                                                       btn_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.416ns logic, 1.973ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  16.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.718 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y31.CE       net (fanout=5)        0.545   M_btn_cond_out_inv
    SLICE_X8Y31.CLK      Tceck                 0.269   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.288ns logic, 2.099ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.718 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y31.CE       net (fanout=5)        0.545   M_btn_cond_out_inv
    SLICE_X8Y31.CLK      Tceck                 0.266   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.285ns logic, 2.099ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          btn_cond/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.718 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to btn_cond/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X9Y30.D2       net (fanout=2)        1.185   btn_cond/M_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y31.CE       net (fanout=5)        0.545   M_btn_cond_out_inv
    SLICE_X8Y31.CLK      Tceck                 0.253   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.272ns logic, 2.099ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  16.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          btn_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to btn_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X10Y30.A1      net (fanout=2)        0.985   btn_cond/M_ctr_q[12]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y32.CE       net (fanout=5)        0.613   M_btn_cond_out_inv
    SLICE_X8Y32.CLK      Tceck                 0.313   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.308ns logic, 2.041ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.DQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X9Y30.D3       net (fanout=2)        0.847   btn_cond/M_ctr_q[19]
    SLICE_X9Y30.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X10Y30.B6      net (fanout=4)        0.369   out1
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.332ns logic, 2.012ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          btn_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to btn_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X10Y30.A2      net (fanout=2)        0.947   btn_cond/M_ctr_q[11]
    SLICE_X10Y30.A       Tilo                  0.235   M_last_q
                                                       btn_cond/out3
    SLICE_X10Y30.B4      net (fanout=4)        0.443   out2
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y32.CE       net (fanout=5)        0.613   M_btn_cond_out_inv
    SLICE_X8Y32.CLK      Tceck                 0.313   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.308ns logic, 2.003ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  16.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_6 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_6 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_6
    SLICE_X9Y30.C3       net (fanout=2)        0.552   btn_cond/M_ctr_q[6]
    SLICE_X9Y30.C        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out1
    SLICE_X10Y30.B3      net (fanout=4)        0.628   out
    SLICE_X10Y30.B       Tilo                  0.235   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X8Y33.CE       net (fanout=5)        0.796   M_btn_cond_out_inv
    SLICE_X8Y33.CLK      Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.332ns logic, 1.976ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.728|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1059 paths, 0 nets, and 168 connections

Design statistics:
   Minimum period:   3.728ns{1}   (Maximum frequency: 268.240MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 10 17:07:27 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



