

================================================================
== Vitis HLS Report for 'aes_invRound_Pipeline_invMixColumnsLoop'
================================================================
* Date:           Wed Apr 17 16:02:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_galois_multiplication_fu_87   |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_galois_multiplication_fu_94   |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_galois_multiplication_fu_101  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_galois_multiplication_fu_108  |galois_multiplication  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- invMixColumnsLoop  |       28|       28|         7|          7|          8|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_13 = load i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 13 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln542 = icmp_eq  i3 %i_13, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 14 'icmp' 'icmp_ln542' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln542 = add i3 %i_13, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 16 'add' 'add_ln542' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln542 = br i1 %icmp_ln542, void %for.inc15.i.split, void %_Z13invMixColumnsPh.exit.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 17 'br' 'br_ln542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln542 = zext i3 %i_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 18 'zext' 'zext_ln542' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln542" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 19 'getelementptr' 'state_addr' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 20 'load' 'cpy' <Predicate = (!icmp_ln542)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%xor_ln548 = xor i3 %i_13, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 21 'xor' 'xor_ln548' <Predicate = (!icmp_ln542)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln548 = zext i3 %xor_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 22 'zext' 'zext_ln548' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i8 %state, i64 0, i64 %zext_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 23 'getelementptr' 'state_addr_9' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%cpy_4 = load i4 %state_addr_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 24 'load' 'cpy_4' <Predicate = (!icmp_ln542)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln542 = store i3 %add_ln542, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 25 'store' 'store_ln542' <Predicate = (!icmp_ln542)> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln542)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 26 'load' 'cpy' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%cpy_4 = load i4 %state_addr_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 27 'load' 'cpy_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln548_1_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 28 'bitconcatenate' 'zext_ln548_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln548_1 = zext i4 %zext_ln548_1_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 29 'zext' 'zext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i8 %state, i64 0, i64 %zext_ln548_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 30 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%cpy_5 = load i4 %state_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 31 'load' 'cpy_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln548 = sext i3 %xor_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 32 'sext' 'sext_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln548_2 = zext i4 %sext_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 33 'zext' 'zext_ln548_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr i8 %state, i64 0, i64 %zext_ln548_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 34 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%cpy_6 = load i4 %state_addr_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 35 'load' 'cpy_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.99>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%cpy_5 = load i4 %state_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 36 'load' 'cpy_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%cpy_6 = load i4 %state_addr_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 37 'load' 'cpy_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (4.99ns)   --->   "%tmp_s = call i8 @galois_multiplication, i8 %cpy, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:570]   --->   Operation 38 'call' 'tmp_s' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (4.99ns)   --->   "%tmp_13 = call i8 @galois_multiplication, i8 %cpy_4, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:573]   --->   Operation 39 'call' 'tmp_13' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (4.99ns)   --->   "%tmp_14 = call i8 @galois_multiplication, i8 %cpy_4, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:574]   --->   Operation 40 'call' 'tmp_14' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 41 [1/1] (4.99ns)   --->   "%tmp_15 = call i8 @galois_multiplication, i8 %cpy, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:575]   --->   Operation 41 'call' 'tmp_15' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.98>
ST_4 : Operation 42 [1/1] (4.99ns)   --->   "%tmp_11 = call i8 @galois_multiplication, i8 %cpy_6, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571]   --->   Operation 42 'call' 'tmp_11' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (4.99ns)   --->   "%tmp_12 = call i8 @galois_multiplication, i8 %cpy_5, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 43 'call' 'tmp_12' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln572)   --->   "%xor_ln572_2 = xor i8 %tmp_13, i8 %tmp_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 44 'xor' 'xor_ln572_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln572)   --->   "%xor_ln572_1 = xor i8 %tmp_11, i8 %tmp_s" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 45 'xor' 'xor_ln572_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln572 = xor i8 %xor_ln572_1, i8 %xor_ln572_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 46 'xor' 'xor_ln572' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (4.99ns)   --->   "%tmp_16 = call i8 @galois_multiplication, i8 %cpy_6, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 47 'call' 'tmp_16' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (4.99ns)   --->   "%tmp_17 = call i8 @galois_multiplication, i8 %cpy_5, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:577]   --->   Operation 48 'call' 'tmp_17' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln576)   --->   "%xor_ln576_1 = xor i8 %tmp_14, i8 %tmp_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 49 'xor' 'xor_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln576)   --->   "%xor_ln576_2 = xor i8 %tmp_16, i8 %tmp_17" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 50 'xor' 'xor_ln576_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln576 = xor i8 %xor_ln576_2, i8 %xor_ln576_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 51 'xor' 'xor_ln576' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.98>
ST_5 : Operation 52 [1/1] (4.99ns)   --->   "%tmp_18 = call i8 @galois_multiplication, i8 %cpy_5, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:578]   --->   Operation 52 'call' 'tmp_18' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (4.99ns)   --->   "%tmp_19 = call i8 @galois_multiplication, i8 %cpy_4, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579]   --->   Operation 53 'call' 'tmp_19' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/1] (4.99ns)   --->   "%tmp_20 = call i8 @galois_multiplication, i8 %cpy, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 54 'call' 'tmp_20' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (4.99ns)   --->   "%tmp_21 = call i8 @galois_multiplication, i8 %cpy_6, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:581]   --->   Operation 55 'call' 'tmp_21' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580)   --->   "%xor_ln580_1 = xor i8 %tmp_19, i8 %tmp_18" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 56 'xor' 'xor_ln580_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580)   --->   "%xor_ln580_2 = xor i8 %tmp_21, i8 %tmp_20" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 57 'xor' 'xor_ln580_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln580 = xor i8 %xor_ln580_2, i8 %xor_ln580_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 58 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln572, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 59 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln576, i4 %state_addr_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 60 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.98>
ST_6 : Operation 61 [1/1] (4.99ns)   --->   "%tmp_22 = call i8 @galois_multiplication, i8 %cpy_6, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:582]   --->   Operation 61 'call' 'tmp_22' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [1/1] (4.99ns)   --->   "%tmp_23 = call i8 @galois_multiplication, i8 %cpy_5, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:583]   --->   Operation 62 'call' 'tmp_23' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/1] (4.99ns)   --->   "%tmp_24 = call i8 @galois_multiplication, i8 %cpy_4, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 63 'call' 'tmp_24' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (4.99ns)   --->   "%tmp_25 = call i8 @galois_multiplication, i8 %cpy, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:585]   --->   Operation 64 'call' 'tmp_25' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln584)   --->   "%xor_ln584_2 = xor i8 %tmp_24, i8 %tmp_25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 65 'xor' 'xor_ln584_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln584)   --->   "%xor_ln584_1 = xor i8 %tmp_22, i8 %tmp_23" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 66 'xor' 'xor_ln584_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln584 = xor i8 %xor_ln584_1, i8 %xor_ln584_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 67 'xor' 'xor_ln584' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln580, i4 %state_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 68 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:544]   --->   Operation 69 'specpipeline' 'specpipeline_ln544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537]   --->   Operation 70 'specloopname' 'specloopname_ln537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln584, i4 %state_addr_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 71 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln542 = br void %for.inc15.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 72 'br' 'br_ln542' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01000000]
store_ln0          (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
i_13               (load             ) [ 00100000]
icmp_ln542         (icmp             ) [ 01000000]
empty              (speclooptripcount) [ 00000000]
add_ln542          (add              ) [ 00000000]
br_ln542           (br               ) [ 00000000]
zext_ln542         (zext             ) [ 00000000]
state_addr         (getelementptr    ) [ 00111100]
xor_ln548          (xor              ) [ 00100000]
zext_ln548         (zext             ) [ 00000000]
state_addr_9       (getelementptr    ) [ 00111100]
store_ln542        (store            ) [ 00000000]
cpy                (load             ) [ 00011110]
cpy_4              (load             ) [ 00011110]
zext_ln548_1_cast  (bitconcatenate   ) [ 00000000]
zext_ln548_1       (zext             ) [ 00000000]
state_addr_10      (getelementptr    ) [ 00011110]
sext_ln548         (sext             ) [ 00000000]
zext_ln548_2       (zext             ) [ 00000000]
state_addr_11      (getelementptr    ) [ 00011111]
cpy_5              (load             ) [ 00001110]
cpy_6              (load             ) [ 00001110]
tmp_s              (call             ) [ 00001000]
tmp_13             (call             ) [ 00001000]
tmp_14             (call             ) [ 00001000]
tmp_15             (call             ) [ 00001000]
tmp_11             (call             ) [ 00000000]
tmp_12             (call             ) [ 00000000]
xor_ln572_2        (xor              ) [ 00000000]
xor_ln572_1        (xor              ) [ 00000000]
xor_ln572          (xor              ) [ 00000100]
tmp_16             (call             ) [ 00000000]
tmp_17             (call             ) [ 00000000]
xor_ln576_1        (xor              ) [ 00000000]
xor_ln576_2        (xor              ) [ 00000000]
xor_ln576          (xor              ) [ 00000100]
tmp_18             (call             ) [ 00000000]
tmp_19             (call             ) [ 00000000]
tmp_20             (call             ) [ 00000000]
tmp_21             (call             ) [ 00000000]
xor_ln580_1        (xor              ) [ 00000000]
xor_ln580_2        (xor              ) [ 00000000]
xor_ln580          (xor              ) [ 00000010]
store_ln557        (store            ) [ 00000000]
store_ln557        (store            ) [ 00000000]
tmp_22             (call             ) [ 00000000]
tmp_23             (call             ) [ 00000000]
tmp_24             (call             ) [ 00000000]
tmp_25             (call             ) [ 00000000]
xor_ln584_2        (xor              ) [ 00000000]
xor_ln584_1        (xor              ) [ 00000000]
xor_ln584          (xor              ) [ 00000001]
store_ln557        (store            ) [ 00000000]
specpipeline_ln544 (specpipeline     ) [ 00000000]
specloopname_ln537 (specloopname     ) [ 00000000]
store_ln557        (store            ) [ 00000000]
br_ln542           (br               ) [ 00000000]
ret_ln0            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="galois_multiplication"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="state_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="3" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="0"/>
<pin id="55" dir="0" index="1" bw="8" slack="1"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="4" slack="1"/>
<pin id="59" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="8" slack="1"/>
<pin id="61" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cpy/1 cpy_4/1 cpy_5/2 cpy_6/2 store_ln557/5 store_ln557/5 store_ln557/6 store_ln557/7 "/>
</bind>
</comp>

<comp id="63" class="1004" name="state_addr_9_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="3" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_9/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="state_addr_10_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_10/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="state_addr_11_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_11/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_galois_multiplication_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="1"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/3 tmp_11/4 tmp_18/5 tmp_22/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_galois_multiplication_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="1"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_13/3 tmp_12/4 tmp_19/5 tmp_23/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_galois_multiplication_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="1"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_14/3 tmp_16/4 tmp_20/5 tmp_24/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_galois_multiplication_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="1"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_15/3 tmp_17/4 tmp_21/5 tmp_25/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_13_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln542_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln542/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln542_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln542/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln542_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln542/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="xor_ln548_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="3" slack="0"/>
<pin id="148" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln548/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln548_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln548/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln542_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln542/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln548_1_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="1"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln548_1_cast/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln548_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln548_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln548_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln548/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln548_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln548_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xor_ln572_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln572_2/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln572_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln572_1/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="xor_ln572_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln572/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xor_ln576_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="0" index="1" bw="8" slack="1"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_1/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln576_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576_2/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xor_ln576_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln576/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln580_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln580_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580_2/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xor_ln580_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln584_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln584_2/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln584_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln584_1/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln584_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln584/6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_13_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="264" class="1005" name="state_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="xor_ln548_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="1"/>
<pin id="271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln548 "/>
</bind>
</comp>

<comp id="274" class="1005" name="state_addr_9_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_9 "/>
</bind>
</comp>

<comp id="279" class="1005" name="cpy_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy "/>
</bind>
</comp>

<comp id="286" class="1005" name="cpy_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy_4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="state_addr_10_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_10 "/>
</bind>
</comp>

<comp id="298" class="1005" name="state_addr_11_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_11 "/>
</bind>
</comp>

<comp id="304" class="1005" name="cpy_5_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy_5 "/>
</bind>
</comp>

<comp id="311" class="1005" name="cpy_6_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cpy_6 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_s_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_13_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_14_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_15_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="338" class="1005" name="xor_ln572_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln572 "/>
</bind>
</comp>

<comp id="343" class="1005" name="xor_ln576_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln576 "/>
</bind>
</comp>

<comp id="348" class="1005" name="xor_ln580_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln580 "/>
</bind>
</comp>

<comp id="353" class="1005" name="xor_ln584_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln584 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="125" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="149"><net_src comp="125" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="160"><net_src comp="134" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="185"><net_src comp="94" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="87" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="181" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="205"><net_src comp="101" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="108" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="197" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="94" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="87" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="108" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="101" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="213" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="101" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="108" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="87" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="94" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="231" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="42" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="259"><net_src comp="125" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="267"><net_src comp="46" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="272"><net_src comp="145" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="277"><net_src comp="63" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="282"><net_src comp="53" pin="7"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="289"><net_src comp="53" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="295"><net_src comp="71" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="301"><net_src comp="79" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="307"><net_src comp="53" pin="7"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="314"><net_src comp="53" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="321"><net_src comp="87" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="326"><net_src comp="94" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="331"><net_src comp="101" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="336"><net_src comp="108" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="341"><net_src comp="191" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="53" pin=4"/></net>

<net id="346"><net_src comp="207" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="351"><net_src comp="225" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="356"><net_src comp="243" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="53" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {5 6 7 }
 - Input state : 
	Port: aes_invRound_Pipeline_invMixColumnsLoop : state | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_13 : 1
		icmp_ln542 : 2
		add_ln542 : 2
		br_ln542 : 3
		zext_ln542 : 2
		state_addr : 3
		cpy : 4
		xor_ln548 : 2
		zext_ln548 : 2
		state_addr_9 : 3
		cpy_4 : 4
		store_ln542 : 3
	State 2
		zext_ln548_1 : 1
		state_addr_10 : 2
		cpy_5 : 3
		zext_ln548_2 : 1
		state_addr_11 : 2
		cpy_6 : 3
	State 3
	State 4
		xor_ln572_2 : 1
		xor_ln572_1 : 1
		xor_ln572 : 1
		xor_ln576_2 : 1
		xor_ln576 : 1
	State 5
		xor_ln580_1 : 1
		xor_ln580_2 : 1
		xor_ln580 : 1
	State 6
		xor_ln584_2 : 1
		xor_ln584_1 : 1
		xor_ln584 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |  grp_galois_multiplication_fu_87 |    0    |   104   |
|   call   |  grp_galois_multiplication_fu_94 |    0    |   104   |
|          | grp_galois_multiplication_fu_101 |    0    |   104   |
|          | grp_galois_multiplication_fu_108 |    0    |   104   |
|----------|----------------------------------|---------|---------|
|          |         xor_ln548_fu_145         |    0    |    3    |
|          |        xor_ln572_2_fu_181        |    0    |    8    |
|          |        xor_ln572_1_fu_186        |    0    |    8    |
|          |         xor_ln572_fu_191         |    0    |    8    |
|          |        xor_ln576_1_fu_197        |    0    |    8    |
|          |        xor_ln576_2_fu_201        |    0    |    8    |
|    xor   |         xor_ln576_fu_207         |    0    |    8    |
|          |        xor_ln580_1_fu_213        |    0    |    8    |
|          |        xor_ln580_2_fu_219        |    0    |    8    |
|          |         xor_ln580_fu_225         |    0    |    8    |
|          |        xor_ln584_2_fu_231        |    0    |    8    |
|          |        xor_ln584_1_fu_237        |    0    |    8    |
|          |         xor_ln584_fu_243         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    add   |         add_ln542_fu_134         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln542_fu_128        |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln542_fu_140        |    0    |    0    |
|   zext   |         zext_ln548_fu_151        |    0    |    0    |
|          |        zext_ln548_1_fu_168       |    0    |    0    |
|          |        zext_ln548_2_fu_176       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|     zext_ln548_1_cast_fu_161     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln548_fu_173        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   534   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    cpy_4_reg_286    |    8   |
|    cpy_5_reg_304    |    8   |
|    cpy_6_reg_311    |    8   |
|     cpy_reg_279     |    8   |
|     i_13_reg_256    |    3   |
|      i_reg_249      |    3   |
|state_addr_10_reg_292|    4   |
|state_addr_11_reg_298|    4   |
| state_addr_9_reg_274|    4   |
|  state_addr_reg_264 |    4   |
|    tmp_13_reg_323   |    8   |
|    tmp_14_reg_328   |    8   |
|    tmp_15_reg_333   |    8   |
|    tmp_s_reg_318    |    8   |
|  xor_ln548_reg_269  |    3   |
|  xor_ln572_reg_338  |    8   |
|  xor_ln576_reg_343  |    8   |
|  xor_ln580_reg_348  |    8   |
|  xor_ln584_reg_353  |    8   |
+---------------------+--------+
|        Total        |   121  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_53         |  p0  |   5  |   4  |   20   ||    25   |
|         grp_access_fu_53         |  p1  |   2  |   8  |   16   ||    9    |
|         grp_access_fu_53         |  p2  |   5  |   0  |    0   ||    25   |
|         grp_access_fu_53         |  p4  |   2  |   4  |    8   ||    9    |
|  grp_galois_multiplication_fu_87 |  p1  |   3  |   8  |   24   ||    14   |
|  grp_galois_multiplication_fu_87 |  p2  |   2  |   4  |    8   |
|  grp_galois_multiplication_fu_94 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_galois_multiplication_fu_94 |  p2  |   3  |   4  |   12   |
| grp_galois_multiplication_fu_101 |  p1  |   3  |   8  |   24   ||    14   |
| grp_galois_multiplication_fu_101 |  p2  |   2  |   3  |    6   |
| grp_galois_multiplication_fu_108 |  p1  |   3  |   8  |   24   ||    14   |
| grp_galois_multiplication_fu_108 |  p2  |   2  |   4  |    8   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   166  ||  20.249 ||   119   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   534  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |   119  |
|  Register |    -   |   121  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   121  |   653  |
+-----------+--------+--------+--------+
