
---------- Begin Simulation Statistics ----------
final_tick                               1371769567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 756543                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752960                       # Number of bytes of host memory used
host_op_rate                                  1279539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1852.64                       # Real time elapsed on the host
host_tick_rate                              119237085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1401600552                       # Number of instructions simulated
sim_ops                                    2370525294                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.220903                       # Number of seconds simulated
sim_ticks                                220903335250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       799569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1600875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8677234                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    109789482                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     36118864                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     61962864                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     25844000                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     116593983                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2204306                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4711207                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       309297374                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      283060594                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8677787                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48492597                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30570061                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          330                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    376780378                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    301600549                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    509063036                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    386941135                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.315608                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.363720                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    239043316     61.78%     61.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54673090     14.13%     75.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     19586813      5.06%     80.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21634012      5.59%     86.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10565746      2.73%     89.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4725751      1.22%     90.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3134365      0.81%     91.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3007981      0.78%     92.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30570061      7.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    386941135                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           546802                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1221984                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       508551069                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            87554995                       # Number of loads committed
system.switch_cpus_1.commit.membars                 8                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       511349      0.10%      0.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    389862952     76.58%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          146      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           11      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           64      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           88      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          132      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     87360275     17.16%     93.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     30781208      6.05%     99.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       194720      0.04%     99.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       351748      0.07%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    509063036                       # Class of committed instruction
system.switch_cpus_1.commit.refs            118687951                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         301600549                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           509063036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.464874                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.464874                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    261931100                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1052444602                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       31432056                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       105105929                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8799234                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     34485606                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         124123658                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1717405                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          42938127                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              429593                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         116593983                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        76344852                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           425274621                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            732281763                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          946                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles          113                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         5931                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17598468                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.263903                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      7672981                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     38323170                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.657471                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    441753944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.761614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.485216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      246272809     55.75%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11427135      2.59%     58.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14646948      3.32%     61.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11257118      2.55%     64.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        9774198      2.21%     66.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       16614079      3.76%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10539582      2.39%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9719785      2.20%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      111502290     25.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    441753944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2532581                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        2324156                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 52726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10688348                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       62697525                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.658303                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          169216286                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         42937985                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     115154112                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    155721338                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           76                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        90197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     62617711                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    888116848                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    126278301                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     23519984                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    732649302                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       775377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     19889671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8799234                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     21327760                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       634879                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     12550393                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        40637                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        35818                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        15416                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     68166343                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     31484755                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        35818                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9522467                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1165881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       848269132                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           718201558                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.654626                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       555299250                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.625601                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            726735869                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1110056036                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     614734018                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.682653                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.682653                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3826595      0.51%      0.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    573937954     75.90%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          367      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          151      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           14      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         2954      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           90      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           88      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       102210      0.01%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        36549      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    130538059     17.26%     93.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     43027954      5.69%     99.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2273645      0.30%     99.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite      2422656      0.32%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    756169286                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       5877955                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     10718331                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4739319                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      9836010                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          17021969                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.022511                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      13195151     77.52%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           23      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            4      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            2      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2116650     12.43%     89.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       670462      3.94%     93.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       771193      4.53%     98.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       268482      1.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    763486705                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1966122169                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    713462239                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1257367476                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        888111401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       756169286                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         5447                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    379053811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      5726015                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         5117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    536078648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    441753944                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.711743                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.424170                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    246354570     55.77%     55.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     37051560      8.39%     64.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     33360343      7.55%     71.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22456298      5.08%     76.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     24271726      5.49%     82.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     24036646      5.44%     87.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24311138      5.50%     93.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     17402120      3.94%     97.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12509543      2.83%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    441753944                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.711539                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          76345545                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 763                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     29647716                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     16827247                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    155721338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     62617711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     310230036                       # number of misc regfile reads
system.switch_cpus_1.numCycles              441806670                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     161866922                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    647203503                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     38189599                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       46052097                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     13586590                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2422536                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2500580251                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    993388310                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1211322350                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       123345682                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     43995998                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8799234                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101689860                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      564118847                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      4916097                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1594136885                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          131                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            5                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       117735945                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1240967112                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1827161284                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4764259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       139994                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9497953                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         139994                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      2888400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       510193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      5776647                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         510193                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             509281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       396539                       # Transaction distribution
system.membus.trans_dist::CleanEvict           403030                       # Transaction distribution
system.membus.trans_dist::ReadExReq            292025                       # Transaction distribution
system.membus.trans_dist::ReadExResp           292025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        509281                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2402181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2402181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2402181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     76662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     76662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            801306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  801306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              801306                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3409441000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4359784500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1371769567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1371769567500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3984681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2227120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          771                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5906402                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           30579                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           749007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          749007                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           775                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3983907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14259900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14262217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        98688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    385107072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              385205760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3400611                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60335296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8164876                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.129936                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8024617     98.28%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 140259      1.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8164876                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6034131500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7114660500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1161499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           69                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1845369                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1845438                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           69                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1845369                       # number of overall hits
system.l2.overall_hits::total                 1845438                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          703                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2887545                       # number of demand (read+write) misses
system.l2.demand_misses::total                2888248                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          703                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2887545                       # number of overall misses
system.l2.overall_misses::total               2888248                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     68372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 123679880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     123748253000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     68372500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 123679880500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    123748253000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4732914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4733686                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4732914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4733686                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.910622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.610099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.610148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.910622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.610099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.610148                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97258.179232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 42832.191533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 42845.438827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97258.179232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 42832.191533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 42845.438827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              942736                       # number of writebacks
system.l2.writebacks::total                    942736                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2887545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2888248                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2887545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2888248                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     64862500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 109242155500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 109307018000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     64862500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 109242155500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 109307018000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.910622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.610099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.610148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.910622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.610099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.610148                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92265.291607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 37832.191533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 37845.440558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92265.291607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 37832.191533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 37845.440558                       # average overall mshr miss latency
system.l2.replacements                        2890418                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1284384                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1284384                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1284384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1284384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          771                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              771                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          771                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          771                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          525                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           525                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        30575                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30575                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        30579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            30579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000131                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000131                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        67500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        67500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000131                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16875                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       190399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                190399                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       558608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              558608                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  34210461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34210461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       749007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            749007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.745798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.745798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 61242.340783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61242.340783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       558608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         558608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  31417421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31417421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.745798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 56242.340783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56242.340783                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          703                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              703                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     68372500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68372500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.910622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97258.179232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97258.179232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     64862500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64862500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.910622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92265.291607                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92265.291607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1654970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1654970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2328937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2328937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  89469419000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89469419000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3983907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3983907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.584586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 38416.418735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38416.418735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2328937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2328937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  77824734000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77824734000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.584586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 33416.418735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 33416.418735                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9527503                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2894514                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.291573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.235810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     6.366698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     2.380959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4077.016532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.995365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2728                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78873482                       # Number of tag accesses
system.l2.tags.data_accesses                 78873482                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   9497353                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           2890418                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        9497883                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2086941                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2086941                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2086941                       # number of overall hits
system.l3.overall_hits::total                 2086941                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          702                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       800604                       # number of demand (read+write) misses
system.l3.demand_misses::total                 801306                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          702                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       800604                       # number of overall misses
system.l3.overall_misses::total                801306                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     60633000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  69803986000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      69864619000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     60633000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  69803986000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     69864619000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          702                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      2887545                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              2888247                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          702                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      2887545                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             2888247                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.277261                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.277437                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.277261                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.277437                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86371.794872                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87189.154688                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87188.438624                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86371.794872                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87189.154688                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87188.438624                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              396539                       # number of writebacks
system.l3.writebacks::total                    396539                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          702                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       800604                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            801306                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          702                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       800604                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           801306                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     53613000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  61797946000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  61851559000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     53613000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  61797946000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  61851559000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.277261                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.277437                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.277261                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.277437                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76371.794872                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77189.154688                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77188.438624                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76371.794872                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77189.154688                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77188.438624                       # average overall mshr miss latency
system.l3.replacements                        1072053                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       942736                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           942736                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       942736                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       942736                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       237709                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        237709                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            4                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       266583                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                266583                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       292025                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              292025                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  25264423000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   25264423000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       558608                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            558608                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.522773                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.522773                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86514.589504                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86514.589504                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       292025                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         292025                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  22344173000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  22344173000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.522773                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.522773                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76514.589504                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76514.589504                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      1820358                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1820358                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          702                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       508579                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          509281                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     60633000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  44539563000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  44600196000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst          702                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      2328937                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       2329639                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.218374                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.218609                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 86371.794872                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 87576.488608                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 87574.828042                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          702                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       508579                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       509281                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     53613000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  39453773000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  39507386000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.218374                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.218609                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76371.794872                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 77576.488608                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 77574.828042                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     6237601                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1104821                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.645802                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3196.459537                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       525.489463                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  5635.074195                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     2.943337                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 23408.033468                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.097548                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.016037                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.171969                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000090                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.714356                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          991                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2026                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        12480                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        17056                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  93498405                       # Number of tag accesses
system.l3.tags.data_accesses                 93498405                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   5538938                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           1072053                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        5776647                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2329639                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1339275                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2621174                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           558608                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          558608                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      2329639                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      8664898                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    245182912                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1072053                       # Total snoops (count)
system.tol3bus.snoopTraffic                  25378496                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3960304                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.128827                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.335008                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3450111     87.12%     87.12% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 510193     12.88%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3960304                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3831059500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4332372500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        44928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     51238656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           51283584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25378496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25378496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       800604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              801306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       396539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396539                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       203383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    231950577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             232153960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       203383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           203383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114885074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114885074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114885074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       203383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    231950577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            347039034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    396535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    799657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009325154750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23459                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2018665                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             373691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      801306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396539                       # Number of write requests accepted
system.mem_ctrls.readBursts                    801306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    947                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             48608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            51981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24973                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13842422000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4001795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28849153250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17295.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36045.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   376069                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  152990                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                801306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  764583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       667795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    114.699248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.732729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.817014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       523196     78.35%     78.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93496     14.00%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16519      2.47%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8147      1.22%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5770      0.86%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4140      0.62%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3213      0.48%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2901      0.43%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10413      1.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       667795                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.111386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.740989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         22896     97.60%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          416      1.77%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           81      0.35%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           25      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           16      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           14      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23459                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.902170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.864924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.139859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13728     58.52%     58.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              597      2.54%     61.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7205     30.71%     91.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1630      6.95%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              249      1.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               36      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               51222976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25376512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                51283584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25378496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       231.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    232.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  220912614000                       # Total gap between requests
system.mem_ctrls.avgGap                     184425.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        44928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     51178048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25376512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 203383.076806668541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 231676212.321923285723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114876092.618886798620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       800604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       396539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     24660750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  28824492500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5306083524000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35129.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36003.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13380987.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2435125560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1294277160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2897461980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1051114860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17437336800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      68647487730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27018469920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       120781274010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.760753                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  69546055500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7376200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 143981079750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2333023560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1240004865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2817101280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1018656900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17437336800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      67176968100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28256802240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       120279893745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.491072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  72780642250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7376200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 140746493000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358729185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    134326093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     76343451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1569398729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358729185                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    134326093                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     76343451                       # number of overall hits
system.cpu.icache.overall_hits::total      1569398729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2210                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1398                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2210                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1398                       # number of overall misses
system.cpu.icache.overall_misses::total          3608                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    112470998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112470998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    112470998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112470998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358731395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    134326093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     76344849                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1569402337                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358731395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    134326093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     76344849                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1569402337                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 80451.357654                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31172.671286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 80451.357654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31172.671286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.708333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2469                       # number of writebacks
system.cpu.icache.writebacks::total              2469                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          623                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          623                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          623                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          623                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          775                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     69595998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69595998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     69595998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69595998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89801.287742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89801.287742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89801.287742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89801.287742                       # average overall mshr miss latency
system.cpu.icache.replacements                   2469                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358729185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    134326093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     76343451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1569398729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2210                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1398                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3608                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    112470998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112470998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358731395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    134326093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     76344849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1569402337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 80451.357654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31172.671286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          623                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          623                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     69595998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69595998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89801.287742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89801.287742                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.896804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1569401713                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          525938.911863                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.661218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    24.235585                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.047335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6277612332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6277612332                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1569401713                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         2984                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1569402337                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    419596464                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     41018982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    135384111                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        595999557                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    419699556                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41018982                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    135904385                       # number of overall hits
system.cpu.dcache.overall_hits::total       596622923                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13579519                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1352538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6721335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21653392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13661502                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1352538                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6764801                       # number of overall misses
system.cpu.dcache.overall_misses::total      21778841                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  38751577500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 244225178456                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 282976755956                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  38751577500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 244225178456                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 282976755956                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433175983                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42371520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    142105446                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    617652949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433361058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42371520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    142669186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    618401764                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.047298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031921                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.047416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28651.008327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 36335.814010                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13068.472411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28651.008327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 36102.344837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12993.196284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8076722                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            728015                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              52                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.094170                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   126.980769                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     11742354                       # number of writebacks
system.cpu.dcache.writebacks::total          11742354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1977632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1977632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1977632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1977632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1352538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4743703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6096241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1352538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4763485                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6116023                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  38075308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 138986173956                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 177061482456                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  38075308500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 139528343956                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 177603652456                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.031921                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.033382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.031921                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.033388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009890                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28151.008327                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29299.088488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29044.370532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28151.008327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29291.231935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29039.075304                       # average overall mshr miss latency
system.cpu.dcache.replacements               19730840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    310665098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     34188477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    105030701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       449884276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10557059                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1047513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      5941739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17546311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  23760555000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 207115997000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 230876552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321222157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     35235990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    110972440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467430587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.053542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22682.825893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 34857.807958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13158.124919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1977614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1977614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1047513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3964125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5011638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23236798500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 102266908500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 125503707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.035722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22182.825893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 25798.103869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25042.452587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    108931366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6830505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     30353410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      146115281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3022460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       305025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       779596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4107081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  14991022500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  37109181456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52100203956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    111953826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7135530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     31133006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150222362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.042747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.025041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49146.865011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 47600.528294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12685.458104                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       305025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       779578                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1084603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  14838510000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  36719265456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  51557775456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.042747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.025040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48646.865011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 47101.464454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47536.080442                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       103092                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       520274                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        623366                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        81983                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data        43466                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       125449                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       185075                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       563740                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       748815                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.442972                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.077103                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.167530                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data        19782                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        19782                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data    542170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    542170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.035091                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026418                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 27407.238904                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27407.238904                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996583                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           616422173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19731352                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.240747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   382.406710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    47.148624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    82.441250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.746888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.092087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.161018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2493338408                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2493338408                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         616422173                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     19731352                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              618401764                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1371769567500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1024432831000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 347336736500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
