#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 19 11:44:56 2019
# Process ID: 9612
# Current directory: C:/Vivado/Pong
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15416 C:\Vivado\Pong\Pong.xpr
# Log file: C:/Vivado/Pong/vivado.log
# Journal file: C:/Vivado/Pong\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/Pong/Pong.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 844.082 ; gain = 147.094
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 6
[Sun May 19 12:00:56 2019] Launched synth_2...
Run output will be captured here: C:/Vivado/Pong/Pong.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 6
[Sun May 19 13:50:35 2019] Launched synth_2...
Run output will be captured here: C:/Vivado/Pong/Pong.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 6
[Sun May 19 13:53:03 2019] Launched synth_2...
Run output will be captured here: C:/Vivado/Pong/Pong.runs/synth_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Overkoepelend
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1020.977 ; gain = 113.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Overkoepelend' [C:/Vivado/Pong/Pong.srcs/sources_1/new/Overkoepelend.vhd:22]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Vivado/Pong/.Xil/Vivado-9612-NVS1/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'Klokje' of component 'clk_wiz_0' [C:/Vivado/Pong/Pong.srcs/sources_1/new/Overkoepelend.vhd:125]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Vivado/Pong/.Xil/Vivado-9612-NVS1/realtime/clk_wiz_0_stub.vhdl:13]
	Parameter v_max bound to: 525 - type: integer 
	Parameter h_max bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'opteller' declared at 'C:/Vivado/Pong/Pong.srcs/sources_1/new/Opteller.vhd:5' bound to instance 'teller' of component 'opteller' [C:/Vivado/Pong/Pong.srcs/sources_1/new/Overkoepelend.vhd:130]
INFO: [Synth 8-638] synthesizing module 'opteller' [C:/Vivado/Pong/Pong.srcs/sources_1/new/Opteller.vhd:14]
	Parameter h_max bound to: 800 - type: integer 
	Parameter v_max bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'opteller' (1#1) [C:/Vivado/Pong/Pong.srcs/sources_1/new/Opteller.vhd:14]
	Parameter divideby bound to: 250000 - type: integer 
INFO: [Synth 8-3491] module 'clkdivider' declared at 'C:/Vivado/Pong/Pong.srcs/sources_1/new/clkdivider.vhd:5' bound to instance 'divider' of component 'clkdivider' [C:/Vivado/Pong/Pong.srcs/sources_1/new/Overkoepelend.vhd:140]
INFO: [Synth 8-638] synthesizing module 'clkdivider' [C:/Vivado/Pong/Pong.srcs/sources_1/new/clkdivider.vhd:12]
	Parameter divideby bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdivider' (2#1) [C:/Vivado/Pong/Pong.srcs/sources_1/new/clkdivider.vhd:12]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Vivado/Pong/Pong.srcs/sources_1/new/VGA.vhd:13' bound to instance 'vga_mapping' of component 'vga' [C:/Vivado/Pong/Pong.srcs/sources_1/new/Overkoepelend.vhd:151]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Vivado/Pong/Pong.srcs/sources_1/new/VGA.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA' (3#1) [C:/Vivado/Pong/Pong.srcs/sources_1/new/VGA.vhd:35]
	Parameter max bound to: 8 - type: integer 
	Parameter maxTiental bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'intTo7Segm' declared at 'C:/Vivado/Pong/Pong.srcs/sources_1/new/intTo7Segm.vhd:5' bound to instance 'intToSegm' of component 'intTo7Segm' [C:/Vivado/Pong/Pong.srcs/sources_1/new/Overkoepelend.vhd:179]
INFO: [Synth 8-638] synthesizing module 'intTo7Segm' [C:/Vivado/Pong/Pong.srcs/sources_1/new/intTo7Segm.vhd:24]
	Parameter max bound to: 8 - type: integer 
	Parameter maxTiental bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intTo7Segm' (4#1) [C:/Vivado/Pong/Pong.srcs/sources_1/new/intTo7Segm.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Overkoepelend' (5#1) [C:/Vivado/Pong/Pong.srcs/sources_1/new/Overkoepelend.vhd:22]
WARNING: [Synth 8-3331] design intTo7Segm has unconnected port score1[4]
WARNING: [Synth 8-3331] design intTo7Segm has unconnected port score2[4]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[31]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[30]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[29]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[28]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[27]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[26]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[25]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[24]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[23]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[22]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[21]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[20]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[19]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[18]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[17]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[16]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[15]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[14]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[13]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[12]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[11]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[10]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[9]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[8]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[7]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[6]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[5]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[4]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[3]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[2]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[1]
WARNING: [Synth 8-3331] design VGA has unconnected port hbp[0]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[31]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[30]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[29]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[28]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[27]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[26]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[25]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[24]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[23]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[22]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[21]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[20]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[19]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[18]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[17]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[16]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[15]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[14]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[13]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[12]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[11]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[10]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[9]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[8]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[7]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[6]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[5]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[4]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[3]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[2]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[1]
WARNING: [Synth 8-3331] design VGA has unconnected port vbp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1066.371 ; gain = 158.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1066.371 ; gain = 158.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1066.371 ; gain = 158.777
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Vivado/Pong/Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Klokje'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado/Pong/Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Klokje/inst'
Finished Parsing XDC File [c:/Vivado/Pong/Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Klokje/inst'
Parsing XDC File [c:/Vivado/Pong/Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Klokje/inst'
Finished Parsing XDC File [c:/Vivado/Pong/Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Klokje/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vivado/Pong/Pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Overkoepelend_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Overkoepelend_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Vivado/Pong/Pong.srcs/constrs_1/imports/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Vivado/Pong/Pong.srcs/constrs_1/imports/new/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1429.816 ; gain = 522.223
26 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1429.816 ; gain = 523.305
close_design
reset_run synth_2
launch_runs synth_2 -jobs 6
[Sun May 19 15:45:50 2019] Launched synth_2...
Run output will be captured here: C:/Vivado/Pong/Pong.runs/synth_2/runme.log
launch_runs impl_2 -jobs 6
[Sun May 19 15:47:02 2019] Launched impl_2...
Run output will be captured here: C:/Vivado/Pong/Pong.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Sun May 19 15:50:17 2019] Launched impl_2...
Run output will be captured here: C:/Vivado/Pong/Pong.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 15:53:26 2019...
