# 1. Compile
vcs -sverilog -f top_filelist -full64 -kdb -debug_access+all

# 2. Run simulation (creates .txt + .fsdb)
#./simv

# 3. Check output file
# cat output_step0.txt

# 4. Launch Verdi
./simv -verdi &
