#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jan 29 11:12:08 2024
# Process ID: 2744
# Log file: D:/proj/logicproj/planAhead_run_1/planAhead.log
# Journal file: D:/proj/logicproj/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/proj/logicproj/pa.fromNetlist.tcl
# create_project -name logicproj -dir "D:/proj/logicproj/planAhead_run_1" -part xc3s400pq208-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/proj/logicproj/fightingGameForFPGA.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/proj/logicproj} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "fightingGameForFPGA.ucf" [current_fileset -constrset]
Adding file 'D:/proj/logicproj/fightingGameForFPGA.ucf' to fileset 'constrs_1'
# add_files [list {fightingGameForFPGA.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fightingGameForFPGA.ngc ...
WARNING:NetListWriters:298 - No output is written to fightingGameForFPGA.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus f2/SEG_DATA<6 : 0> on block
   fightingGameForFPGA is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fightingGameForFPGA.edif ...
ngc2edif: Total memory usage is 79928 kilobytes

Parsing EDIF File [./planAhead_run_1/logicproj.data/cache/fightingGameForFPGA_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/logicproj.data/cache/fightingGameForFPGA_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [D:/proj/logicproj/fightingGameForFPGA.ucf]
Finished Parsing UCF File [D:/proj/logicproj/fightingGameForFPGA.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5f75e7b7
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 585.688 ; gain = 104.270
startgroup
set_property package_pin P183 [get_ports {action1[2]}]
endgroup
startgroup
set_property package_pin P182 [get_ports {action1[1]}]
endgroup
startgroup
set_property package_pin P181 [get_ports {action1[0]}]
endgroup
startgroup
set_property package_pin P165 [get_ports {action2[2]}]
endgroup
startgroup
set_property package_pin P162 [get_ports {action2[1]}]
endgroup
startgroup
set_property package_pin P161 [get_ports {action2[0]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {state1[2]}]
endgroup
startgroup
set_property package_pin P50 [get_ports {state1[1]}]
endgroup
startgroup
set_property package_pin P51 [get_ports {state1[0]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {state2[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {state2[1]}]
endgroup
startgroup
set_property package_pin P63 [get_ports {state2[0]}]
endgroup
startgroup
set_property package_pin P42 [get_ports firstWin]
endgroup
startgroup
set_property package_pin P71 [get_ports secondWin]
endgroup
startgroup
set_property package_pin P189 [get_ports resetGame]
endgroup
startgroup
set_property package_pin P190 [get_ports actionEnable]
endgroup
startgroup
set_property package_pin P184 [get_ports clk]
endgroup
startgroup
set_property package_pin P10 [get_ports {SEG_DATA[0]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {SEG_DATA[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {SEG_DATA[2]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {SEG_DATA[3]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {SEG_DATA[4]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {SEG_DATA[5]}]
endgroup
startgroup
set_property package_pin P9 [get_ports {SEG_DATA[6]}]
endgroup
startgroup
set_property package_pin P3 [get_ports {SEG_DATA[7]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {SEG_SEL[0]}]
endgroup
startgroup
set_property package_pin P20 [get_ports {SEG_SEL[1]}]
endgroup
startgroup
set_property package_pin P19 [get_ports {SEG_SEL[2]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {SEG_SEL[3]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/proj/logicproj\planAhead_pid2744.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 29 11:43:56 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
