source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:44 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:45 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:45 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:45 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:26:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:26:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:26:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:26:48 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:26:49 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/work.proc(arch)'
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance File: proc_tb.vhd Line: 35
# FATAL ERROR while loading design
# Error loading design
# End time: 17:26:50 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:53 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:28:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:53 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:28:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:53 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:28:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:28:56 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/work.proc(arch)'
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance File: proc_tb.vhd Line: 35
# FATAL ERROR while loading design
# Error loading design
# End time: 17:28:56 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:32:15 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/work.proc(arch)'
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance File: proc_tb.vhd Line: 35
# FATAL ERROR while loading design
# Error loading design
# End time: 17:32:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!
