vhdtdtfi -lib work C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Regs_8_32.v -lang verilog -prj Project_Blocks -o Regs_8_32.spl -module Regs_8_32 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family kintex7 Regs_8_32.spl C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Regs_8_32.sym 
vhdtdtfi -lib work C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Regs_8_32.v -lang verilog -prj Project_Blocks -o Regs_8_32.spl -module Regs_8_32 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family kintex7 Regs_8_32.spl C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Regs_8_32.sym 
vhdtdtfi -lib work C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Regs_8_32.v -lang verilog -prj Project_Blocks -o Regs_8_32.spl -module Regs_8_32 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family kintex7 Regs_8_32.spl C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Regs_8_32.sym 
