
*** Running vivado
    with args -log MultiCycle_MIPS_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MultiCycle_MIPS_TOP.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MultiCycle_MIPS_TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 439.297 ; gain = 159.469
Command: synth_design -top MultiCycle_MIPS_TOP -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32948 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 701.813 ; gain = 237.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MultiCycle_MIPS_TOP' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/MultiCycle_MIPS_TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/DataMemory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (1#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/DataMemory.v:2]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:15]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:15]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:1]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter S5 bound to: 5 - type: integer 
	Parameter S6 bound to: 6 - type: integer 
	Parameter S7 bound to: 7 - type: integer 
	Parameter S8 bound to: 8 - type: integer 
	Parameter S9 bound to: 9 - type: integer 
	Parameter S10 bound to: 10 - type: integer 
	Parameter S11 bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/RegFile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/RegFile.v:2]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:31]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (6#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:31]
INFO: [Synth 8-6157] synthesizing module 'Four2One' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Four2One' (7#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v:40]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALUControl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (8#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALUControl.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MultiCycle_MIPS_TOP' (10#1) [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/MultiCycle_MIPS_TOP.v:2]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Opcode[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Opcode[4]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Opcode[3]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Opcode[2]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Opcode[1]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Opcode[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 774.520 ; gain = 310.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 774.520 ; gain = 310.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 774.520 ; gain = 310.395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "oCycle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemRead" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lorD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWriteCond" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCSource" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSrcA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                             0000 |                             0000
                      S1 |                             0001 |                             0001
                      S2 |                             0010 |                             0010
                      S3 |                             0011 |                             0011
                      S4 |                             0100 |                             0100
                      S5 |                             0101 |                             0101
                      S6 |                             0110 |                             0110
                      S7 |                             0111 |                             0111
                      S8 |                             1000 |                             1000
                      S9 |                             1001 |                             1001
                     S10 |                             1010 |                             1010
                     S11 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'PCSource_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'PCWriteCond_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'lorD_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'Operation_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALUControl.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALU.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 774.520 ; gain = 310.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MultiCycle_MIPS_TOP 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 20    
Module Four2One 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "MultiCycle_MIPS_TOP/registers/RegFile_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "MultiCycle_MIPS_TOP/registers/RegFile_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------+-------------------------+-----------+----------------------+-------------------------------+
|Module Name         | RTL Object              | Inference | Size (Depth x Width) | Primitives                    | 
+--------------------+-------------------------+-----------+----------------------+-------------------------------+
|MultiCycle_MIPS_TOP | DataMemory1/RegFile_reg | Implied   | 1 K x 32             | RAM16X1S x 32	RAM256X1S x 64	 | 
+--------------------+-------------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
-------NONE-------

Distributed RAM: Final Mapping	Report
+--------------------+-------------------------+-----------+----------------------+-------------------------------+
|Module Name         | RTL Object              | Inference | Size (Depth x Width) | Primitives                    | 
+--------------------+-------------------------+-----------+----------------------+-------------------------------+
|MultiCycle_MIPS_TOP | DataMemory1/RegFile_reg | Implied   | 1 K x 32             | RAM16X1S x 32	RAM256X1S x 64	 | 
+--------------------+-------------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'registers/RDA__3' (FDRE) to 'IR1/DataOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'registers/RDA__2' (FDRE) to 'IR1/DataOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'registers/RDA__1' (FDRE) to 'IR1/DataOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'registers/RDA__0' (FDRE) to 'IR1/DataOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'registers/RDA' (FDRE) to 'IR1/DataOut_reg[25]'
INFO: [Synth 8-3886] merging instance 'registers/RDB__3' (FDRE) to 'IR1/DataOut_reg[16]'
INFO: [Synth 8-3886] merging instance 'registers/RDB__2' (FDRE) to 'IR1/DataOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'registers/RDB__1' (FDRE) to 'IR1/DataOut_reg[18]'
INFO: [Synth 8-3886] merging instance 'registers/RDB__0' (FDRE) to 'IR1/DataOut_reg[19]'
INFO: [Synth 8-3886] merging instance 'registers/RDB' (FDRE) to 'IR1/DataOut_reg[20]'
INFO: [Synth 8-7053] The timing for the instance registers/RegFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance registers/RegFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    15|
|3     |LUT1      |     3|
|4     |LUT2      |    11|
|5     |LUT3      |    94|
|6     |LUT4      |    34|
|7     |LUT5      |    98|
|8     |LUT6      |   140|
|9     |RAM16X1S  |    32|
|10    |RAM256X1S |    64|
|11    |RAMB18E1  |     2|
|12    |FDCE      |     4|
|13    |FDRE      |   128|
|14    |LD        |    20|
|15    |LDC       |    33|
|16    |LDCP      |     2|
|17    |LDP       |     1|
|18    |IBUF      |     2|
|19    |OBUF      |   119|
+------+----------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   804|
|2     |  DataMemory1 |DataMemory |    96|
|3     |  ALUControl1 |ALUControl |    44|
|4     |  Control1    |controller |   181|
|5     |  IR1         |IR         |    92|
|6     |  MDR1        |Register   |    65|
|7     |  alu1        |ALU        |    47|
|8     |  aluout1     |Register_0 |    80|
|9     |  registers   |RegFile    |    44|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 949.285 ; gain = 485.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 961.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1043.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 152 instances were transformed.
  LD => LDCE: 20 instances
  LDC => LDCE: 33 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances
  LDP => LDPE: 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1043.848 ; gain = 604.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1043.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chlwl/Desktop/MultiCycle_MIPS/MultiCycle_MIPS.runs/synth_1/MultiCycle_MIPS_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MultiCycle_MIPS_TOP_utilization_synth.rpt -pb MultiCycle_MIPS_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 19 01:51:55 2020...
