
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version H-2013.03-SP5-2 for RHEL64 -- Feb 07, 2014
               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> souc[K[K[K[Kcd [K[Ksource sy
synopsys_dc_CSE577.setup           synthesis.tcl~                     
synopsys_dc_CSE577.setup~          synthesis1.tcl                     
synopsys_dc_CSE577_read_design.tcl synthesis2.tcl                     
synthesis.tcl                      
dc_shell> source synop
synopsys_dc_CSE577.setup           synopsys_dc_CSE577_read_design.tcl 
synopsys_dc_CSE577.setup~          
dc_shell> source synopsys_dc_CSE577.
synopsys_dc_CSE577.setup  synopsys_dc_CSE577.setup~ 
dc_shell> source synopsys_dc_CSE577.setup
true
dc_shell> source th[K[Ksynthe
synthesis.tcl  synthesis.tcl~ synthesis1.tcl synthesis2.tcl 
dc_shell> source synthesis.t
synthesis.tcl  synthesis.tcl~ 
dc_shell> source synthesis.tcl
Error: could not open script file "/home/mdl/sxr5403/CSE577//scripts/synopsys_dc_CSE577_read_design.tcl" (CMD-015)
Error: could not open script file "/home/mdl/sxr5403/CSE577//scripts/input_output_delay.tcl" (CMD-015)
Error: could not open script file "/home/mdl/sxr5403/CSE577//scripts/clock_uncertainity.tcl" (CMD-015)
Loading db file '/home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db'
Loading db file '/home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb'
Loading db file '/home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/gtech.db'
Loading db file '/home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ff0p85v25c'
  Loading link library 'saed32sram_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/mdl/sxr5403/CSE577/inputs/VShiftUnit.v:46: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/mdl/sxr5403/CSE577/inputs/VShiftUnit.v:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/mdl/sxr5403/CSE577/inputs/VShiftUnit.v:48: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/mdl/sxr5403/CSE577/inputs/VShiftUnit.v:71: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/mdl/sxr5403/CSE577/inputs/VShiftUnit.v:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 52 in file
	'/home/mdl/sxr5403/CSE577/inputs/VShiftUnit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine VShiftUnit line 63 in file
		'/home/mdl/sxr5403/CSE577/inputs/VShiftUnit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_outD_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'VShiftUnit'.

  Linking design 'VShiftUnit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ff0p85v25c (library) /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db
  saed32sram_tt1p05v25c (library) /home/software/synopsys-2013/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db
  dw_foundation.sldb (library) /home/software/synopsys-2013/syn_vH-2013.03-SP5-2/libraries/syn/dw_foundation.sldb

Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.5 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.5 |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ff0p85v25c set on design VShiftUnit has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'VShiftUnit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     389.4      0.00       0.0      12.2                          
    0:00:01     389.4      0.00       0.0      12.2                          
    0:00:01     389.4      0.00       0.0      12.2                          
    0:00:01     389.4      0.00       0.0      12.2                          
    0:00:01     389.4      0.00       0.0      12.2                          
    0:00:01     297.2      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     288.3      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     261.6      0.00       0.0       0.0                          
    0:00:01     259.4      0.00       0.0       0.0                          
    0:00:01     259.4      0.00       0.0       0.0                          
    0:00:01     259.4      0.00       0.0       0.0                          
    0:00:01     259.4      0.00       0.0       0.0                          
    0:00:01     259.4      0.00       0.0       0.0                          
    0:00:01     259.4      0.00       0.0       0.0                          
    0:00:01     259.4      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processorCore.ddc'.
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.5 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/saed32rvt_ff0p85v25c.db.alib'
Loaded alib file './alib-52/saed32sram_tt1p05v25c.db.alib' (placeholder)
Warning: Operating condition ff0p85v25c set on design VShiftUnit has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32sram_tt1p05v25c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'VShiftUnit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     309.0      0.00       0.0       0.0                          
    0:00:02     309.0      0.00       0.0       0.0                          
    0:00:02     309.0      0.00       0.0       0.0                          
    0:00:02     309.0      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:02     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     283.6      0.00       0.0       0.0                          
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          
    0:00:03     283.6      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Warning: duplicate option '-hierarchy' overrides previous value. (CMD-018)
Writing ddc file 'processor.ddc'.
Writing verilog file '/home/grads/qxn5005/CSE577/scripts/processor.v'.
dc_shell> cd .[K[K[Kcd [K[Kexit

Thank you...
