<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" T_Register="441(0)" T_Alu="79(0)" T_Lut="1737(0)" T_MULT18X18="1(0)" T_Ssram="264(0)">
    <SubModule name="CPU" T_Register="294(0)" T_Alu="79(0)" T_Lut="1009(0)" T_MULT18X18="1(0)" T_Ssram="8(0)">
        <SubModule name="CLINT" Register="72" Lut="181" T_Register="72(72)" T_Lut="181(181)"/>
        <SubModule name="CSR" Register="128" Alu="31" Lut="64" T_Register="128(128)" T_Alu="31(31)" T_Lut="64(64)"/>
        <SubModule name="IF" Register="16" Lut="55" T_Register="16(16)" T_Lut="55(55)"/>
        <SubModule name="IF_ID" Lut="1" T_Register="14(0)" T_Lut="4(1)">
            <SubModule name="data_reg" Register="14" Lut="3" T_Register="14(14)" T_Lut="3(3)"/>
        </SubModule>
        <SubModule name="ID" Lut="25" T_Lut="25(25)"/>
        <SubModule name="Reg" Register="9" Lut="154" Ssram="8" T_Register="9(9)" T_Lut="154(154)" T_Ssram="8(8)"/>
        <SubModule name="ID_EX" T_Register="55(0)">
            <SubModule name="rd_reg" Register="2" T_Register="2(2)"/>
            <SubModule name="RD_reg" Register="16" T_Register="16(16)"/>
            <SubModule name="RS_reg" Register="16" T_Register="16(16)"/>
            <SubModule name="IMM_reg" Register="8" T_Register="8(8)"/>
            <SubModule name="CSRwr_reg" Register="1" T_Register="1(1)"/>
            <SubModule name="JUMPop_reg" Register="2" T_Register="2(2)"/>
            <SubModule name="IMMop_reg" Register="1" T_Register="1(1)"/>
            <SubModule name="ALUop_reg" Register="3" T_Register="3(3)"/>
            <SubModule name="CMPop_reg" Register="2" T_Register="2(2)"/>
            <SubModule name="RegWe_reg" Register="1" T_Register="1(1)"/>
            <SubModule name="RWSel_reg" Register="1" T_Register="1(1)"/>
            <SubModule name="ABSel_reg" Register="1" T_Register="1(1)"/>
            <SubModule name="memctrl_reg" Register="1" T_Register="1(1)"/>
        </SubModule>
        <SubModule name="EX" Alu="16" Lut="33" T_Alu="48(16)" T_Lut="344(33)" T_MULT18X18="1(0)">
            <SubModule name="ALU" Alu="16" Lut="311" MULT18X18="1" T_Alu="16(16)" T_Lut="311(311)" T_MULT18X18="1(1)"/>
            <SubModule name="CMP" Alu="16" T_Alu="16(16)"/>
        </SubModule>
        <SubModule name="WB" Lut="182" T_Lut="182(182)"/>
    </SubModule>
    <SubModule name="BUS" T_Register="147(0)" T_Lut="728(0)" T_Ssram="256(0)">
        <SubModule name="ROM" Lut="26" T_Lut="26(26)"/>
        <SubModule name="RAM" T_Lut="512(0)" T_Ssram="256(0)">
            <SubModule name="data_mem" Lut="512" Ssram="256" T_Lut="512(512)" T_Ssram="256(256)"/>
        </SubModule>
        <SubModule name="LED" Lut="4" T_Register="4(0)" T_Lut="8(4)">
            <SubModule name="input_buf" Register="4" T_Register="4(4)"/>
            <SubModule name="LED_InCtrl" Lut="4" T_Lut="4(4)"/>
        </SubModule>
        <SubModule name="Buttom" T_Register="4(0)">
            <SubModule name="output_buf" Register="4" T_Register="4(4)"/>
        </SubModule>
        <SubModule name="Switch" T_Register="4(0)">
            <SubModule name="output_buf" Register="4" T_Register="4(4)"/>
        </SubModule>
        <SubModule name="UART" Lut="2" T_Register="71(0)" T_Lut="90(2)">
            <SubModule name="input_buf" Register="8" T_Register="8(8)"/>
            <SubModule name="u_uart_send" Register="24" Lut="41" T_Register="24(24)" T_Lut="41(41)"/>
            <SubModule name="output_buf" Register="8" T_Register="8(8)"/>
            <SubModule name="u_uart_recv" Register="31" Lut="47" T_Register="31(31)" T_Lut="47(47)"/>
        </SubModule>
        <SubModule name="Timer" Lut="35" T_Register="64(0)" T_Lut="92(35)">
            <SubModule name="Buffer_Shift" Register="32" T_Register="32(32)"/>
            <SubModule name="Counter" Register="32" Lut="57" T_Register="32(32)" T_Lut="57(57)"/>
        </SubModule>
    </SubModule>
</Module>
