#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555ac11f8780 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale -6 -11;
v0x555ac12347f0_0 .var "clk", 0 0;
v0x555ac12348b0_0 .var "i1", 7 0;
v0x555ac1234970_0 .var "i2", 7 0;
v0x555ac1234a10_0 .var "i3", 7 0;
v0x555ac1234ad0_0 .var "i4", 7 0;
v0x555ac1234be0_0 .var "ie1", 0 0;
v0x555ac1234c80_0 .var "ie2", 0 0;
v0x555ac1234d20_0 .var "ie3", 0 0;
v0x555ac1234dc0_0 .var "ie4", 0 0;
v0x555ac1234ef0_0 .net "o1", 7 0, v0x555ac12299a0_0;  1 drivers
v0x555ac1234fb0_0 .net "o2", 7 0, v0x555ac122a0f0_0;  1 drivers
v0x555ac1235070_0 .net "o3", 7 0, v0x555ac122a830_0;  1 drivers
v0x555ac1235130_0 .net "o4", 7 0, v0x555ac122afa0_0;  1 drivers
v0x555ac12351f0_0 .var "reset", 0 0;
S_0x555ac11f2f00 .scope module, "micpu" "cpu" 2 26, 3 1 0, S_0x555ac11f8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x555ac1232b70_0 .net "clk", 0 0, v0x555ac12347f0_0;  1 drivers
v0x555ac1232d40_0 .net "enable_timer", 0 0, v0x555ac12322b0_0;  1 drivers
v0x555ac1232e00_0 .net "i1", 7 0, v0x555ac12348b0_0;  1 drivers
v0x555ac1232ef0_0 .net "i2", 7 0, v0x555ac1234970_0;  1 drivers
v0x555ac1232fe0_0 .net "i3", 7 0, v0x555ac1234a10_0;  1 drivers
v0x555ac1233140_0 .net "i4", 7 0, v0x555ac1234ad0_0;  1 drivers
v0x555ac1233250_0 .net "ie1", 0 0, v0x555ac1234be0_0;  1 drivers
v0x555ac12332f0_0 .net "ie2", 0 0, v0x555ac1234c80_0;  1 drivers
v0x555ac1233390_0 .net "ie3", 0 0, v0x555ac1234d20_0;  1 drivers
v0x555ac1233430_0 .net "ie4", 0 0, v0x555ac1234dc0_0;  1 drivers
v0x555ac12334d0_0 .net "op_alu", 2 0, v0x555ac12319f0_0;  1 drivers
v0x555ac1233590_0 .net "opcode", 15 0, L_0x555ac1248ea0;  1 drivers
v0x555ac12336a0_0 .net "pop", 0 0, v0x555ac1231bd0_0;  1 drivers
v0x555ac1233740_0 .net "push", 0 0, v0x555ac1231cc0_0;  1 drivers
v0x555ac1233830_0 .net "reg1_out", 7 0, v0x555ac12299a0_0;  alias, 1 drivers
v0x555ac1233940_0 .net "reg2_out", 7 0, v0x555ac122a0f0_0;  alias, 1 drivers
v0x555ac1233a50_0 .net "reg3_out", 7 0, v0x555ac122a830_0;  alias, 1 drivers
v0x555ac1233c70_0 .net "reg4_out", 7 0, v0x555ac122afa0_0;  alias, 1 drivers
v0x555ac1233d80_0 .net "reset", 0 0, v0x555ac12351f0_0;  1 drivers
v0x555ac1233e20_0 .net "s_data", 1 0, v0x555ac1231d60_0;  1 drivers
v0x555ac1233ee0_0 .net "s_inc", 0 0, v0x555ac1231e00_0;  1 drivers
v0x555ac1233f80_0 .net "s_inm", 1 0, v0x555ac1231ef0_0;  1 drivers
v0x555ac1234040_0 .net "s_out", 0 0, v0x555ac1231fe0_0;  1 drivers
v0x555ac12340e0_0 .net "s_pila", 0 0, v0x555ac12320d0_0;  1 drivers
v0x555ac1234180_0 .net "s_port", 1 0, v0x555ac12321c0_0;  1 drivers
v0x555ac1234240_0 .net "we3", 0 0, v0x555ac12323a0_0;  1 drivers
v0x555ac12342e0_0 .net "we4", 0 0, v0x555ac1232490_0;  1 drivers
v0x555ac1234380_0 .net "we5", 0 0, v0x555ac1232690_0;  1 drivers
v0x555ac1234470_0 .net "wez", 0 0, v0x555ac1232730_0;  1 drivers
v0x555ac1234510_0 .net "z", 0 0, v0x555ac1223450_0;  1 drivers
S_0x555ac11ed030 .scope module, "cd_1" "cd" 3 9, 4 1 0, S_0x555ac11f2f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 1 "enable_timer"
    .port_info 16 /INPUT 2 "s_port"
    .port_info 17 /INPUT 2 "s_data"
    .port_info 18 /INPUT 2 "s_inm"
    .port_info 19 /INPUT 3 "op_alu"
    .port_info 20 /OUTPUT 1 "z"
    .port_info 21 /OUTPUT 16 "opcode"
    .port_info 22 /OUTPUT 8 "reg1_out"
    .port_info 23 /OUTPUT 8 "reg2_out"
    .port_info 24 /OUTPUT 8 "reg3_out"
    .port_info 25 /OUTPUT 8 "reg4_out"
    .port_info 26 /INPUT 8 "i1"
    .port_info 27 /INPUT 8 "i2"
    .port_info 28 /INPUT 8 "i3"
    .port_info 29 /INPUT 8 "i4"
L_0x555ac1247bb0 .functor AND 1, v0x555ac1232690_0, L_0x555ac1247340, C4<1>, C4<1>;
L_0x555ac1247c20 .functor AND 1, v0x555ac1232690_0, L_0x555ac1247560, C4<1>, C4<1>;
o0x7fb14f678dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555ac1247d20 .functor AND 1, v0x555ac1232690_0, o0x7fb14f678dd8, C4<1>, C4<1>;
L_0x555ac1247d90 .functor AND 1, v0x555ac1232690_0, L_0x555ac1247880, C4<1>, C4<1>;
L_0x555ac12486b0 .functor OR 1, v0x555ac1234be0_0, v0x555ac1234c80_0, C4<0>, C4<0>;
L_0x555ac1248720 .functor OR 1, L_0x555ac12486b0, v0x555ac1234d20_0, C4<0>, C4<0>;
L_0x555ac1248820 .functor OR 1, L_0x555ac1248720, L_0x555ac1248ac0, C4<0>, C4<0>;
L_0x555ac1248970 .functor OR 1, v0x555ac1231cc0_0, L_0x555ac1248820, C4<0>, C4<0>;
L_0x555ac1248ac0 .functor OR 1, v0x555ac1234dc0_0, v0x555ac12228e0_0, C4<0>, C4<0>;
L_0x555ac1248ea0 .functor BUFZ 16, L_0x555ac1235690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555ac122d2b0_0 .net *"_s28", 0 0, L_0x555ac12486b0;  1 drivers
v0x555ac122d390_0 .net *"_s30", 0 0, L_0x555ac1248720;  1 drivers
L_0x7fb14f62d330 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555ac122d470_0 .net/2u *"_s44", 3 0, L_0x7fb14f62d330;  1 drivers
L_0x7fb14f62d378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555ac122d560_0 .net/2u *"_s48", 3 0, L_0x7fb14f62d378;  1 drivers
v0x555ac122d640_0 .net "alu_to_mux", 7 0, v0x555ac121efa0_0;  1 drivers
v0x555ac122d7a0_0 .net "and1_to_reg", 0 0, L_0x555ac1247bb0;  1 drivers
v0x555ac122d840_0 .net "and2_to_reg", 0 0, L_0x555ac1247c20;  1 drivers
v0x555ac122d8e0_0 .net "and3_to_reg", 0 0, L_0x555ac1247d20;  1 drivers
v0x555ac122d9b0_0 .net "and4_to_reg", 0 0, L_0x555ac1247d90;  1 drivers
v0x555ac122db10_0 .net "clk", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac122dbb0_0 .net "clk_out", 0 0, v0x555ac12228e0_0;  1 drivers
v0x555ac122dc80_0 .net "cod42_0_to_mux7", 0 0, L_0x555ac1248370;  1 drivers
v0x555ac122dd50_0 .net "cod42_1_to_mux7", 0 0, L_0x555ac1248560;  1 drivers
v0x555ac122de20_0 .net "enable_timer", 0 0, v0x555ac12322b0_0;  alias, 1 drivers
v0x555ac122def0_0 .net "i1", 7 0, v0x555ac12348b0_0;  alias, 1 drivers
v0x555ac122dfc0_0 .net "i2", 7 0, v0x555ac1234970_0;  alias, 1 drivers
v0x555ac122e090_0 .net "i3", 7 0, v0x555ac1234a10_0;  alias, 1 drivers
v0x555ac122e270_0 .net "i4", 7 0, v0x555ac1234ad0_0;  alias, 1 drivers
v0x555ac122e340_0 .net "ie1", 0 0, v0x555ac1234be0_0;  alias, 1 drivers
v0x555ac122e410_0 .net "ie2", 0 0, v0x555ac1234c80_0;  alias, 1 drivers
v0x555ac122e4e0_0 .net "ie3", 0 0, v0x555ac1234d20_0;  alias, 1 drivers
v0x555ac122e5b0_0 .net "ie4", 0 0, v0x555ac1234dc0_0;  alias, 1 drivers
v0x555ac122e650_0 .net "ie4_timer", 0 0, L_0x555ac1248ac0;  1 drivers
v0x555ac122e720_0 .net "input_mux_to_mux", 7 0, v0x555ac1225e30_0;  1 drivers
v0x555ac122e7c0_0 .net "memdat_to_mux", 7 0, L_0x555ac1246a10;  1 drivers
v0x555ac122e8b0_0 .net "mux3_to_mux6", 9 0, L_0x555ac1246b10;  1 drivers
v0x555ac122e950_0 .net "mux6_to_pc", 9 0, L_0x555ac1247e50;  1 drivers
v0x555ac122ea40_0 .net "mux7_to_mux6", 9 0, v0x555ac1227630_0;  1 drivers
v0x555ac122eb30_0 .net "mux8_to_memdata", 11 0, v0x555ac1228080_0;  1 drivers
v0x555ac122ec20_0 .net "mux_to_mux", 9 0, L_0x555ac1235290;  1 drivers
v0x555ac122ed10_0 .net "mux_to_reg", 7 0, L_0x555ac1246f40;  1 drivers
v0x555ac122edb0_0 .net "op_alu", 2 0, v0x555ac12319f0_0;  alias, 1 drivers
v0x555ac122ee50_0 .net "opcode", 15 0, L_0x555ac1248ea0;  alias, 1 drivers
v0x555ac122eef0_0 .net "or_to_mux6", 0 0, L_0x555ac1248820;  1 drivers
v0x555ac122ef90_0 .net "or_to_pila", 0 0, L_0x555ac1248970;  1 drivers
v0x555ac122f030_0 .net "pc_to_mem", 9 0, v0x555ac1228850_0;  1 drivers
v0x555ac122f0d0_0 .net "pila_to_mux", 9 0, v0x555ac1228f90_0;  1 drivers
v0x555ac122f1c0_0 .net "pop", 0 0, v0x555ac1231bd0_0;  alias, 1 drivers
v0x555ac122f260_0 .net "push", 0 0, v0x555ac1231cc0_0;  alias, 1 drivers
v0x555ac122f300_0 .net "rd1", 7 0, L_0x555ac1245b70;  1 drivers
v0x555ac122f3a0_0 .net "rd2", 7 0, L_0x555ac12462c0;  1 drivers
v0x555ac122f460_0 .net "reg1_out", 7 0, v0x555ac12299a0_0;  alias, 1 drivers
v0x555ac122f520_0 .net "reg2_out", 7 0, v0x555ac122a0f0_0;  alias, 1 drivers
v0x555ac122f5c0_0 .net "reg3_out", 7 0, v0x555ac122a830_0;  alias, 1 drivers
v0x555ac122f660_0 .net "reg4_out", 7 0, v0x555ac122afa0_0;  alias, 1 drivers
v0x555ac122f730_0 .net "reg5_to_mux7", 9 0, L_0x555ac1248080;  1 drivers
v0x555ac122f820_0 .net "reg6_to_mux7", 9 0, L_0x555ac12480f0;  1 drivers
v0x555ac122f930_0 .net "reg7_to_mux7", 9 0, L_0x555ac1248160;  1 drivers
v0x555ac122fa40_0 .net "reg8_to_mux7", 9 0, L_0x555ac12481d0;  1 drivers
v0x555ac122fb50_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
v0x555ac122fbf0_0 .net "s_data", 1 0, v0x555ac1231d60_0;  alias, 1 drivers
v0x555ac122fcb0_0 .net "s_inc", 0 0, v0x555ac1231e00_0;  alias, 1 drivers
v0x555ac122fd50_0 .net "s_inm", 1 0, v0x555ac1231ef0_0;  alias, 1 drivers
v0x555ac122fdf0_0 .net "s_out", 0 0, v0x555ac1231fe0_0;  alias, 1 drivers
v0x555ac122fe90_0 .net "s_pila", 0 0, v0x555ac12320d0_0;  alias, 1 drivers
v0x555ac122ff60_0 .net "s_port", 1 0, v0x555ac12321c0_0;  alias, 1 drivers
v0x555ac1230030_0 .net "sal_dec_1", 0 0, L_0x555ac1247340;  1 drivers
v0x555ac1230100_0 .net "sal_dec_2", 0 0, L_0x555ac1247560;  1 drivers
v0x555ac12301d0_0 .net "sal_dec_3", 0 0, o0x7fb14f678dd8;  0 drivers
v0x555ac1230270_0 .net "sal_dec_4", 0 0, L_0x555ac1247880;  1 drivers
v0x555ac1230340_0 .net "sal_del_3", 0 0, L_0x555ac1247770;  1 drivers
v0x555ac1230410_0 .net "sal_mem_pro", 15 0, L_0x555ac1235690;  1 drivers
v0x555ac12304e0_0 .net "sum_to_mux", 9 0, L_0x555ac1246970;  1 drivers
v0x555ac12305d0_0 .net "wd3", 7 0, v0x555ac1224d10_0;  1 drivers
v0x555ac12306c0_0 .net "we3", 0 0, v0x555ac12323a0_0;  alias, 1 drivers
v0x555ac1230b70_0 .net "we4", 0 0, v0x555ac1232490_0;  alias, 1 drivers
v0x555ac1230c10_0 .net "we5", 0 0, v0x555ac1232690_0;  alias, 1 drivers
v0x555ac1230cb0_0 .net "wez", 0 0, v0x555ac1232730_0;  alias, 1 drivers
v0x555ac1230d80_0 .net "z", 0 0, v0x555ac1223450_0;  alias, 1 drivers
v0x555ac1230e50_0 .net "zalu", 0 0, L_0x555ac1246900;  1 drivers
L_0x555ac1235400 .part L_0x555ac1235690, 0, 10;
L_0x555ac1246450 .part L_0x555ac1235690, 8, 4;
L_0x555ac1246580 .part L_0x555ac1235690, 4, 4;
L_0x555ac1246620 .part L_0x555ac1235690, 0, 4;
L_0x555ac12466c0 .part L_0x555ac1235690, 4, 8;
L_0x555ac1247070 .part L_0x555ac1235690, 2, 8;
L_0x555ac1247a20 .part L_0x555ac1235690, 0, 1;
L_0x555ac1247ac0 .part L_0x555ac1235690, 1, 1;
L_0x555ac1247f40 .concat [ 1 1 0 0], L_0x555ac1248370, L_0x555ac1248560;
L_0x555ac1248c60 .part L_0x555ac1235690, 6, 3;
L_0x555ac1248d60 .part L_0x555ac1235690, 0, 6;
L_0x555ac1248e00 .part L_0x555ac1235690, 0, 12;
L_0x555ac1248f10 .concat [ 4 8 0 0], L_0x7fb14f62d330, L_0x555ac12462c0;
L_0x555ac1248fb0 .concat [ 8 4 0 0], L_0x555ac1245b70, L_0x7fb14f62d378;
S_0x555ac11eb9d0 .scope module, "alu1" "alu" 4 20, 5 1 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x555ac1246900 .functor NOT 1, L_0x555ac12467d0, C4<0>, C4<0>, C4<0>;
v0x555ac11e75f0_0 .net *"_s3", 0 0, L_0x555ac12467d0;  1 drivers
v0x555ac11d9670_0 .net "a", 7 0, L_0x555ac1245b70;  alias, 1 drivers
v0x555ac11d9740_0 .net "b", 7 0, L_0x555ac12462c0;  alias, 1 drivers
v0x555ac11f69a0_0 .net "op_alu", 2 0, v0x555ac12319f0_0;  alias, 1 drivers
v0x555ac121efa0_0 .var "s", 7 0;
v0x555ac121f0d0_0 .net "y", 7 0, v0x555ac121efa0_0;  alias, 1 drivers
v0x555ac121f1b0_0 .net "zero", 0 0, L_0x555ac1246900;  alias, 1 drivers
E_0x555ac11a0330 .event edge, v0x555ac11f69a0_0, v0x555ac11d9740_0, v0x555ac11d9670_0;
L_0x555ac12467d0 .reduce/or v0x555ac121efa0_0;
S_0x555ac121f310 .scope module, "banco" "regfile" 4 16, 6 4 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x555ac121f640_0 .net *"_s0", 31 0, L_0x555ac1235700;  1 drivers
v0x555ac121f740_0 .net *"_s10", 5 0, L_0x555ac1245990;  1 drivers
L_0x7fb14f62d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555ac121f820_0 .net *"_s13", 1 0, L_0x7fb14f62d0f0;  1 drivers
L_0x7fb14f62d138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555ac121f8e0_0 .net/2u *"_s14", 7 0, L_0x7fb14f62d138;  1 drivers
v0x555ac121f9c0_0 .net *"_s18", 31 0, L_0x555ac1245d40;  1 drivers
L_0x7fb14f62d180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555ac121faf0_0 .net *"_s21", 27 0, L_0x7fb14f62d180;  1 drivers
L_0x7fb14f62d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555ac121fbd0_0 .net/2u *"_s22", 31 0, L_0x7fb14f62d1c8;  1 drivers
v0x555ac121fcb0_0 .net *"_s24", 0 0, L_0x555ac1245e70;  1 drivers
v0x555ac121fd70_0 .net *"_s26", 7 0, L_0x555ac1245fb0;  1 drivers
v0x555ac121fe50_0 .net *"_s28", 5 0, L_0x555ac12460a0;  1 drivers
L_0x7fb14f62d060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555ac121ff30_0 .net *"_s3", 27 0, L_0x7fb14f62d060;  1 drivers
L_0x7fb14f62d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555ac1220010_0 .net *"_s31", 1 0, L_0x7fb14f62d210;  1 drivers
L_0x7fb14f62d258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555ac12200f0_0 .net/2u *"_s32", 7 0, L_0x7fb14f62d258;  1 drivers
L_0x7fb14f62d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555ac12201d0_0 .net/2u *"_s4", 31 0, L_0x7fb14f62d0a8;  1 drivers
v0x555ac12202b0_0 .net *"_s6", 0 0, L_0x555ac12457b0;  1 drivers
v0x555ac1220370_0 .net *"_s8", 7 0, L_0x555ac12458f0;  1 drivers
v0x555ac1220450_0 .net "clk", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac1220510_0 .net "ra1", 3 0, L_0x555ac1246450;  1 drivers
v0x555ac12205f0_0 .net "ra2", 3 0, L_0x555ac1246580;  1 drivers
v0x555ac12206d0_0 .net "rd1", 7 0, L_0x555ac1245b70;  alias, 1 drivers
v0x555ac1220790_0 .net "rd2", 7 0, L_0x555ac12462c0;  alias, 1 drivers
v0x555ac1220830 .array "regb", 15 0, 7 0;
v0x555ac12208d0_0 .net "wa3", 3 0, L_0x555ac1246620;  1 drivers
v0x555ac12209b0_0 .net "wd3", 7 0, v0x555ac1224d10_0;  alias, 1 drivers
v0x555ac1220a90_0 .net "we3", 0 0, v0x555ac12323a0_0;  alias, 1 drivers
E_0x555ac11a05a0 .event posedge, v0x555ac1220450_0;
L_0x555ac1235700 .concat [ 4 28 0 0], L_0x555ac1246450, L_0x7fb14f62d060;
L_0x555ac12457b0 .cmp/ne 32, L_0x555ac1235700, L_0x7fb14f62d0a8;
L_0x555ac12458f0 .array/port v0x555ac1220830, L_0x555ac1245990;
L_0x555ac1245990 .concat [ 4 2 0 0], L_0x555ac1246450, L_0x7fb14f62d0f0;
L_0x555ac1245b70 .functor MUXZ 8, L_0x7fb14f62d138, L_0x555ac12458f0, L_0x555ac12457b0, C4<>;
L_0x555ac1245d40 .concat [ 4 28 0 0], L_0x555ac1246580, L_0x7fb14f62d180;
L_0x555ac1245e70 .cmp/ne 32, L_0x555ac1245d40, L_0x7fb14f62d1c8;
L_0x555ac1245fb0 .array/port v0x555ac1220830, L_0x555ac12460a0;
L_0x555ac12460a0 .concat [ 4 2 0 0], L_0x555ac1246580, L_0x7fb14f62d210;
L_0x555ac12462c0 .functor MUXZ 8, L_0x7fb14f62d258, L_0x555ac1245fb0, L_0x555ac1245e70, C4<>;
S_0x555ac1220c50 .scope module, "codificador" "codificador42" 4 67, 6 181 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x555ac1248240 .functor OR 1, v0x555ac1234c80_0, L_0x555ac1248ac0, C4<0>, C4<0>;
L_0x555ac1248300 .functor NOT 1, v0x555ac1234be0_0, C4<0>, C4<0>, C4<0>;
L_0x555ac1248370 .functor AND 1, L_0x555ac1248240, L_0x555ac1248300, C4<1>, C4<1>;
L_0x555ac1248480 .functor OR 1, v0x555ac1234d20_0, L_0x555ac1248ac0, C4<0>, C4<0>;
L_0x555ac12484f0 .functor NOT 1, v0x555ac1234be0_0, C4<0>, C4<0>, C4<0>;
L_0x555ac1248560 .functor AND 1, L_0x555ac1248480, L_0x555ac12484f0, C4<1>, C4<1>;
v0x555ac1220e70_0 .net *"_s0", 0 0, L_0x555ac1248240;  1 drivers
v0x555ac1220f50_0 .net *"_s2", 0 0, L_0x555ac1248300;  1 drivers
v0x555ac1221030_0 .net *"_s6", 0 0, L_0x555ac1248480;  1 drivers
v0x555ac12210f0_0 .net *"_s8", 0 0, L_0x555ac12484f0;  1 drivers
v0x555ac12211d0_0 .net "ie1", 0 0, v0x555ac1234be0_0;  alias, 1 drivers
v0x555ac12212e0_0 .net "ie2", 0 0, v0x555ac1234c80_0;  alias, 1 drivers
v0x555ac12213a0_0 .net "ie3", 0 0, v0x555ac1234d20_0;  alias, 1 drivers
v0x555ac1221460_0 .net "ie4", 0 0, L_0x555ac1248ac0;  alias, 1 drivers
v0x555ac1221520_0 .net "s0", 0 0, L_0x555ac1248370;  alias, 1 drivers
v0x555ac12215e0_0 .net "s1", 0 0, L_0x555ac1248560;  alias, 1 drivers
S_0x555ac1221760 .scope module, "dec_1" "deco24" 4 45, 6 122 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x555ac1247260 .functor NOT 1, L_0x555ac1247a20, C4<0>, C4<0>, C4<0>;
L_0x555ac12472d0 .functor NOT 1, L_0x555ac1247ac0, C4<0>, C4<0>, C4<0>;
L_0x555ac1247340 .functor AND 1, L_0x555ac1247260, L_0x555ac12472d0, C4<1>, C4<1>;
L_0x555ac12474a0 .functor NOT 1, L_0x555ac1247ac0, C4<0>, C4<0>, C4<0>;
L_0x555ac1247560 .functor AND 1, L_0x555ac1247a20, L_0x555ac12474a0, C4<1>, C4<1>;
L_0x555ac12476c0 .functor NOT 1, L_0x555ac1247a20, C4<0>, C4<0>, C4<0>;
L_0x555ac1247770 .functor AND 1, L_0x555ac12476c0, L_0x555ac1247ac0, C4<1>, C4<1>;
L_0x555ac1247880 .functor AND 1, L_0x555ac1247a20, L_0x555ac1247ac0, C4<1>, C4<1>;
v0x555ac1221980_0 .net *"_s0", 0 0, L_0x555ac1247260;  1 drivers
v0x555ac1221a80_0 .net *"_s10", 0 0, L_0x555ac12476c0;  1 drivers
v0x555ac1221b60_0 .net *"_s2", 0 0, L_0x555ac12472d0;  1 drivers
v0x555ac1221c20_0 .net *"_s6", 0 0, L_0x555ac12474a0;  1 drivers
v0x555ac1221d00_0 .net "a", 0 0, L_0x555ac1247340;  alias, 1 drivers
v0x555ac1221e10_0 .net "b", 0 0, L_0x555ac1247560;  alias, 1 drivers
v0x555ac1221ed0_0 .net "c", 0 0, L_0x555ac1247770;  alias, 1 drivers
v0x555ac1221f90_0 .net "d", 0 0, L_0x555ac1247880;  alias, 1 drivers
v0x555ac1222050_0 .net "s0", 0 0, L_0x555ac1247a20;  1 drivers
v0x555ac1222110_0 .net "s1", 0 0, L_0x555ac1247ac0;  1 drivers
S_0x555ac1222290 .scope module, "divisor" "Clock_divider" 4 75, 6 186 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 3 "base"
    .port_info 4 /INPUT 6 "umbral"
    .port_info 5 /OUTPUT 1 "clock_out"
v0x555ac12225a0_0 .net *"_s4", 2 0, L_0x555ac1248bc0;  1 drivers
v0x555ac12226a0_0 .net "base", 2 0, L_0x555ac1248c60;  1 drivers
v0x555ac1222780_0 .var "base_th", 8 0;
v0x555ac1222840_0 .net "clock_in", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac12228e0_0 .var "clock_out", 0 0;
v0x555ac12229d0_0 .var "counter", 27 0;
v0x555ac1222ab0_0 .var "divisor", 27 0;
v0x555ac1222b90_0 .net "enable", 0 0, v0x555ac12322b0_0;  alias, 1 drivers
v0x555ac1222c50_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
v0x555ac1222d10_0 .var "temp", 5 0;
v0x555ac1222df0_0 .net "umbral", 5 0, L_0x555ac1248d60;  1 drivers
E_0x555ac1209470 .event edge, L_0x555ac1248bc0;
E_0x555ac1222540 .event edge, v0x555ac1222b90_0;
L_0x555ac1248bc0 .part v0x555ac1222780_0, 6, 3;
S_0x555ac1222fd0 .scope module, "ffz" "ffd" 4 22, 6 56 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x555ac1223190_0 .net "carga", 0 0, v0x555ac1232730_0;  alias, 1 drivers
v0x555ac1223270_0 .net "clk", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac1223380_0 .net "d", 0 0, L_0x555ac1246900;  alias, 1 drivers
v0x555ac1223450_0 .var "q", 0 0;
v0x555ac12234f0_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
E_0x555ac12096a0 .event posedge, v0x555ac1222c50_0, v0x555ac1220450_0;
S_0x555ac1223650 .scope module, "mem_prog" "memprog" 4 14, 7 3 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x555ac1235690 .functor BUFZ 16, L_0x555ac12354a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555ac1223890_0 .net *"_s0", 15 0, L_0x555ac12354a0;  1 drivers
v0x555ac1223990_0 .net *"_s2", 11 0, L_0x555ac1235560;  1 drivers
L_0x7fb14f62d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555ac1223a70_0 .net *"_s5", 1 0, L_0x7fb14f62d018;  1 drivers
v0x555ac1223b30_0 .net "a", 9 0, v0x555ac1228850_0;  alias, 1 drivers
v0x555ac1223c10_0 .net "clk", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac1223d00 .array "mem", 1023 0, 15 0;
v0x555ac1223dc0_0 .net "rd", 15 0, L_0x555ac1235690;  alias, 1 drivers
L_0x555ac12354a0 .array/port v0x555ac1223d00, L_0x555ac1235560;
L_0x555ac1235560 .concat [ 10 2 0 0], v0x555ac1228850_0, L_0x7fb14f62d018;
S_0x555ac1223f20 .scope module, "mux_1" "mux2" 4 10, 6 47 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555ac12240f0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x555ac12241c0_0 .net "d0", 9 0, L_0x555ac1235400;  1 drivers
v0x555ac12242a0_0 .net "d1", 9 0, L_0x555ac1246970;  alias, 1 drivers
v0x555ac1224380_0 .net "s", 0 0, v0x555ac1231e00_0;  alias, 1 drivers
v0x555ac1224450_0 .net "y", 9 0, L_0x555ac1235290;  alias, 1 drivers
L_0x555ac1235290 .functor MUXZ 10, L_0x555ac1235400, L_0x555ac1246970, v0x555ac1231e00_0, C4<>;
S_0x555ac12245e0 .scope module, "mux_2" "mux41" 4 18, 6 110 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x555ac1222410 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x555ac1224970_0 .net "a", 7 0, v0x555ac121efa0_0;  alias, 1 drivers
v0x555ac1224a80_0 .net "b", 7 0, L_0x555ac12466c0;  1 drivers
v0x555ac1224b40_0 .net "c", 7 0, L_0x555ac1246a10;  alias, 1 drivers
v0x555ac1224c30_0 .net "d", 7 0, v0x555ac1225e30_0;  alias, 1 drivers
v0x555ac1224d10_0 .var "out", 7 0;
v0x555ac1224e20_0 .net "s", 1 0, v0x555ac1231ef0_0;  alias, 1 drivers
E_0x555ac12248e0/0 .event edge, v0x555ac1224e20_0, v0x555ac1224c30_0, v0x555ac1224b40_0, v0x555ac1224a80_0;
E_0x555ac12248e0/1 .event edge, v0x555ac121f0d0_0;
E_0x555ac12248e0 .event/or E_0x555ac12248e0/0, E_0x555ac12248e0/1;
S_0x555ac1224fe0 .scope module, "mux_3" "mux2" 4 26, 6 47 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555ac12251b0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x555ac12252b0_0 .net "d0", 9 0, L_0x555ac1235290;  alias, 1 drivers
v0x555ac12253c0_0 .net "d1", 9 0, v0x555ac1228f90_0;  alias, 1 drivers
v0x555ac1225480_0 .net "s", 0 0, v0x555ac12320d0_0;  alias, 1 drivers
v0x555ac1225550_0 .net "y", 9 0, L_0x555ac1246b10;  alias, 1 drivers
L_0x555ac1246b10 .functor MUXZ 10, L_0x555ac1235290, v0x555ac1228f90_0, v0x555ac12320d0_0, C4<>;
S_0x555ac12256e0 .scope module, "mux_4" "mux41" 4 33, 6 110 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x555ac12258b0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x555ac1225a80_0 .net "a", 7 0, v0x555ac12348b0_0;  alias, 1 drivers
v0x555ac1225b80_0 .net "b", 7 0, v0x555ac1234970_0;  alias, 1 drivers
v0x555ac1225c60_0 .net "c", 7 0, v0x555ac1234a10_0;  alias, 1 drivers
v0x555ac1225d50_0 .net "d", 7 0, v0x555ac1234ad0_0;  alias, 1 drivers
v0x555ac1225e30_0 .var "out", 7 0;
v0x555ac1225f40_0 .net "s", 1 0, v0x555ac12321c0_0;  alias, 1 drivers
E_0x555ac12259f0/0 .event edge, v0x555ac1225f40_0, v0x555ac1225d50_0, v0x555ac1225c60_0, v0x555ac1225b80_0;
E_0x555ac12259f0/1 .event edge, v0x555ac1225a80_0;
E_0x555ac12259f0 .event/or E_0x555ac12259f0/0, E_0x555ac12259f0/1;
S_0x555ac1226100 .scope module, "mux_5" "mux2" 4 35, 6 47 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x555ac12262d0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001000>;
v0x555ac12263d0_0 .net "d0", 7 0, L_0x555ac12462c0;  alias, 1 drivers
v0x555ac1226500_0 .net "d1", 7 0, L_0x555ac1247070;  1 drivers
v0x555ac12265e0_0 .net "s", 0 0, v0x555ac1231fe0_0;  alias, 1 drivers
v0x555ac1226680_0 .net "y", 7 0, L_0x555ac1246f40;  alias, 1 drivers
L_0x555ac1246f40 .functor MUXZ 8, L_0x555ac12462c0, L_0x555ac1247070, v0x555ac1231fe0_0, C4<>;
S_0x555ac1226810 .scope module, "mux_6" "mux2" 4 55, 6 47 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555ac12269e0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x555ac1226ab0_0 .net "d0", 9 0, L_0x555ac1246b10;  alias, 1 drivers
v0x555ac1226bc0_0 .net "d1", 9 0, v0x555ac1227630_0;  alias, 1 drivers
v0x555ac1226c80_0 .net "s", 0 0, L_0x555ac1248820;  alias, 1 drivers
v0x555ac1226d50_0 .net "y", 9 0, L_0x555ac1247e50;  alias, 1 drivers
L_0x555ac1247e50 .functor MUXZ 10, L_0x555ac1246b10, v0x555ac1227630_0, L_0x555ac1248820, C4<>;
S_0x555ac1226ee0 .scope module, "mux_7" "mux41" 4 57, 6 110 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x555ac12270b0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001010>;
v0x555ac1227280_0 .net "a", 9 0, L_0x555ac1248080;  alias, 1 drivers
v0x555ac1227380_0 .net "b", 9 0, L_0x555ac12480f0;  alias, 1 drivers
v0x555ac1227460_0 .net "c", 9 0, L_0x555ac1248160;  alias, 1 drivers
v0x555ac1227550_0 .net "d", 9 0, L_0x555ac12481d0;  alias, 1 drivers
v0x555ac1227630_0 .var "out", 9 0;
v0x555ac1227740_0 .net "s", 1 0, L_0x555ac1247f40;  1 drivers
E_0x555ac12271f0/0 .event edge, v0x555ac1227740_0, v0x555ac1227550_0, v0x555ac1227460_0, v0x555ac1227380_0;
E_0x555ac12271f0/1 .event edge, v0x555ac1227280_0;
E_0x555ac12271f0 .event/or E_0x555ac12271f0/0, E_0x555ac12271f0/1;
S_0x555ac1227900 .scope module, "mux_8" "mux41" 4 78, 6 110 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a"
    .port_info 1 /INPUT 12 "b"
    .port_info 2 /INPUT 12 "c"
    .port_info 3 /INPUT 12 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 12 "out"
P_0x555ac1227ad0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001100>;
v0x555ac1227cd0_0 .net "a", 11 0, L_0x555ac1248e00;  1 drivers
v0x555ac1227dd0_0 .net "b", 11 0, L_0x555ac1248f10;  1 drivers
v0x555ac1227eb0_0 .net "c", 11 0, L_0x555ac1248fb0;  1 drivers
o0x7fb14f677fc8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x555ac1227fa0_0 .net "d", 11 0, o0x7fb14f677fc8;  0 drivers
v0x555ac1228080_0 .var "out", 11 0;
v0x555ac12281b0_0 .net "s", 1 0, v0x555ac1231d60_0;  alias, 1 drivers
E_0x555ac1227c40/0 .event edge, v0x555ac12281b0_0, v0x555ac1227fa0_0, v0x555ac1227eb0_0, v0x555ac1227dd0_0;
E_0x555ac1227c40/1 .event edge, v0x555ac1227cd0_0;
E_0x555ac1227c40 .event/or E_0x555ac1227c40/0, E_0x555ac1227c40/1;
S_0x555ac1228390 .scope module, "pc" "registro" 4 12, 6 36 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x555ac1228560 .param/l "WIDTH" 0 6 36, +C4<00000000000000000000000000001010>;
v0x555ac12286a0_0 .net "clk", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac1228760_0 .net "d", 9 0, L_0x555ac1247e50;  alias, 1 drivers
v0x555ac1228850_0 .var "q", 9 0;
v0x555ac1228950_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
S_0x555ac1228a30 .scope module, "pila1" "pila" 4 29, 6 67 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x555ac1228d20_0 .net "clk", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac1228de0_0 .net "inpush", 9 0, L_0x555ac1246b10;  alias, 1 drivers
v0x555ac1228ef0 .array "mem", 7 0, 9 0;
v0x555ac1228f90_0 .var "outpop", 9 0;
v0x555ac1229050_0 .net "pop", 0 0, v0x555ac1231bd0_0;  alias, 1 drivers
v0x555ac1229140_0 .net "push", 0 0, L_0x555ac1248970;  alias, 1 drivers
v0x555ac1229200_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
v0x555ac12292a0_0 .var "sp", 2 0;
E_0x555ac1228ca0/0 .event edge, v0x555ac1229050_0, v0x555ac1229140_0;
E_0x555ac1228ca0/1 .event posedge, v0x555ac1222c50_0;
E_0x555ac1228ca0 .event/or E_0x555ac1228ca0/0, E_0x555ac1228ca0/1;
S_0x555ac1229480 .scope module, "reg1" "registro_mod" 4 37, 6 129 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x555ac1229650 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x555ac12297d0_0 .net "clk", 0 0, L_0x555ac1247bb0;  alias, 1 drivers
v0x555ac12298b0_0 .net "d", 7 0, L_0x555ac1246f40;  alias, 1 drivers
v0x555ac12299a0_0 .var "q", 7 0;
v0x555ac1229a70_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
E_0x555ac1224800/0 .event negedge, v0x555ac12297d0_0;
E_0x555ac1224800/1 .event posedge, v0x555ac1222c50_0;
E_0x555ac1224800 .event/or E_0x555ac1224800/0, E_0x555ac1224800/1;
S_0x555ac1229bc0 .scope module, "reg2" "registro_mod" 4 39, 6 129 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x555ac1229d40 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x555ac1229f00_0 .net "clk", 0 0, L_0x555ac1247c20;  alias, 1 drivers
v0x555ac1229fe0_0 .net "d", 7 0, L_0x555ac1246f40;  alias, 1 drivers
v0x555ac122a0f0_0 .var "q", 7 0;
v0x555ac122a1b0_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
E_0x555ac1229e80/0 .event negedge, v0x555ac1229f00_0;
E_0x555ac1229e80/1 .event posedge, v0x555ac1222c50_0;
E_0x555ac1229e80 .event/or E_0x555ac1229e80/0, E_0x555ac1229e80/1;
S_0x555ac122a300 .scope module, "reg3" "registro_mod" 4 41, 6 129 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x555ac122a4d0 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x555ac122a690_0 .net "clk", 0 0, L_0x555ac1247d20;  alias, 1 drivers
v0x555ac122a770_0 .net "d", 7 0, L_0x555ac1246f40;  alias, 1 drivers
v0x555ac122a830_0 .var "q", 7 0;
v0x555ac122a920_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
E_0x555ac122a610/0 .event negedge, v0x555ac122a690_0;
E_0x555ac122a610/1 .event posedge, v0x555ac1222c50_0;
E_0x555ac122a610 .event/or E_0x555ac122a610/0, E_0x555ac122a610/1;
S_0x555ac122aa70 .scope module, "reg4" "registro_mod" 4 43, 6 129 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x555ac122ac40 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x555ac122ae00_0 .net "clk", 0 0, L_0x555ac1247d90;  alias, 1 drivers
v0x555ac122aee0_0 .net "d", 7 0, L_0x555ac1246f40;  alias, 1 drivers
v0x555ac122afa0_0 .var "q", 7 0;
v0x555ac122b090_0 .net "reset", 0 0, v0x555ac12351f0_0;  alias, 1 drivers
E_0x555ac122ad80/0 .event negedge, v0x555ac122ae00_0;
E_0x555ac122ad80/1 .event posedge, v0x555ac1222c50_0;
E_0x555ac122ad80 .event/or E_0x555ac122ad80/0, E_0x555ac122ad80/1;
S_0x555ac122b1e0 .scope module, "reg_int_1" "reg_int_1" 4 59, 6 140 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x555ac1248080 .functor BUFZ 10, v0x555ac122b3a0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x555ac122b3a0_0 .var "reg_dat", 9 0;
v0x555ac122b4a0_0 .net "s", 9 0, L_0x555ac1248080;  alias, 1 drivers
S_0x555ac122b580 .scope module, "reg_int_2" "reg_int_2" 4 61, 6 150 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x555ac12480f0 .functor BUFZ 10, v0x555ac122b770_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x555ac122b770_0 .var "reg_dat", 9 0;
v0x555ac122b870_0 .net "s", 9 0, L_0x555ac12480f0;  alias, 1 drivers
S_0x555ac122b980 .scope module, "reg_int_3" "reg_int_3" 4 63, 6 161 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x555ac1248160 .functor BUFZ 10, v0x555ac122bb70_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x555ac122bb70_0 .var "reg_dat", 9 0;
v0x555ac122bc70_0 .net "s", 9 0, L_0x555ac1248160;  alias, 1 drivers
S_0x555ac122bd80 .scope module, "reg_int_4" "reg_int_4" 4 65, 6 171 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x555ac12481d0 .functor BUFZ 10, v0x555ac122bf70_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x555ac122bf70_0 .var "reg_dat", 9 0;
v0x555ac122c070_0 .net "s", 9 0, L_0x555ac12481d0;  alias, 1 drivers
S_0x555ac122c180 .scope module, "regpro1" "regprog" 4 31, 6 95 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x555ac1246a10 .functor BUFZ 8, L_0x555ac1246d60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555ac122c400_0 .net *"_s0", 7 0, L_0x555ac1246d60;  1 drivers
v0x555ac122c4e0_0 .net *"_s3", 7 0, L_0x555ac1246e00;  1 drivers
v0x555ac122c5c0_0 .net *"_s4", 9 0, L_0x555ac1246ea0;  1 drivers
L_0x7fb14f62d2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555ac122c6b0_0 .net *"_s7", 1 0, L_0x7fb14f62d2e8;  1 drivers
v0x555ac122c790_0 .net "clk", 0 0, v0x555ac12347f0_0;  alias, 1 drivers
v0x555ac122c880_0 .net "rd", 7 0, L_0x555ac1246a10;  alias, 1 drivers
v0x555ac122c940 .array "regb", 255 0, 7 0;
v0x555ac122c9e0_0 .net "wd", 7 0, L_0x555ac1245b70;  alias, 1 drivers
v0x555ac122caf0_0 .net "we4", 0 0, v0x555ac1232490_0;  alias, 1 drivers
v0x555ac122cc40_0 .net "wra", 11 0, v0x555ac1228080_0;  alias, 1 drivers
L_0x555ac1246d60 .array/port v0x555ac122c940, L_0x555ac1246ea0;
L_0x555ac1246e00 .part v0x555ac1228080_0, 4, 8;
L_0x555ac1246ea0 .concat [ 8 2 0 0], L_0x555ac1246e00, L_0x7fb14f62d2e8;
S_0x555ac122cdb0 .scope module, "sum1" "sum" 4 24, 6 29 0, S_0x555ac11ed030;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x555ac122cfa0_0 .net "a", 9 0, v0x555ac1228850_0;  alias, 1 drivers
L_0x7fb14f62d2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555ac122d0d0_0 .net "b", 9 0, L_0x7fb14f62d2a0;  1 drivers
v0x555ac122d1b0_0 .net "y", 9 0, L_0x555ac1246970;  alias, 1 drivers
L_0x555ac1246970 .arith/sum 10, v0x555ac1228850_0, L_0x7fb14f62d2a0;
S_0x555ac1231200 .scope module, "uc_1" "uc" 3 10, 8 1 0, S_0x555ac11f2f00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 1 "timer_enable"
    .port_info 12 /OUTPUT 2 "s_port"
    .port_info 13 /OUTPUT 2 "s_data"
    .port_info 14 /OUTPUT 2 "s_inm"
    .port_info 15 /OUTPUT 3 "op_alu"
    .port_info 16 /INPUT 1 "ie1"
    .port_info 17 /INPUT 1 "ie2"
    .port_info 18 /INPUT 1 "ie3"
    .port_info 19 /INPUT 1 "ie4"
v0x555ac1231640_0 .net "ie1", 0 0, v0x555ac1234be0_0;  alias, 1 drivers
v0x555ac1231750_0 .net "ie2", 0 0, v0x555ac1234c80_0;  alias, 1 drivers
v0x555ac1231860_0 .net "ie3", 0 0, v0x555ac1234d20_0;  alias, 1 drivers
v0x555ac1231950_0 .net "ie4", 0 0, v0x555ac1234dc0_0;  alias, 1 drivers
v0x555ac12319f0_0 .var "op_alu", 2 0;
v0x555ac1231b30_0 .net "opcode", 15 0, L_0x555ac1248ea0;  alias, 1 drivers
v0x555ac1231bd0_0 .var "pop", 0 0;
v0x555ac1231cc0_0 .var "push", 0 0;
v0x555ac1231d60_0 .var "s_data", 1 0;
v0x555ac1231e00_0 .var "s_inc", 0 0;
v0x555ac1231ef0_0 .var "s_inm", 1 0;
v0x555ac1231fe0_0 .var "s_out", 0 0;
v0x555ac12320d0_0 .var "s_pila", 0 0;
v0x555ac12321c0_0 .var "s_port", 1 0;
v0x555ac12322b0_0 .var "timer_enable", 0 0;
v0x555ac12323a0_0 .var "we3", 0 0;
v0x555ac1232490_0 .var "we4", 0 0;
v0x555ac1232690_0 .var "we5", 0 0;
v0x555ac1232730_0 .var "wez", 0 0;
v0x555ac1232820_0 .net "z", 0 0, v0x555ac1223450_0;  alias, 1 drivers
E_0x555ac12315e0 .event edge, v0x555ac122ee50_0;
    .scope S_0x555ac1228390;
T_0 ;
    %wait E_0x555ac12096a0;
    %load/vec4 v0x555ac1228950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555ac1228850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555ac1228760_0;
    %assign/vec4 v0x555ac1228850_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555ac1223650;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x555ac1223d00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555ac121f310;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x555ac1220830 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555ac121f310;
T_3 ;
    %wait E_0x555ac11a05a0;
    %load/vec4 v0x555ac1220a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555ac12209b0_0;
    %load/vec4 v0x555ac12208d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555ac1220830, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555ac12245e0;
T_4 ;
    %wait E_0x555ac12248e0;
    %load/vec4 v0x555ac1224e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x555ac1224970_0;
    %assign/vec4 v0x555ac1224d10_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x555ac1224a80_0;
    %assign/vec4 v0x555ac1224d10_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x555ac1224b40_0;
    %assign/vec4 v0x555ac1224d10_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x555ac1224c30_0;
    %assign/vec4 v0x555ac1224d10_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555ac11eb9d0;
T_5 ;
    %wait E_0x555ac11a0330;
    %load/vec4 v0x555ac11f69a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x555ac11d9670_0;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x555ac11d9670_0;
    %inv;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x555ac11d9670_0;
    %load/vec4 v0x555ac11d9740_0;
    %add;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x555ac11d9670_0;
    %load/vec4 v0x555ac11d9740_0;
    %sub;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x555ac11d9670_0;
    %load/vec4 v0x555ac11d9740_0;
    %and;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x555ac11d9670_0;
    %load/vec4 v0x555ac11d9740_0;
    %or;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x555ac11d9670_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x555ac11d9740_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555ac121efa0_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555ac1222fd0;
T_6 ;
    %wait E_0x555ac12096a0;
    %load/vec4 v0x555ac12234f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555ac1223450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555ac1223190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555ac1223380_0;
    %assign/vec4 v0x555ac1223450_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555ac1228a30;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12292a0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x555ac1228a30;
T_8 ;
    %wait E_0x555ac1228ca0;
    %load/vec4 v0x555ac1229200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12292a0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x555ac1229140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555ac1228de0_0;
    %load/vec4 v0x555ac12292a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555ac1228ef0, 4, 0;
    %load/vec4 v0x555ac12292a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555ac12292a0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555ac1228f90_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x555ac1229050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x555ac12292a0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x555ac12292a0_0, 0, 3;
    %load/vec4 v0x555ac12292a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555ac1228ef0, 4;
    %store/vec4 v0x555ac1228f90_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555ac122c180;
T_9 ;
    %vpi_call 6 101 "$readmemb", "regdata.dat", v0x555ac122c940 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x555ac122c180;
T_10 ;
    %wait E_0x555ac11a05a0;
    %load/vec4 v0x555ac122caf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x555ac122c9e0_0;
    %load/vec4 v0x555ac122cc40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555ac122c940, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555ac12256e0;
T_11 ;
    %wait E_0x555ac12259f0;
    %load/vec4 v0x555ac1225f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x555ac1225a80_0;
    %assign/vec4 v0x555ac1225e30_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x555ac1225b80_0;
    %assign/vec4 v0x555ac1225e30_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x555ac1225c60_0;
    %assign/vec4 v0x555ac1225e30_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x555ac1225d50_0;
    %assign/vec4 v0x555ac1225e30_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555ac1229480;
T_12 ;
    %wait E_0x555ac1224800;
    %load/vec4 v0x555ac1229a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555ac12299a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555ac12298b0_0;
    %assign/vec4 v0x555ac12299a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555ac1229bc0;
T_13 ;
    %wait E_0x555ac1229e80;
    %load/vec4 v0x555ac122a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555ac122a0f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555ac1229fe0_0;
    %assign/vec4 v0x555ac122a0f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555ac122a300;
T_14 ;
    %wait E_0x555ac122a610;
    %load/vec4 v0x555ac122a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555ac122a830_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555ac122a770_0;
    %assign/vec4 v0x555ac122a830_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555ac122aa70;
T_15 ;
    %wait E_0x555ac122ad80;
    %load/vec4 v0x555ac122b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555ac122afa0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555ac122aee0_0;
    %assign/vec4 v0x555ac122afa0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555ac1226ee0;
T_16 ;
    %wait E_0x555ac12271f0;
    %load/vec4 v0x555ac1227740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x555ac1227280_0;
    %assign/vec4 v0x555ac1227630_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x555ac1227380_0;
    %assign/vec4 v0x555ac1227630_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x555ac1227460_0;
    %assign/vec4 v0x555ac1227630_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x555ac1227550_0;
    %assign/vec4 v0x555ac1227630_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555ac122b1e0;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x555ac122b3a0_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x555ac122b580;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x555ac122b770_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x555ac122b980;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x555ac122bb70_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x555ac122bd80;
T_20 ;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x555ac122bf70_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x555ac1222290;
T_21 ;
    %wait E_0x555ac1222540;
    %load/vec4 v0x555ac1222b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x555ac12226a0_0;
    %load/vec4 v0x555ac1222df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555ac1222780_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555ac1222290;
T_22 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x555ac12229d0_0, 0, 28;
    %end;
    .thread T_22;
    .scope S_0x555ac1222290;
T_23 ;
    %wait E_0x555ac1209470;
    %load/vec4 v0x555ac1222780_0;
    %parti/s 3, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.6;
T_23.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x555ac1222ab0_0, 0, 28;
    %jmp T_23.6;
T_23.1 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x555ac1222ab0_0, 0, 28;
    %jmp T_23.6;
T_23.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x555ac1222ab0_0, 0, 28;
    %jmp T_23.6;
T_23.3 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x555ac1222ab0_0, 0, 28;
    %jmp T_23.6;
T_23.4 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x555ac1222ab0_0, 0, 28;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555ac1222290;
T_24 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555ac1222d10_0, 0, 6;
    %end;
    .thread T_24;
    .scope S_0x555ac1222290;
T_25 ;
    %wait E_0x555ac11a05a0;
    %load/vec4 v0x555ac12229d0_0;
    %pad/u 32;
    %load/vec4 v0x555ac1222ab0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x555ac1222d10_0;
    %addi 1, 0, 6;
    %store/vec4 v0x555ac1222d10_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555ac1222b90_0;
    %and;
    %store/vec4 v0x555ac12228e0_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12228e0_0, 0, 1;
    %load/vec4 v0x555ac1222d10_0;
    %store/vec4 v0x555ac1222d10_0, 0, 6;
T_25.1 ;
    %load/vec4 v0x555ac1222d10_0;
    %load/vec4 v0x555ac1222780_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555ac1222d10_0, 0, 6;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12228e0_0, 0, 1;
T_25.3 ;
    %load/vec4 v0x555ac12229d0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x555ac12229d0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555ac1227900;
T_26 ;
    %wait E_0x555ac1227c40;
    %load/vec4 v0x555ac12281b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x555ac1227cd0_0;
    %assign/vec4 v0x555ac1228080_0, 0;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x555ac1227dd0_0;
    %assign/vec4 v0x555ac1228080_0, 0;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x555ac1227eb0_0;
    %assign/vec4 v0x555ac1228080_0, 0;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v0x555ac1227fa0_0;
    %assign/vec4 v0x555ac1228080_0, 0;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555ac1231200;
T_27 ;
    %wait E_0x555ac12315e0;
    %load/vec4 v0x555ac1231b30_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_27.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_27.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/z;
    %jmp/1 T_27.2, 4;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/z;
    %jmp/1 T_27.3, 4;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/z;
    %jmp/1 T_27.4, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/z;
    %jmp/1 T_27.5, 4;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/z;
    %jmp/1 T_27.6, 4;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/z;
    %jmp/1 T_27.7, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_27.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/z;
    %jmp/1 T_27.9, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_27.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_27.11, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/z;
    %jmp/1 T_27.12, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_27.13, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_27.14, 4;
    %jmp T_27.16;
T_27.0 ;
    %load/vec4 v0x555ac1231b30_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %load/vec4 v0x555ac1232820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %jmp T_27.18;
T_27.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
T_27.18 ;
    %jmp T_27.16;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %load/vec4 v0x555ac1232820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %jmp T_27.20;
T_27.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
T_27.20 ;
    %jmp T_27.16;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %load/vec4 v0x555ac1231b30_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %load/vec4 v0x555ac1231b30_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x555ac12322b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12323a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1232490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1232730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12320d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac12321c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1231fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac1231e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555ac1231ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555ac12319f0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555ac1231d60_0, 0, 2;
    %jmp T_27.16;
T_27.16 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x555ac11f8780;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12347f0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12347f0_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x555ac11f8780;
T_29 ;
    %vpi_call 2 30 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555ac12351f0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac12351f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1234be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1234c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1234d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555ac1234dc0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x555ac11f8780;
T_30 ;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555ac12348b0_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x555ac12348b0_0, 0, 8;
    %jmp T_30;
    .thread T_30;
    .scope S_0x555ac11f8780;
T_31 ;
    %delay 891896832, 58;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
