#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu Jun 20 12:22:24 2024
# Process ID: 816
# Current directory: C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1
# Command line: vivado.exe -log system_axis_subset_converter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axis_subset_converter_0_0.tcl
# Log file: C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1/system_axis_subset_converter_0_0.vds
# Journal file: C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1\vivado.jou
# Running On: LAPTOP-DWAYNE, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 25520 MB
#-----------------------------------------------------------
source system_axis_subset_converter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 477.465 ; gain = 182.203
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/hdway/Documents/vivado/TER/Zybo-Z7/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hdway/Documents/vivado/TER/PetaENC_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hdway/Documents/vivado/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 483.457 ; gain = 5.992
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axis_subset_converter_0_0
Command: synth_design -top system_axis_subset_converter_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26872
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1364.469 ; gain = 440.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/synth/system_axis_subset_converter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_30_core' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ipshared/f1e7/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_30_core' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ipshared/f1e7/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'tdata_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_system_axis_subset_converter_0_0' [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_subset_converter_0_0' (0#1) [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/synth/system_axis_subset_converter_0_0.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[9] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[8] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[7] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[6] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[5] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[4] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[3] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[2] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[1] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[9] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[8] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[7] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[6] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[5] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[4] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[3] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[2] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[1] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[9] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[8] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[7] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[6] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[5] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[4] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[3] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[2] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[1] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tstrb_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tdest_system_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tdest_system_axis_subset_converter_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1479.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.gen/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1479.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1479.062 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:54 . Memory (MB): peak = 1479.062 ; gain = 555.066
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:04 . Memory (MB): peak = 1479.062 ; gain = 555.066
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1479.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1481.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4afe8d59
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:23 . Memory (MB): peak = 1485.801 ; gain = 981.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1/system_axis_subset_converter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axis_subset_converter_0_0, cache-ID = 1f6340ac846640c1
INFO: [Common 17-1381] The checkpoint 'C:/Users/hdway/Documents/vivado/TER/PmodENC_Linux/hw_with_enc/hw_with_enc.runs/system_axis_subset_converter_0_0_synth_1/system_axis_subset_converter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axis_subset_converter_0_0_utilization_synth.rpt -pb system_axis_subset_converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 12:25:37 2024...
