#######################Part1###########################
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 01:22:52 on Jan 20,2021
vlog part1.sv 
-- Compiling module top
-- Compiling module control
-- Compiling module datapath
-- Compiling module led_ctrl

Top level modules:
	top
End time: 01:22:52 on Jan 20,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2020.1

# vsim -c -do "/cad2/ece342s/public/1/test/run.do" work.tb 
# Start time: 01:22:54 on Jan 20,2021
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-13-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb
# Loading work.top
# Loading work.datapath
# Loading work.control
# Loading work.led_ctrl
# do /cad2/ece342s/public/1/test/run.do
# Reset asserts here
# First guess is entered, actual number =  91
# Check guess for over
# guess is 192, your actual is  91
# Your over = 1  Your under = 0  Your equal = 0
# Check pass
# Second guess is entered, check guess for equal
# guess is  91, your actual is  91
# Your over = 0  Your under = 0  Your equal = 1
# Check pass
# ** Note: $finish    : /cad2/ece342s/public/1/test/part1tb.sv(65)
#    Time: 221 ps  Iteration: 0  Instance: /tb
# End time: 01:22:54 on Jan 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
######################SUMMARY of part1##########################
Number of Errors by compiling the verilog code: 0
Number of Errors by running the simulation: 0
Number of PASSED: 2
Number of FAILED: 0
part1 is done!
#######################Part2###########################
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 01:22:54 on Jan 20,2021
vlog part2.sv 
-- Compiling module top
-- Compiling module control
-- Compiling module datapath
-- Compiling module led_ctrl

Top level modules:
	top
End time: 01:22:54 on Jan 20,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2020.1

# vsim -c -do "/cad2/ece342s/public/1/test/run.do" work.tb 
# Start time: 01:22:55 on Jan 20,2021
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-13-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb
# Loading work.top
# Loading work.datapath
# Loading work.control
# Loading work.led_ctrl
# do /cad2/ece342s/public/1/test/run.do
# Reset asserts here
# Check if trying number starts from 7
# Your trying number =  7, actual trying number = 7
# Check pass
# First guess is entered, actual number =  69
# guess is  87, your actual is  69
# Second guess is entered
# guess is  86, your actual is  69
# Third guess is entered
# guess is  59, your actual is  69
# Forth guess is entered
# guess is  64, your actual is  69
# Fifth guess is entered
# guess is  65, your actual is  69
# Sixth guess is entered
# guess is  66, your actual is  69
# Seventh guess is entered, game ends if the guess is wrong
# guess is  67, your actual is  69
# Game ends, Your over = 0  Your under = 1  Your equal = 0
# Your tring number =  0, actual tring number = 0
# All results should not change after entering new guess
# Check pass
# New guess is entered, check games ends(dp signals doesn't change from previous results)
# guess is  68, your actual is  69
# Your over = 0  Your under = 1  Your equal = 0
# Your tring number =  0, actual tring number = 0
# Check pass
# ** Note: $finish    : /cad2/ece342s/public/1/test/part2tb.sv(129)
#    Time: 18707 ps  Iteration: 0  Instance: /tb
# End time: 01:22:55 on Jan 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
######################SUMMARY of part2##########################
Number of Errors by compiling the verilog code: 0
Number of Errors by running the simulation: 0
Number of PASSED: 3
Number of FAILED: 0
part2 is done!
