{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730298687380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730298687380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 20:01:27 2024 " "Processing started: Wed Oct 30 20:01:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730298687380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730298687380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730298687380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730298687779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstDecoder " "Found entity 1: InstDecoder" {  } { { "InstDecoder.v" "" { Text "Z:/Desktop/Vicharak/InstDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "Z:/Desktop/Vicharak/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "Z:/Desktop/Vicharak/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687920 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory.v(8) " "Verilog HDL information at DataMemory.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory.v" "" { Text "Z:/Desktop/Vicharak/DataMemory.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1730298687936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "Z:/Desktop/Vicharak/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file instfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instFetch " "Found entity 1: instFetch" {  } { { "instFetch.v" "" { Text "Z:/Desktop/Vicharak/instFetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "Z:/Desktop/Vicharak/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "Z:/Desktop/Vicharak/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "output_files/ControlUnit.v" "" { Text "Z:/Desktop/Vicharak/output_files/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730298687967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730298687967 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "progcnt top.v(10) " "Verilog HDL Implicit Net warning at top.v(10): created implicit net for \"progcnt\"" {  } { { "top.v" "" { Text "Z:/Desktop/Vicharak/top.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730298687967 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeaata top.v(13) " "Verilog HDL Implicit Net warning at top.v(13): created implicit net for \"writeaata\"" {  } { { "top.v" "" { Text "Z:/Desktop/Vicharak/top.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730298687967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730298688002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "top.v" "pc" { Text "Z:/Desktop/Vicharak/top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProgramCounter.v(18) " "Verilog HDL assignment warning at ProgramCounter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "ProgramCounter.v" "" { Text "Z:/Desktop/Vicharak/ProgramCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688034 "|top|ProgramCounter:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ProgramCounter.v(24) " "Verilog HDL assignment warning at ProgramCounter.v(24): truncated value with size 32 to match size of target (19)" {  } { { "ProgramCounter.v" "" { Text "Z:/Desktop/Vicharak/ProgramCounter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688034 "|top|ProgramCounter:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProgramCounter.v(25) " "Verilog HDL assignment warning at ProgramCounter.v(25): truncated value with size 32 to match size of target (4)" {  } { { "ProgramCounter.v" "" { Text "Z:/Desktop/Vicharak/ProgramCounter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688034 "|top|ProgramCounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDecoder InstDecoder:dec " "Elaborating entity \"InstDecoder\" for hierarchy \"InstDecoder:dec\"" {  } { { "top.v" "dec" { Text "Z:/Desktop/Vicharak/top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instFetch instFetch:fetch " "Elaborating entity \"instFetch\" for hierarchy \"instFetch:fetch\"" {  } { { "top.v" "fetch" { Text "Z:/Desktop/Vicharak/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688049 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instructionMemory instFetch.v(7) " "Verilog HDL warning at instFetch.v(7): object instructionMemory used but never assigned" {  } { { "instFetch.v" "" { Text "Z:/Desktop/Vicharak/instFetch.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1730298688065 "|top|instFetch:fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 instFetch.v(20) " "Verilog HDL assignment warning at instFetch.v(20): truncated value with size 32 to match size of target (19)" {  } { { "instFetch.v" "" { Text "Z:/Desktop/Vicharak/instFetch.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688065 "|top|instFetch:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regi " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regi\"" {  } { { "top.v" "regi" { Text "Z:/Desktop/Vicharak/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "top.v" "alu" { Text "Z:/Desktop/Vicharak/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ALU.v(20) " "Verilog HDL assignment warning at ALU.v(20): truncated value with size 32 to match size of target (19)" {  } { { "ALU.v" "" { Text "Z:/Desktop/Vicharak/ALU.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ALU.v(21) " "Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (19)" {  } { { "ALU.v" "" { Text "Z:/Desktop/Vicharak/ALU.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ALU.v(23) " "Verilog HDL assignment warning at ALU.v(23): truncated value with size 32 to match size of target (19)" {  } { { "ALU.v" "" { Text "Z:/Desktop/Vicharak/ALU.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ALU.v(24) " "Verilog HDL assignment warning at ALU.v(24): truncated value with size 32 to match size of target (19)" {  } { { "ALU.v" "" { Text "Z:/Desktop/Vicharak/ALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:con " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:con\"" {  } { { "top.v" "con" { Text "Z:/Desktop/Vicharak/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688081 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlUnit.v(19) " "Verilog HDL Case Statement warning at ControlUnit.v(19): case item expression covers a value already covered by a previous case item" {  } { { "output_files/ControlUnit.v" "" { Text "Z:/Desktop/Vicharak/output_files/ControlUnit.v" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ControlUnit:con"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlUnit.v(29) " "Verilog HDL Case Statement warning at ControlUnit.v(29): case item expression covers a value already covered by a previous case item" {  } { { "output_files/ControlUnit.v" "" { Text "Z:/Desktop/Vicharak/output_files/ControlUnit.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ControlUnit:con"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlUnit.v(38) " "Verilog HDL Case Statement warning at ControlUnit.v(38): case item expression covers a value already covered by a previous case item" {  } { { "output_files/ControlUnit.v" "" { Text "Z:/Desktop/Vicharak/output_files/ControlUnit.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ControlUnit:con"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlUnit.v(48) " "Verilog HDL Case Statement warning at ControlUnit.v(48): case item expression covers a value already covered by a previous case item" {  } { { "output_files/ControlUnit.v" "" { Text "Z:/Desktop/Vicharak/output_files/ControlUnit.v" 48 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1730298688081 "|top|ControlUnit:con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:data " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:data\"" {  } { { "top.v" "data" { Text "Z:/Desktop/Vicharak/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688096 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "alu_result alu " "Port \"alu_result\" does not exist in macrofunction \"alu\"" {  } { { "top.v" "alu" { Text "Z:/Desktop/Vicharak/top.v" 14 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688128 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rd fetch " "Port \"rd\" does not exist in macrofunction \"fetch\"" {  } { { "top.v" "fetch" { Text "Z:/Desktop/Vicharak/top.v" 12 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688128 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rs1 fetch " "Port \"rs1\" does not exist in macrofunction \"fetch\"" {  } { { "top.v" "fetch" { Text "Z:/Desktop/Vicharak/top.v" 12 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688128 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rs2 fetch " "Port \"rs2\" does not exist in macrofunction \"fetch\"" {  } { { "top.v" "fetch" { Text "Z:/Desktop/Vicharak/top.v" 12 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730298688128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1730298688143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Desktop/Vicharak/output_files/ALU.map.smsg " "Generated suppressed messages file Z:/Desktop/Vicharak/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1730298688205 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "12930 " "Peak virtual memory: 12930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730298688268 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 30 20:01:28 2024 " "Processing ended: Wed Oct 30 20:01:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730298688268 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730298688268 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730298688268 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730298688268 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 17 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 17 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730298688967 ""}
