<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="processor_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="processor_sim" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="54129932289fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="167"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="96" />
   <wvobject fp_name="/processor_sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/in_port" type="array">
      <obj_property name="ElementShortName">in_port[15:0]</obj_property>
      <obj_property name="ObjectShortName">in_port[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/out_port" type="array">
      <obj_property name="ElementShortName">out_port[15:0]</obj_property>
      <obj_property name="ObjectShortName">out_port[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/clk_period" type="other">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider310">
      <obj_property name="label">IF/ID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/instr_in" type="array">
      <obj_property name="ElementShortName">instr_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">instr_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/PC_addr_in" type="array">
      <obj_property name="ElementShortName">PC_addr_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/PC_addr_out" type="array">
      <obj_property name="ElementShortName">PC_addr_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/op_pass" type="array">
      <obj_property name="ElementShortName">op_pass[15:0]</obj_property>
      <obj_property name="ObjectShortName">op_pass[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/op_code" type="array">
      <obj_property name="ElementShortName">op_code[6:0]</obj_property>
      <obj_property name="ObjectShortName">op_code[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/instr_format" type="array">
      <obj_property name="ElementShortName">instr_format[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_format[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/reg1_addr" type="array">
      <obj_property name="ElementShortName">reg1_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/reg2_addr" type="array">
      <obj_property name="ElementShortName">reg2_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/ra_addr_out" type="array">
      <obj_property name="ElementShortName">ra_addr_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/mem_oper_out" type="logic">
      <obj_property name="ElementShortName">mem_oper_out</obj_property>
      <obj_property name="ObjectShortName">mem_oper_out</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/wb_oper_out" type="logic">
      <obj_property name="ElementShortName">wb_oper_out</obj_property>
      <obj_property name="ObjectShortName">wb_oper_out</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/if_id_sig" type="array">
      <obj_property name="ElementShortName">if_id_sig</obj_property>
      <obj_property name="ObjectShortName">if_id_sig</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
