// Seed: 2854658852
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input uwire id_8,
    output wire id_9,
    input wor id_10
);
  struct packed {logic id_12;} id_13 = id_13.id_12;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire void id_4,
    input tri0 id_5,
    output tri id_6,
    input wand id_7,
    output tri1 id_8,
    input tri id_9
);
  logic id_11;
  ;
  always id_11 <= -1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_7,
      id_1,
      id_4,
      id_0,
      id_3,
      id_6,
      id_3
  );
endmodule
