DEBUG:root:
Tick: 0
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 2
PC	MPC	AR	BR	TOS
16	1	16	0	0
DS: []
RS: []

DEBUG:root:
Tick: 1
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
16	3	16	0	0
DS: []
RS: []

DEBUG:root:
Tick: 2
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
17	4	16	0	0
DS: [0]
RS: []

DEBUG:root:
Tick: 3
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
17	5	17	0	0
DS: [0]
RS: []

DEBUG:root:
Tick: 4
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
18	0	17	0	2
DS: [0]
RS: []

DEBUG:root:
Tick: 5
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
18	1	18	0	2
DS: [0]
RS: []

DEBUG:root:
Tick: 6
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
18	32	18	0	2
DS: [0]
RS: []

DEBUG:root:
Tick: 7
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
18	33	2	0	2
DS: [0]
RS: []

DEBUG:root:
Tick: 8
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
19	0	2	0	13
DS: [0]
RS: []

DEBUG:root:
Tick: 9
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
19	1	19	0	13
DS: [0]
RS: []

DEBUG:root:
Tick: 10
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
19	12	19	0	13
DS: [0]
RS: []

DEBUG:root:
Tick: 11
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
20	0	19	0	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 12
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
20	1	20	0	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 13
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
20	3	20	0	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 14
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
21	4	20	0	13
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 15
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
21	5	21	0	13
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 16
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
22	0	21	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 17
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
22	1	22	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 18
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
22	32	22	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 19
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
22	33	1	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 20
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
23	0	1	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 21
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
23	1	23	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 22
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
23	40	23	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:Output: writing 13 on port 1
DEBUG:root:
Tick: 23
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
23	41	23	0	1
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 24
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
23	42	23	0	1
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 25
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
23	43	23	0	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 26
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
24	0	23	0	13
DS: [0]
RS: []

DEBUG:root:
Tick: 27
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
24	1	24	0	13
DS: [0]
RS: []

DEBUG:root:
Tick: 28
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
24	12	24	0	13
DS: [0]
RS: []

DEBUG:root:
Tick: 29
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
25	0	24	0	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 30
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
25	1	25	0	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 31
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
25	3	25	0	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 32
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
26	4	25	0	13
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 33
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
26	5	26	0	13
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 34
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
27	0	26	0	49
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 35
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
27	1	27	0	49
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 36
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
27	8	27	0	49
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 37
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
27	9	27	13	49
DS: [0, 13, 13]
RS: []

DEBUG:root:
Tick: 38
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
27	10	27	13	49
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 39
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
27	11	27	13	49
DS: [0, 13, 49]
RS: []

DEBUG:root:
Tick: 40
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
28	0	27	13	13
DS: [0, 13, 49]
RS: []

DEBUG:root:
Tick: 41
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
28	1	28	13	13
DS: [0, 13, 49]
RS: []

DEBUG:root:
Tick: 42
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
28	47	28	13	13
DS: [0, 13, 49]
RS: []

DEBUG:root:
Tick: 43
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
29	48	28	13	13
DS: [0, 13, 49]
RS: []

DEBUG:root:
Tick: 44
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
29	49	28	13	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 45
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
29	50	28	13	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 46
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
29	0	28	13	13
DS: [0]
RS: []

DEBUG:root:
Tick: 47
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 2
PC	MPC	AR	BR	TOS
29	1	29	13	13
DS: [0]
RS: []

DEBUG:root:
Tick: 48
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
29	3	29	13	13
DS: [0]
RS: []

DEBUG:root:
Tick: 49
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
30	4	29	13	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 50
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
30	5	30	13	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 51
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	30	13	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 52
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	13	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 53
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	13	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 54
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	13	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 55
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	13	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 56
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	13	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 57
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	13	3
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 58
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	13	3
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 59
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	13	3
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 60
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	3	13	3
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 61
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	3	13	72
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 62
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	13	72
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 63
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	13	72
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 64
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	13	72
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 65
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	13	72
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 66
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 67
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 68
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 69
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 70
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 71
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 72
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:Output: writing `H` (72) on port 1
DEBUG:root:
Tick: 73
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	13	1
DS: [0, 13, 3, 72]
RS: []

DEBUG:root:
Tick: 74
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	13	1
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 75
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	13	3
DS: [0, 13, 3]
RS: []

DEBUG:root:
Tick: 76
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	13	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 77
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	13	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 78
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	13	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 79
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	13	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 80
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	13	3
DS: [0]
RS: []

DEBUG:root:
Tick: 81
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	13	3
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 82
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	13	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 83
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	13	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 84
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	13	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 85
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	13	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 86
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	13	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 87
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	13	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 88
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	13	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 89
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	13	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 90
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	13	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 91
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	13	12
DS: [0, 3, 12, 12]
RS: []

DEBUG:root:
Tick: 92
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	13	12
DS: [0, 3, 12, 12]
RS: []

DEBUG:root:
Tick: 93
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	13	49
DS: [0, 3, 12, 12]
RS: []

DEBUG:root:
Tick: 94
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	13	49
DS: [0, 3, 12, 12]
RS: []

DEBUG:root:
Tick: 95
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	13	49
DS: [0, 3, 12, 12]
RS: []

DEBUG:root:
Tick: 96
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	12	49
DS: [0, 3, 12, 12]
RS: []

DEBUG:root:
Tick: 97
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	12	49
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 98
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	12	49
DS: [0, 3, 12, 49]
RS: []

DEBUG:root:
Tick: 99
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	12	12
DS: [0, 3, 12, 49]
RS: []

DEBUG:root:
Tick: 100
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	12	12
DS: [0, 3, 12, 49]
RS: []

DEBUG:root:
Tick: 101
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	12	12
DS: [0, 3, 12, 49]
RS: []

DEBUG:root:
Tick: 102
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	12	12
DS: [0, 3, 12, 49]
RS: []

DEBUG:root:
Tick: 103
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	12	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 104
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	12	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 105
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 106
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 107
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 108
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	3	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 109
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	3	12
DS: [0]
RS: []

DEBUG:root:
Tick: 110
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	3	12
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 111
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 112
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 113
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 114
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	3	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 115
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	3	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 116
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	3	31
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 117
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	3	31
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 118
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	3	31
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 119
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	3	31
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 120
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	3	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 121
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 122
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 123
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 124
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	3	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 125
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	3	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 126
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	3	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 127
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	3	4
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 128
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	3	4
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 129
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	3	4
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 130
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	4	3	4
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 131
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	4	3	101
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 132
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	3	101
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 133
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	3	101
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 134
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	3	101
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 135
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	3	101
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 136
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 137
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 138
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 139
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 140
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 141
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 142
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:Output: writing `e` (101) on port 1
DEBUG:root:
Tick: 143
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	3	1
DS: [0, 12, 4, 101]
RS: []

DEBUG:root:
Tick: 144
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	3	1
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 145
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	3	4
DS: [0, 12, 4]
RS: []

DEBUG:root:
Tick: 146
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	3	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 147
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	3	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 148
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	3	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 149
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	12	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 150
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	12	4
DS: [0]
RS: []

DEBUG:root:
Tick: 151
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	12	4
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 152
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	12	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 153
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	12	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 154
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	12	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 155
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	12	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 156
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	12	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 157
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	12	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 158
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	12	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 159
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	12	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 160
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	12	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 161
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	12	11
DS: [0, 4, 11, 11]
RS: []

DEBUG:root:
Tick: 162
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	12	11
DS: [0, 4, 11, 11]
RS: []

DEBUG:root:
Tick: 163
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	12	49
DS: [0, 4, 11, 11]
RS: []

DEBUG:root:
Tick: 164
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	12	49
DS: [0, 4, 11, 11]
RS: []

DEBUG:root:
Tick: 165
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	12	49
DS: [0, 4, 11, 11]
RS: []

DEBUG:root:
Tick: 166
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	11	49
DS: [0, 4, 11, 11]
RS: []

DEBUG:root:
Tick: 167
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	11	49
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 168
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	11	49
DS: [0, 4, 11, 49]
RS: []

DEBUG:root:
Tick: 169
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	11	11
DS: [0, 4, 11, 49]
RS: []

DEBUG:root:
Tick: 170
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	11	11
DS: [0, 4, 11, 49]
RS: []

DEBUG:root:
Tick: 171
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	11	11
DS: [0, 4, 11, 49]
RS: []

DEBUG:root:
Tick: 172
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	11	11
DS: [0, 4, 11, 49]
RS: []

DEBUG:root:
Tick: 173
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	11	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 174
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	11	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 175
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 176
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 177
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 178
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	4	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 179
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	4	11
DS: [0]
RS: []

DEBUG:root:
Tick: 180
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	4	11
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 181
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 182
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 183
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 184
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	4	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 185
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	4	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 186
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	4	31
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 187
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	4	31
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 188
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	4	31
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 189
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	4	31
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 190
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	4	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 191
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 192
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 193
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 194
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	4	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 195
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	4	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 196
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	4	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 197
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	4	5
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 198
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	4	5
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 199
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	4	5
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 200
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	5	4	5
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 201
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	5	4	108
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 202
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	4	108
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 203
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	4	108
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 204
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	4	108
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 205
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	4	108
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 206
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 207
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 208
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 209
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 210
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 211
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 212
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:Output: writing `l` (108) on port 1
DEBUG:root:
Tick: 213
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	4	1
DS: [0, 11, 5, 108]
RS: []

DEBUG:root:
Tick: 214
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	4	1
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 215
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	4	5
DS: [0, 11, 5]
RS: []

DEBUG:root:
Tick: 216
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	4	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 217
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	4	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 218
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	4	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 219
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	11	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 220
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	11	5
DS: [0]
RS: []

DEBUG:root:
Tick: 221
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	11	5
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 222
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	11	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 223
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	11	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 224
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	11	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 225
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	11	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 226
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	11	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 227
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	11	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 228
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	11	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 229
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	11	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 230
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	11	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 231
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	11	10
DS: [0, 5, 10, 10]
RS: []

DEBUG:root:
Tick: 232
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	11	10
DS: [0, 5, 10, 10]
RS: []

DEBUG:root:
Tick: 233
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	11	49
DS: [0, 5, 10, 10]
RS: []

DEBUG:root:
Tick: 234
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	11	49
DS: [0, 5, 10, 10]
RS: []

DEBUG:root:
Tick: 235
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	11	49
DS: [0, 5, 10, 10]
RS: []

DEBUG:root:
Tick: 236
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	10	49
DS: [0, 5, 10, 10]
RS: []

DEBUG:root:
Tick: 237
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	10	49
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 238
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	10	49
DS: [0, 5, 10, 49]
RS: []

DEBUG:root:
Tick: 239
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	10	10
DS: [0, 5, 10, 49]
RS: []

DEBUG:root:
Tick: 240
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	10	10
DS: [0, 5, 10, 49]
RS: []

DEBUG:root:
Tick: 241
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	10	10
DS: [0, 5, 10, 49]
RS: []

DEBUG:root:
Tick: 242
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	10	10
DS: [0, 5, 10, 49]
RS: []

DEBUG:root:
Tick: 243
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	10	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 244
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	10	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 245
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 246
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 247
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 248
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	5	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 249
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	5	10
DS: [0]
RS: []

DEBUG:root:
Tick: 250
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	5	10
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 251
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 252
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 253
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 254
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	5	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 255
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	5	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 256
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	5	31
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 257
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	5	31
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 258
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	5	31
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 259
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	5	31
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 260
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	5	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 261
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 262
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 263
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 264
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	5	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 265
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	5	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 266
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	5	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 267
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	5	6
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 268
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	5	6
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 269
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	5	6
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 270
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	6	5	6
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 271
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	6	5	108
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 272
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	5	108
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 273
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	5	108
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 274
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	5	108
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 275
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	5	108
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 276
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 277
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 278
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 279
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 280
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 281
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 282
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:Output: writing `l` (108) on port 1
DEBUG:root:
Tick: 283
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	5	1
DS: [0, 10, 6, 108]
RS: []

DEBUG:root:
Tick: 284
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	5	1
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 285
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	5	6
DS: [0, 10, 6]
RS: []

DEBUG:root:
Tick: 286
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	5	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 287
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	5	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 288
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	5	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 289
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	10	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 290
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	10	6
DS: [0]
RS: []

DEBUG:root:
Tick: 291
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	10	6
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 292
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	10	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 293
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	10	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 294
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	10	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 295
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	10	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 296
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	10	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 297
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	10	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 298
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	10	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 299
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	10	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 300
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	10	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 301
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	10	9
DS: [0, 6, 9, 9]
RS: []

DEBUG:root:
Tick: 302
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	10	9
DS: [0, 6, 9, 9]
RS: []

DEBUG:root:
Tick: 303
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	10	49
DS: [0, 6, 9, 9]
RS: []

DEBUG:root:
Tick: 304
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	10	49
DS: [0, 6, 9, 9]
RS: []

DEBUG:root:
Tick: 305
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	10	49
DS: [0, 6, 9, 9]
RS: []

DEBUG:root:
Tick: 306
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	9	49
DS: [0, 6, 9, 9]
RS: []

DEBUG:root:
Tick: 307
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	9	49
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 308
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	9	49
DS: [0, 6, 9, 49]
RS: []

DEBUG:root:
Tick: 309
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	9	9
DS: [0, 6, 9, 49]
RS: []

DEBUG:root:
Tick: 310
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	9	9
DS: [0, 6, 9, 49]
RS: []

DEBUG:root:
Tick: 311
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	9	9
DS: [0, 6, 9, 49]
RS: []

DEBUG:root:
Tick: 312
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	9	9
DS: [0, 6, 9, 49]
RS: []

DEBUG:root:
Tick: 313
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	9	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 314
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	9	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 315
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 316
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 317
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 318
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	6	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 319
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	6	9
DS: [0]
RS: []

DEBUG:root:
Tick: 320
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	6	9
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 321
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 322
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 323
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 324
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	6	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 325
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	6	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 326
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	6	31
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 327
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	6	31
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 328
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	6	31
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 329
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	6	31
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 330
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	6	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 331
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 332
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 333
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 334
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	6	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 335
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	6	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 336
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	6	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 337
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	6	7
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 338
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	6	7
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 339
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	6	7
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 340
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	7	6	7
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 341
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	7	6	111
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 342
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	6	111
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 343
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	6	111
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 344
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	6	111
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 345
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	6	111
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 346
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 347
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 348
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 349
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 350
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 351
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 352
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:Output: writing `o` (111) on port 1
DEBUG:root:
Tick: 353
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	6	1
DS: [0, 9, 7, 111]
RS: []

DEBUG:root:
Tick: 354
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	6	1
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 355
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	6	7
DS: [0, 9, 7]
RS: []

DEBUG:root:
Tick: 356
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	6	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 357
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	6	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 358
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	6	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 359
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	9	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 360
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	9	7
DS: [0]
RS: []

DEBUG:root:
Tick: 361
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	9	7
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 362
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	9	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 363
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	9	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 364
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	9	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 365
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	9	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 366
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	9	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 367
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	9	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 368
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	9	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 369
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	9	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 370
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	9	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 371
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	9	8
DS: [0, 7, 8, 8]
RS: []

DEBUG:root:
Tick: 372
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	9	8
DS: [0, 7, 8, 8]
RS: []

DEBUG:root:
Tick: 373
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	9	49
DS: [0, 7, 8, 8]
RS: []

DEBUG:root:
Tick: 374
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	9	49
DS: [0, 7, 8, 8]
RS: []

DEBUG:root:
Tick: 375
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	9	49
DS: [0, 7, 8, 8]
RS: []

DEBUG:root:
Tick: 376
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	8	49
DS: [0, 7, 8, 8]
RS: []

DEBUG:root:
Tick: 377
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	8	49
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 378
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	8	49
DS: [0, 7, 8, 49]
RS: []

DEBUG:root:
Tick: 379
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	8	8
DS: [0, 7, 8, 49]
RS: []

DEBUG:root:
Tick: 380
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	8	8
DS: [0, 7, 8, 49]
RS: []

DEBUG:root:
Tick: 381
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	8	8
DS: [0, 7, 8, 49]
RS: []

DEBUG:root:
Tick: 382
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	8	8
DS: [0, 7, 8, 49]
RS: []

DEBUG:root:
Tick: 383
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	8	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 384
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	8	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 385
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 386
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 387
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 388
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	7	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 389
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	7	8
DS: [0]
RS: []

DEBUG:root:
Tick: 390
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	7	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 391
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 392
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 393
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 394
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	7	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 395
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	7	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 396
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	7	31
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 397
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	7	31
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 398
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	7	31
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 399
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	7	31
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 400
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	7	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 401
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 402
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 403
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 404
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	7	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 405
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	7	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 406
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	7	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 407
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	7	8
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 408
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	7	8
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 409
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	7	8
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 410
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	8	7	8
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 411
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	8	7	44
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 412
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	7	44
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 413
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	7	44
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 414
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	7	44
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 415
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	7	44
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 416
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 417
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 418
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 419
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 420
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 421
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 422
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:Output: writing `,` (44) on port 1
DEBUG:root:
Tick: 423
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	7	1
DS: [0, 8, 8, 44]
RS: []

DEBUG:root:
Tick: 424
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	7	1
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 425
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	7	8
DS: [0, 8, 8]
RS: []

DEBUG:root:
Tick: 426
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	7	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 427
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	7	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 428
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	7	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 429
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	8	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 430
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	8	8
DS: [0]
RS: []

DEBUG:root:
Tick: 431
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	8	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 432
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	8	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 433
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	8	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 434
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	8	8
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 435
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	8	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 436
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	8	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 437
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	8	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 438
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	8	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 439
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	8	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 440
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	8	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 441
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	8	7
DS: [0, 8, 7, 7]
RS: []

DEBUG:root:
Tick: 442
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	8	7
DS: [0, 8, 7, 7]
RS: []

DEBUG:root:
Tick: 443
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	8	49
DS: [0, 8, 7, 7]
RS: []

DEBUG:root:
Tick: 444
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	8	49
DS: [0, 8, 7, 7]
RS: []

DEBUG:root:
Tick: 445
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	8	49
DS: [0, 8, 7, 7]
RS: []

DEBUG:root:
Tick: 446
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	7	49
DS: [0, 8, 7, 7]
RS: []

DEBUG:root:
Tick: 447
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	7	49
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 448
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	7	49
DS: [0, 8, 7, 49]
RS: []

DEBUG:root:
Tick: 449
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	7	7
DS: [0, 8, 7, 49]
RS: []

DEBUG:root:
Tick: 450
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	7	7
DS: [0, 8, 7, 49]
RS: []

DEBUG:root:
Tick: 451
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	7	7
DS: [0, 8, 7, 49]
RS: []

DEBUG:root:
Tick: 452
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	7	7
DS: [0, 8, 7, 49]
RS: []

DEBUG:root:
Tick: 453
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	7	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 454
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	7	7
DS: [0, 8, 7]
RS: []

DEBUG:root:
Tick: 455
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 456
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 457
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	7	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 458
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	8	7
DS: [0, 8]
RS: []

DEBUG:root:
Tick: 459
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	8	7
DS: [0]
RS: []

DEBUG:root:
Tick: 460
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	8	7
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 461
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 462
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 463
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 464
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	8	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 465
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	8	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 466
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	8	31
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 467
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	8	31
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 468
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	8	31
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 469
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	8	31
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 470
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	8	8
DS: [0, 7, 8]
RS: []

DEBUG:root:
Tick: 471
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 472
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 473
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	8	8
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 474
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	8	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 475
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	8	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 476
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	8	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 477
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	8	9
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 478
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	8	9
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 479
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	8	9
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 480
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	9	8	9
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 481
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	9	8	32
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 482
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	8	32
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 483
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	8	32
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 484
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	8	32
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 485
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	8	32
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 486
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 487
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 488
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 489
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 490
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 491
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 492
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:Output: writing ` ` (32) on port 1
DEBUG:root:
Tick: 493
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	8	1
DS: [0, 7, 9, 32]
RS: []

DEBUG:root:
Tick: 494
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	8	1
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 495
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	8	9
DS: [0, 7, 9]
RS: []

DEBUG:root:
Tick: 496
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	8	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 497
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	8	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 498
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	8	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 499
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	7	9
DS: [0, 7]
RS: []

DEBUG:root:
Tick: 500
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	7	9
DS: [0]
RS: []

DEBUG:root:
Tick: 501
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	7	9
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 502
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	7	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 503
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	7	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 504
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	7	7
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 505
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	7	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 506
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	7	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 507
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	7	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 508
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	7	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 509
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	7	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 510
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	7	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 511
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	7	6
DS: [0, 9, 6, 6]
RS: []

DEBUG:root:
Tick: 512
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	7	6
DS: [0, 9, 6, 6]
RS: []

DEBUG:root:
Tick: 513
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	7	49
DS: [0, 9, 6, 6]
RS: []

DEBUG:root:
Tick: 514
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	7	49
DS: [0, 9, 6, 6]
RS: []

DEBUG:root:
Tick: 515
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	7	49
DS: [0, 9, 6, 6]
RS: []

DEBUG:root:
Tick: 516
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	6	49
DS: [0, 9, 6, 6]
RS: []

DEBUG:root:
Tick: 517
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	6	49
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 518
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	6	49
DS: [0, 9, 6, 49]
RS: []

DEBUG:root:
Tick: 519
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	6	6
DS: [0, 9, 6, 49]
RS: []

DEBUG:root:
Tick: 520
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	6	6
DS: [0, 9, 6, 49]
RS: []

DEBUG:root:
Tick: 521
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	6	6
DS: [0, 9, 6, 49]
RS: []

DEBUG:root:
Tick: 522
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	6	6
DS: [0, 9, 6, 49]
RS: []

DEBUG:root:
Tick: 523
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	6	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 524
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	6	6
DS: [0, 9, 6]
RS: []

DEBUG:root:
Tick: 525
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 526
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 527
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	6	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 528
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	9	6
DS: [0, 9]
RS: []

DEBUG:root:
Tick: 529
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	9	6
DS: [0]
RS: []

DEBUG:root:
Tick: 530
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	9	6
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 531
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 532
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 533
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 534
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	9	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 535
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	9	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 536
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	9	31
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 537
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	9	31
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 538
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	9	31
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 539
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	9	31
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 540
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	9	9
DS: [0, 6, 9]
RS: []

DEBUG:root:
Tick: 541
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 542
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 543
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	9	9
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 544
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	9	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 545
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	9	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 546
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	9	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 547
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	9	10
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 548
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	9	10
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 549
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	9	10
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 550
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	10	9	10
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 551
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	10	9	119
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 552
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	9	119
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 553
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	9	119
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 554
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	9	119
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 555
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	9	119
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 556
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 557
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 558
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 559
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 560
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 561
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 562
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:Output: writing `w` (119) on port 1
DEBUG:root:
Tick: 563
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	9	1
DS: [0, 6, 10, 119]
RS: []

DEBUG:root:
Tick: 564
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	9	1
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 565
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	9	10
DS: [0, 6, 10]
RS: []

DEBUG:root:
Tick: 566
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	9	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 567
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	9	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 568
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	9	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 569
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	6	10
DS: [0, 6]
RS: []

DEBUG:root:
Tick: 570
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	6	10
DS: [0]
RS: []

DEBUG:root:
Tick: 571
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	6	10
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 572
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	6	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 573
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	6	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 574
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	6	6
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 575
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	6	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 576
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	6	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 577
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	6	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 578
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	6	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 579
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	6	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 580
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	6	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 581
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	6	5
DS: [0, 10, 5, 5]
RS: []

DEBUG:root:
Tick: 582
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	6	5
DS: [0, 10, 5, 5]
RS: []

DEBUG:root:
Tick: 583
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	6	49
DS: [0, 10, 5, 5]
RS: []

DEBUG:root:
Tick: 584
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	6	49
DS: [0, 10, 5, 5]
RS: []

DEBUG:root:
Tick: 585
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	6	49
DS: [0, 10, 5, 5]
RS: []

DEBUG:root:
Tick: 586
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	5	49
DS: [0, 10, 5, 5]
RS: []

DEBUG:root:
Tick: 587
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	5	49
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 588
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	5	49
DS: [0, 10, 5, 49]
RS: []

DEBUG:root:
Tick: 589
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	5	5
DS: [0, 10, 5, 49]
RS: []

DEBUG:root:
Tick: 590
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	5	5
DS: [0, 10, 5, 49]
RS: []

DEBUG:root:
Tick: 591
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	5	5
DS: [0, 10, 5, 49]
RS: []

DEBUG:root:
Tick: 592
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	5	5
DS: [0, 10, 5, 49]
RS: []

DEBUG:root:
Tick: 593
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	5	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 594
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	5	5
DS: [0, 10, 5]
RS: []

DEBUG:root:
Tick: 595
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 596
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 597
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	5	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 598
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	10	5
DS: [0, 10]
RS: []

DEBUG:root:
Tick: 599
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	10	5
DS: [0]
RS: []

DEBUG:root:
Tick: 600
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	10	5
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 601
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 602
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 603
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 604
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	10	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 605
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	10	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 606
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	10	31
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 607
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	10	31
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 608
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	10	31
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 609
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	10	31
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 610
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	10	10
DS: [0, 5, 10]
RS: []

DEBUG:root:
Tick: 611
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 612
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 613
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	10	10
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 614
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	10	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 615
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	10	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 616
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	10	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 617
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	10	11
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 618
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	10	11
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 619
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	10	11
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 620
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	11	10	11
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 621
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	11	10	111
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 622
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	10	111
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 623
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	10	111
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 624
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	10	111
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 625
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	10	111
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 626
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 627
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 628
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 629
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 630
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 631
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 632
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:Output: writing `o` (111) on port 1
DEBUG:root:
Tick: 633
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	10	1
DS: [0, 5, 11, 111]
RS: []

DEBUG:root:
Tick: 634
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	10	1
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 635
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	10	11
DS: [0, 5, 11]
RS: []

DEBUG:root:
Tick: 636
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	10	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 637
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	10	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 638
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	10	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 639
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	5	11
DS: [0, 5]
RS: []

DEBUG:root:
Tick: 640
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	5	11
DS: [0]
RS: []

DEBUG:root:
Tick: 641
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	5	11
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 642
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	5	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 643
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	5	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 644
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	5	5
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 645
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	5	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 646
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	5	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 647
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	5	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 648
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	5	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 649
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	5	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 650
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	5	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 651
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	5	4
DS: [0, 11, 4, 4]
RS: []

DEBUG:root:
Tick: 652
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	5	4
DS: [0, 11, 4, 4]
RS: []

DEBUG:root:
Tick: 653
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	5	49
DS: [0, 11, 4, 4]
RS: []

DEBUG:root:
Tick: 654
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	5	49
DS: [0, 11, 4, 4]
RS: []

DEBUG:root:
Tick: 655
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	5	49
DS: [0, 11, 4, 4]
RS: []

DEBUG:root:
Tick: 656
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	4	49
DS: [0, 11, 4, 4]
RS: []

DEBUG:root:
Tick: 657
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	4	49
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 658
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	4	49
DS: [0, 11, 4, 49]
RS: []

DEBUG:root:
Tick: 659
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	4	4
DS: [0, 11, 4, 49]
RS: []

DEBUG:root:
Tick: 660
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	4	4
DS: [0, 11, 4, 49]
RS: []

DEBUG:root:
Tick: 661
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	4	4
DS: [0, 11, 4, 49]
RS: []

DEBUG:root:
Tick: 662
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	4	4
DS: [0, 11, 4, 49]
RS: []

DEBUG:root:
Tick: 663
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	4	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 664
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	4	4
DS: [0, 11, 4]
RS: []

DEBUG:root:
Tick: 665
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 666
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 667
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	4	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 668
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	11	4
DS: [0, 11]
RS: []

DEBUG:root:
Tick: 669
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	11	4
DS: [0]
RS: []

DEBUG:root:
Tick: 670
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	11	4
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 671
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 672
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 673
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 674
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	11	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 675
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	11	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 676
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	11	31
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 677
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	11	31
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 678
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	11	31
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 679
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	11	31
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 680
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	11	11
DS: [0, 4, 11]
RS: []

DEBUG:root:
Tick: 681
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 682
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 683
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	11	11
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 684
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	11	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 685
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	11	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 686
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	11	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 687
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	11	12
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 688
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	11	12
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 689
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	11	12
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 690
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	12	11	12
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 691
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	12	11	114
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 692
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	11	114
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 693
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	11	114
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 694
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	11	114
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 695
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	11	114
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 696
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 697
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 698
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 699
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 700
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 701
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 702
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:Output: writing `r` (114) on port 1
DEBUG:root:
Tick: 703
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	11	1
DS: [0, 4, 12, 114]
RS: []

DEBUG:root:
Tick: 704
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	11	1
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 705
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	11	12
DS: [0, 4, 12]
RS: []

DEBUG:root:
Tick: 706
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	11	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 707
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	11	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 708
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	11	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 709
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	4	12
DS: [0, 4]
RS: []

DEBUG:root:
Tick: 710
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	4	12
DS: [0]
RS: []

DEBUG:root:
Tick: 711
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	4	12
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 712
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	4	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 713
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	4	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 714
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	4	4
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 715
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	4	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 716
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	4	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 717
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	4	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 718
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	4	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 719
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	4	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 720
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	4	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 721
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	4	3
DS: [0, 12, 3, 3]
RS: []

DEBUG:root:
Tick: 722
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	4	3
DS: [0, 12, 3, 3]
RS: []

DEBUG:root:
Tick: 723
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	4	49
DS: [0, 12, 3, 3]
RS: []

DEBUG:root:
Tick: 724
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	4	49
DS: [0, 12, 3, 3]
RS: []

DEBUG:root:
Tick: 725
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	4	49
DS: [0, 12, 3, 3]
RS: []

DEBUG:root:
Tick: 726
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	3	49
DS: [0, 12, 3, 3]
RS: []

DEBUG:root:
Tick: 727
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	3	49
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 728
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	3	49
DS: [0, 12, 3, 49]
RS: []

DEBUG:root:
Tick: 729
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	3	3
DS: [0, 12, 3, 49]
RS: []

DEBUG:root:
Tick: 730
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	3	3
DS: [0, 12, 3, 49]
RS: []

DEBUG:root:
Tick: 731
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	3	3
DS: [0, 12, 3, 49]
RS: []

DEBUG:root:
Tick: 732
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	3	3
DS: [0, 12, 3, 49]
RS: []

DEBUG:root:
Tick: 733
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	3	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 734
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	3	3
DS: [0, 12, 3]
RS: []

DEBUG:root:
Tick: 735
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 736
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 737
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	3	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 738
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	12	3
DS: [0, 12]
RS: []

DEBUG:root:
Tick: 739
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	12	3
DS: [0]
RS: []

DEBUG:root:
Tick: 740
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	12	3
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 741
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 742
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 743
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 744
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	12	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 745
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	12	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 746
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	12	31
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 747
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	12	31
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 748
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	12	31
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 749
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	12	31
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 750
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	12	12
DS: [0, 3, 12]
RS: []

DEBUG:root:
Tick: 751
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 752
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 753
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	12	12
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 754
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	12	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 755
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	12	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 756
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	12	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 757
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	12	13
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 758
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	12	13
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 759
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	12	13
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 760
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	13	12	13
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 761
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	13	12	108
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 762
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	12	108
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 763
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	12	108
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 764
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	12	108
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 765
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	12	108
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 766
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 767
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 768
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 769
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 770
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 771
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 772
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:Output: writing `l` (108) on port 1
DEBUG:root:
Tick: 773
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	12	1
DS: [0, 3, 13, 108]
RS: []

DEBUG:root:
Tick: 774
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	12	1
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 775
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	12	13
DS: [0, 3, 13]
RS: []

DEBUG:root:
Tick: 776
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	12	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 777
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	12	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 778
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	12	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 779
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	3	13
DS: [0, 3]
RS: []

DEBUG:root:
Tick: 780
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	3	13
DS: [0]
RS: []

DEBUG:root:
Tick: 781
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	3	13
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 782
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	3	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 783
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	3	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 784
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	3	3
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 785
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	3	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 786
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	3	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 787
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	3	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 788
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	3	2
DS: [0, 13, 2]
RS: []

DEBUG:root:
Tick: 789
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	3	2
DS: [0, 13, 2]
RS: []

DEBUG:root:
Tick: 790
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	3	2
DS: [0, 13, 2]
RS: []

DEBUG:root:
Tick: 791
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	3	2
DS: [0, 13, 2, 2]
RS: []

DEBUG:root:
Tick: 792
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	3	2
DS: [0, 13, 2, 2]
RS: []

DEBUG:root:
Tick: 793
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	3	49
DS: [0, 13, 2, 2]
RS: []

DEBUG:root:
Tick: 794
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	3	49
DS: [0, 13, 2, 2]
RS: []

DEBUG:root:
Tick: 795
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	3	49
DS: [0, 13, 2, 2]
RS: []

DEBUG:root:
Tick: 796
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	2	49
DS: [0, 13, 2, 2]
RS: []

DEBUG:root:
Tick: 797
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	2	49
DS: [0, 13, 2]
RS: []

DEBUG:root:
Tick: 798
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	2	49
DS: [0, 13, 2, 49]
RS: []

DEBUG:root:
Tick: 799
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	2	2
DS: [0, 13, 2, 49]
RS: []

DEBUG:root:
Tick: 800
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	2	2
DS: [0, 13, 2, 49]
RS: []

DEBUG:root:
Tick: 801
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	2	2
DS: [0, 13, 2, 49]
RS: []

DEBUG:root:
Tick: 802
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	2	2
DS: [0, 13, 2, 49]
RS: []

DEBUG:root:
Tick: 803
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	2	2
DS: [0, 13, 2]
RS: []

DEBUG:root:
Tick: 804
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	2	2
DS: [0, 13, 2]
RS: []

DEBUG:root:
Tick: 805
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	2	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 806
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	2	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 807
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	2	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 808
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	13	2
DS: [0, 13]
RS: []

DEBUG:root:
Tick: 809
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	13	2
DS: [0]
RS: []

DEBUG:root:
Tick: 810
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	13	2
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 811
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	13	13
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 812
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	13	13
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 813
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	13	13
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 814
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	13	13
DS: [0, 2, 13]
RS: []

DEBUG:root:
Tick: 815
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	13	13
DS: [0, 2, 13]
RS: []

DEBUG:root:
Tick: 816
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	13	31
DS: [0, 2, 13]
RS: []

DEBUG:root:
Tick: 817
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	13	31
DS: [0, 2, 13]
RS: []

DEBUG:root:
Tick: 818
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	13	31
DS: [0, 2, 13]
RS: []

DEBUG:root:
Tick: 819
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	13	31
DS: [0, 2, 13]
RS: []

DEBUG:root:
Tick: 820
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	13	13
DS: [0, 2, 13]
RS: []

DEBUG:root:
Tick: 821
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	13	13
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 822
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	13	13
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 823
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	13	13
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 824
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	13	14
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 825
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	13	14
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 826
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	13	14
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 827
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	13	14
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 828
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	13	14
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 829
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	13	14
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 830
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	14	13	14
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 831
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	14	13	100
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 832
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	13	100
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 833
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	13	100
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 834
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	13	100
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 835
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	13	100
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 836
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 837
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 838
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 839
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 840
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 841
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 842
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:Output: writing `d` (100) on port 1
DEBUG:root:
Tick: 843
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	13	1
DS: [0, 2, 14, 100]
RS: []

DEBUG:root:
Tick: 844
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	13	1
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 845
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	13	14
DS: [0, 2, 14]
RS: []

DEBUG:root:
Tick: 846
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	13	14
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 847
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	13	14
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 848
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	13	14
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 849
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	2	14
DS: [0, 2]
RS: []

DEBUG:root:
Tick: 850
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	2	14
DS: [0]
RS: []

DEBUG:root:
Tick: 851
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	2	14
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 852
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	2	2
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 853
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	2	2
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 854
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	2	2
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 855
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	2	1
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 856
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	2	1
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 857
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	2	1
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 858
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	2	1
DS: [0, 14, 1]
RS: []

DEBUG:root:
Tick: 859
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	2	1
DS: [0, 14, 1]
RS: []

DEBUG:root:
Tick: 860
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	2	1
DS: [0, 14, 1]
RS: []

DEBUG:root:
Tick: 861
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	2	1
DS: [0, 14, 1, 1]
RS: []

DEBUG:root:
Tick: 862
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	2	1
DS: [0, 14, 1, 1]
RS: []

DEBUG:root:
Tick: 863
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	2	49
DS: [0, 14, 1, 1]
RS: []

DEBUG:root:
Tick: 864
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	2	49
DS: [0, 14, 1, 1]
RS: []

DEBUG:root:
Tick: 865
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	2	49
DS: [0, 14, 1, 1]
RS: []

DEBUG:root:
Tick: 866
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	1	49
DS: [0, 14, 1, 1]
RS: []

DEBUG:root:
Tick: 867
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	1	49
DS: [0, 14, 1]
RS: []

DEBUG:root:
Tick: 868
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	1	49
DS: [0, 14, 1, 49]
RS: []

DEBUG:root:
Tick: 869
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	1	1
DS: [0, 14, 1, 49]
RS: []

DEBUG:root:
Tick: 870
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	1	1
DS: [0, 14, 1, 49]
RS: []

DEBUG:root:
Tick: 871
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	1	1
DS: [0, 14, 1, 49]
RS: []

DEBUG:root:
Tick: 872
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	48	44	1	1
DS: [0, 14, 1, 49]
RS: []

DEBUG:root:
Tick: 873
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	49	44	1	1
DS: [0, 14, 1]
RS: []

DEBUG:root:
Tick: 874
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	50	44	1	1
DS: [0, 14, 1]
RS: []

DEBUG:root:
Tick: 875
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	0	44	1	1
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 876
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
45	1	45	1	1
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 877
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	8	45	1	1
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 878
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	9	45	14	1
DS: [0, 14]
RS: []

DEBUG:root:
Tick: 879
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
45	10	45	14	1
DS: [0]
RS: []

DEBUG:root:
Tick: 880
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
45	11	45	14	1
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 881
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	0	45	14	14
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 882
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 31
PC	MPC	AR	BR	TOS
46	1	46	14	14
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 883
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
46	3	46	14	14
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 884
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
47	4	46	14	14
DS: [0, 1, 14]
RS: []

DEBUG:root:
Tick: 885
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
47	5	47	14	14
DS: [0, 1, 14]
RS: []

DEBUG:root:
Tick: 886
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	0	47	14	31
DS: [0, 1, 14]
RS: []

DEBUG:root:
Tick: 887
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JMP
PC	MPC	AR	BR	TOS
48	1	48	14	31
DS: [0, 1, 14]
RS: []

DEBUG:root:
Tick: 888
MicroInstruction: LATCH_PC, SEL_PC_JMP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
48	44	48	14	31
DS: [0, 1, 14]
RS: []

DEBUG:root:
Tick: 889
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	45	48	14	31
DS: [0, 1, 14]
RS: []

DEBUG:root:
Tick: 890
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	46	48	14	14
DS: [0, 1, 14]
RS: []

DEBUG:root:
Tick: 891
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
31	0	48	14	14
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 892
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: INC
PC	MPC	AR	BR	TOS
31	1	31	14	14
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 893
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_INC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
31	20	31	14	14
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 894
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
32	0	31	14	15
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 895
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
32	1	32	14	15
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 896
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
32	12	32	14	15
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 897
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	0	32	14	15
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 898
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
33	1	33	14	15
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 899
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
33	32	33	14	15
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 900
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
33	33	15	14	15
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 901
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	0	15	14	33
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 902
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 1
PC	MPC	AR	BR	TOS
34	1	34	14	33
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 903
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
34	3	34	14	33
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 904
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
35	4	34	14	33
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 905
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
35	5	35	14	33
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 906
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	0	35	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 907
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: LOAD
PC	MPC	AR	BR	TOS
36	1	36	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 908
MicroInstruction: LATCH_AR, SEL_AR_TOS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
36	32	36	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 909
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
36	33	1	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 910
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	0	1	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 911
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: OUT
PC	MPC	AR	BR	TOS
37	1	37	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 912
MicroInstruction: OUT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	40	37	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:Output: writing `!` (33) on port 1
DEBUG:root:
Tick: 913
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	41	37	14	1
DS: [0, 1, 15, 33]
RS: []

DEBUG:root:
Tick: 914
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
37	42	37	14	1
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 915
MicroInstruction: DS_POP, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
37	43	37	14	15
DS: [0, 1, 15]
RS: []

DEBUG:root:
Tick: 916
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	0	37	14	15
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 917
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
38	1	38	14	15
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 918
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	8	38	14	15
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 919
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	9	38	1	15
DS: [0, 1]
RS: []

DEBUG:root:
Tick: 920
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
38	10	38	1	15
DS: [0]
RS: []

DEBUG:root:
Tick: 921
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
38	11	38	1	15
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 922
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
39	0	38	1	1
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 923
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DEC
PC	MPC	AR	BR	TOS
39	1	39	1	1
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 924
MicroInstruction: ALU_SUM, ALU_RIGHT_OP_ZERO, ALU_DEC, LATCH_TOS, SEL_TOS_ALU, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
39	21	39	1	1
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 925
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
40	0	39	1	0
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 926
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: DUP
PC	MPC	AR	BR	TOS
40	1	40	1	0
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 927
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
40	12	40	1	0
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 928
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	0	40	1	0
DS: [0, 15, 0]
RS: []

DEBUG:root:
Tick: 929
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: PUSH 49
PC	MPC	AR	BR	TOS
41	1	41	1	0
DS: [0, 15, 0]
RS: []

DEBUG:root:
Tick: 930
MicroInstruction: DS_PUSH, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
41	3	41	1	0
DS: [0, 15, 0]
RS: []

DEBUG:root:
Tick: 931
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
42	4	41	1	0
DS: [0, 15, 0, 0]
RS: []

DEBUG:root:
Tick: 932
MicroInstruction: LATCH_TOS, SEL_TOS_MEMORY, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
42	5	42	1	0
DS: [0, 15, 0, 0]
RS: []

DEBUG:root:
Tick: 933
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	0	42	1	49
DS: [0, 15, 0, 0]
RS: []

DEBUG:root:
Tick: 934
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: SWAP
PC	MPC	AR	BR	TOS
43	1	43	1	49
DS: [0, 15, 0, 0]
RS: []

DEBUG:root:
Tick: 935
MicroInstruction: LATCH_BR, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	8	43	1	49
DS: [0, 15, 0, 0]
RS: []

DEBUG:root:
Tick: 936
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	9	43	0	49
DS: [0, 15, 0, 0]
RS: []

DEBUG:root:
Tick: 937
MicroInstruction: DS_PUSH, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
43	10	43	0	49
DS: [0, 15, 0]
RS: []

DEBUG:root:
Tick: 938
MicroInstruction: LATCH_TOS, SEL_TOS_BR, LATCH_PC, SEL_PC_NEXT, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
43	11	43	0	49
DS: [0, 15, 0, 49]
RS: []

DEBUG:root:
Tick: 939
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	0	43	0	0
DS: [0, 15, 0, 49]
RS: []

DEBUG:root:
Tick: 940
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: JZ
PC	MPC	AR	BR	TOS
44	1	44	0	0
DS: [0, 15, 0, 49]
RS: []

DEBUG:root:
Tick: 941
MicroInstruction: LATCH_PC, SEL_PC_JZ, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
44	47	44	0	0
DS: [0, 15, 0, 49]
RS: []

DEBUG:root:
Tick: 942
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
49	48	44	0	0
DS: [0, 15, 0, 49]
RS: []

DEBUG:root:
Tick: 943
MicroInstruction: LATCH_TOS, SEL_TOS_DS, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
49	49	44	0	0
DS: [0, 15, 0]
RS: []

DEBUG:root:
Tick: 944
MicroInstruction: DS_POP, LATCH_MPC, SEL_MPC_ZERO
PC	MPC	AR	BR	TOS
49	50	44	0	0
DS: [0, 15, 0]
RS: []

DEBUG:root:
Tick: 945
MicroInstruction: LATCH_AR, SEL_AR_PC, LATCH_MPC, SEL_MPC_NEXT
PC	MPC	AR	BR	TOS
49	0	44	0	0
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 946
MicroInstruction: LATCH_MPC, SEL_MPC_OPCODE
Instruction: HALT
PC	MPC	AR	BR	TOS
49	1	49	0	0
DS: [0, 15]
RS: []

DEBUG:root:
Tick: 947
MicroInstruction: HALT
PC	MPC	AR	BR	TOS
49	57	49	0	0
DS: [0, 15]
RS: []

