Analysis & Synthesis report for lab6part3
Wed Mar 25 19:24:00 2015
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memory:comb_16|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated
 14. Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_IR
 15. Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_A
 16. Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_G
 17. Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_0
 18. Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_1
 19. Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_dout
 20. Parameter Settings for User Entity Instance: l6:comb_14|counter:PC
 21. Parameter Settings for User Entity Instance: memory:comb_16|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: regn:dataout
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "l6:comb_14|dec3to8:decY"
 25. Port Connectivity Checks: "l6:comb_14|dec3to8:decX"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 25 19:24:00 2015          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; lab6part3                                      ;
; Top-level Entity Name              ; lab6part3                                      ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 347                                            ;
;     Total combinational functions  ; 252                                            ;
;     Dedicated logic registers      ; 148                                            ;
; Total registers                    ; 148                                            ;
; Total pins                         ; 177                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,048                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab6part3          ; lab6part3          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+
; lab6part3.v                      ; yes             ; User Verilog HDL File            ; W:/lab6part3/lab6part3.v                                             ;
; mem.mif                          ; yes             ; User Memory Initialization File  ; W:/lab6part3/mem.mif                                                 ;
; memory.v                         ; yes             ; User Wizard-Generated File       ; W:/lab6part3/memory.v                                                ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal111.inc                   ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_pkc1.tdf           ; yes             ; Auto-Generated Megafunction      ; W:/lab6part3/db/altsyncram_pkc1.tdf                                  ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 347    ;
;                                             ;        ;
; Total combinational functions               ; 252    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 152    ;
;     -- 3 input functions                    ; 69     ;
;     -- <=2 input functions                  ; 31     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 221    ;
;     -- arithmetic mode                      ; 31     ;
;                                             ;        ;
; Total registers                             ; 148    ;
;     -- Dedicated logic registers            ; 148    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 177    ;
; Total memory bits                           ; 2048   ;
; Maximum fan-out node                        ; KEY[1] ;
; Maximum fan-out                             ; 164    ;
; Total fan-out                               ; 1656   ;
; Average fan-out                             ; 2.79   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
; |lab6part3                                ; 252 (3)           ; 148 (0)      ; 2048        ; 0            ; 0       ; 0         ; 177  ; 0            ; |lab6part3                                                                               ;              ;
;    |l6:comb_14|                           ; 249 (226)         ; 132 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14                                                                    ;              ;
;       |Wreg:reg_w|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|Wreg:reg_w                                                         ;              ;
;       |addressreg:reg_addr|               ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|addressreg:reg_addr                                                ;              ;
;       |counter:PC|                        ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|counter:PC                                                         ;              ;
;       |dec3to8:decX|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|dec3to8:decX                                                       ;              ;
;       |regn:reg_0|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|regn:reg_0                                                         ;              ;
;       |regn:reg_1|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|regn:reg_1                                                         ;              ;
;       |regn:reg_A|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|regn:reg_A                                                         ;              ;
;       |regn:reg_G|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|regn:reg_G                                                         ;              ;
;       |regn:reg_IR|                       ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|regn:reg_IR                                                        ;              ;
;       |regn:reg_dout|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|regn:reg_dout                                                      ;              ;
;       |upcount:Tstep|                     ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|l6:comb_14|upcount:Tstep                                                      ;              ;
;    |memory:comb_16|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|memory:comb_16                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|memory:comb_16|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_pkc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|memory:comb_16|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated ;              ;
;    |regn:dataout|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6part3|regn:dataout                                                                  ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; memory:comb_16|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 16           ; --           ; --           ; 2048 ; mem.mif ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------+
; Altera ; RAM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |lab6part3|memory:comb_16 ; W:/lab6part3/memory.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; l6:comb_14|Done                                     ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|Rout[0]                                  ; l6:comb_14|Mux61    ; yes                    ;
; l6:comb_14|Rout[1]                                  ; l6:comb_14|Mux61    ; yes                    ;
; l6:comb_14|Rout[2]                                  ; l6:comb_14|Mux61    ; yes                    ;
; l6:comb_14|Dout                                     ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|Gout                                     ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|emptyIR                                  ; l6:comb_14|Decoder2 ; yes                    ;
; l6:comb_14|Rin[1]                                   ; l6:comb_14|Mux14    ; yes                    ;
; l6:comb_14|incr_pc                                  ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|Rin[2]                                   ; l6:comb_14|Mux5     ; yes                    ;
; l6:comb_14|GBus[0]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|Gin                                      ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|Rin[0]                                   ; l6:comb_14|Mux14    ; yes                    ;
; l6:comb_14|GBus[1]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[2]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[3]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[4]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[5]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[6]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[7]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[8]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[9]                                  ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[10]                                 ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[11]                                 ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[12]                                 ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[13]                                 ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[14]                                 ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|GBus[15]                                 ; l6:comb_14|GBus[15] ; yes                    ;
; l6:comb_14|Ain                                      ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|IRin                                     ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|ADDRin                                   ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|DOUTin                                   ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|W_D                                      ; l6:comb_14|Mux8     ; yes                    ;
; l6:comb_14|addsub                                   ; l6:comb_14|Mux8     ; yes                    ;
; Number of user-specified and inferred latches = 34  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 148   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                         ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |lab6part3|l6:comb_14|Mux8         ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |lab6part3|l6:comb_14|Add0         ;                            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |lab6part3|l6:comb_14|BusWires[10] ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |lab6part3|l6:comb_14|Mux39        ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; |lab6part3|l6:comb_14|Mux29        ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for memory:comb_16|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_IR ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_A ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_G ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l6:comb_14|regn:reg_dout ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l6:comb_14|counter:PC ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:comb_16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; mem.mif              ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pkc1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:dataout ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; memory:comb_16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 128                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "l6:comb_14|dec3to8:decY" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; En   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "l6:comb_14|dec3to8:decX" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; En   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Mar 25 19:23:52 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6part3 -c lab6part3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 8 design units, including 8 entities, in source file lab6part3.v
    Info (12023): Found entity 1: lab6part3
    Info (12023): Found entity 2: l6
    Info (12023): Found entity 3: upcount
    Info (12023): Found entity 4: addressreg
    Info (12023): Found entity 5: dec3to8
    Info (12023): Found entity 6: regn
    Info (12023): Found entity 7: Wreg
    Info (12023): Found entity 8: counter
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file memory_bb.v
    Info (12023): Found entity 1: memory_bb
Warning (12019): Can't analyze file -- file Verilog1.v is missing
Critical Warning (10846): Verilog HDL Instantiation warning at lab6part3.v(21): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at lab6part3.v(22): instance has no name
Info (12127): Elaborating entity "lab6part3" for the top level hierarchy
Warning (10034): Output port "LEDR[16]" at lab6part3.v(5) has no driver
Warning (10034): Output port "LEDG[8..3]" at lab6part3.v(6) has no driver
Info (12128): Elaborating entity "l6" for hierarchy "l6:comb_14"
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(73): variable "Resetn" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(78): variable "Dout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(79): variable "DIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(80): variable "Rout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(82): variable "Gin" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(84): variable "addsub" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(85): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(85): variable "R0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(87): variable "R0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(87): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(90): variable "R0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(92): variable "Rout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(94): variable "Gin" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(96): variable "addsub" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(97): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(97): variable "R1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(99): variable "R1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(99): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(102): variable "R1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(104): variable "Rout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(106): variable "Gin" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(108): variable "addsub" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(109): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(109): variable "R7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(111): variable "R7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(111): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(114): variable "R7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(117): variable "Gout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(118): variable "RG" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(123): variable "DIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(71): inferring latch(es) for variable "GBus", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(132): variable "Run" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at lab6part3.v(404): variable "RG" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(168): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(458): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(614): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(748): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at lab6part3.v(128): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "Done", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "Ain", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "Gin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "Dout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "Gout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "addsub", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "incr_pc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "W_D", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "ADDRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "DOUTin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lab6part3.v(126): inferring latch(es) for variable "emptyIR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "emptyIR" at lab6part3.v(126)
Info (10041): Inferred latch for "Rin[0]" at lab6part3.v(126)
Info (10041): Inferred latch for "Rin[1]" at lab6part3.v(126)
Info (10041): Inferred latch for "Rin[2]" at lab6part3.v(126)
Info (10041): Inferred latch for "DOUTin" at lab6part3.v(126)
Info (10041): Inferred latch for "ADDRin" at lab6part3.v(126)
Info (10041): Inferred latch for "W_D" at lab6part3.v(126)
Info (10041): Inferred latch for "incr_pc" at lab6part3.v(126)
Info (10041): Inferred latch for "addsub" at lab6part3.v(126)
Info (10041): Inferred latch for "Gout" at lab6part3.v(126)
Info (10041): Inferred latch for "Dout" at lab6part3.v(126)
Info (10041): Inferred latch for "Rout[0]" at lab6part3.v(126)
Info (10041): Inferred latch for "Rout[1]" at lab6part3.v(126)
Info (10041): Inferred latch for "Rout[2]" at lab6part3.v(126)
Info (10041): Inferred latch for "Gin" at lab6part3.v(126)
Info (10041): Inferred latch for "Ain" at lab6part3.v(126)
Info (10041): Inferred latch for "IRin" at lab6part3.v(126)
Info (10041): Inferred latch for "Done" at lab6part3.v(126)
Info (10041): Inferred latch for "GBus[0]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[1]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[2]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[3]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[4]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[5]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[6]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[7]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[8]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[9]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[10]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[11]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[12]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[13]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[14]" at lab6part3.v(78)
Info (10041): Inferred latch for "GBus[15]" at lab6part3.v(78)
Info (12128): Elaborating entity "upcount" for hierarchy "l6:comb_14|upcount:Tstep"
Info (12128): Elaborating entity "dec3to8" for hierarchy "l6:comb_14|dec3to8:decX"
Info (12128): Elaborating entity "regn" for hierarchy "l6:comb_14|regn:reg_IR"
Info (12128): Elaborating entity "Wreg" for hierarchy "l6:comb_14|Wreg:reg_w"
Info (12128): Elaborating entity "addressreg" for hierarchy "l6:comb_14|addressreg:reg_addr"
Info (12128): Elaborating entity "counter" for hierarchy "l6:comb_14|counter:PC"
Warning (10230): Verilog HDL assignment warning at lab6part3.v(905): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "memory" for hierarchy "memory:comb_16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:comb_16|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory:comb_16|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory:comb_16|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pkc1.tdf
    Info (12023): Found entity 1: altsyncram_pkc1
Info (12128): Elaborating entity "altsyncram_pkc1" for hierarchy "memory:comb_16|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated"
Warning (13012): Latch l6:comb_14|Done has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[0]
Warning (13012): Latch l6:comb_14|Rout[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[2]
Warning (13012): Latch l6:comb_14|Rout[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[2]
Warning (13012): Latch l6:comb_14|Rout[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[0]
Warning (13012): Latch l6:comb_14|Dout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|regn:reg_IR|Q[13]
Warning (13012): Latch l6:comb_14|Gout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|regn:reg_IR|Q[14]
Warning (13012): Latch l6:comb_14|Rin[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|regn:reg_IR|Q[10]
Warning (13012): Latch l6:comb_14|incr_pc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[0]
Warning (13012): Latch l6:comb_14|Rin[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[2]
Warning (13012): Latch l6:comb_14|Gin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[0]
Warning (13012): Latch l6:comb_14|Rin[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|regn:reg_IR|Q[10]
Warning (13012): Latch l6:comb_14|Ain has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|regn:reg_IR|Q[14]
Warning (13012): Latch l6:comb_14|IRin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[2]
Warning (13012): Latch l6:comb_14|ADDRin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[0]
Warning (13012): Latch l6:comb_14|DOUTin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|regn:reg_IR|Q[13]
Warning (13012): Latch l6:comb_14|W_D has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|upcount:Tstep|Q[0]
Warning (13012): Latch l6:comb_14|addsub has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_14|regn:reg_IR|Q[13]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
Info (144001): Generated suppressed messages file W:/lab6part3/output_files/lab6part3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 573 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 155 output pins
    Info (21061): Implemented 380 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 388 megabytes
    Info: Processing ended: Wed Mar 25 19:24:00 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/lab6part3/output_files/lab6part3.map.smsg.


