{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707886159941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707886159943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 11:49:19 2024 " "Processing started: Wed Feb 14 11:49:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707886159943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707886159943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Encrypt -c AES_Encrypt " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Encrypt -c AES_Encrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707886159943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707886160740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707886160741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/encrypt/gf2multiplyby3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/encrypt/gf2multiplyby3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GF2MultiplyBy3-rtl " "Found design unit 1: GF2MultiplyBy3-rtl" {  } { { "../Encrypt/GF2MultiplyBy3.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/GF2MultiplyBy3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707886181151 ""} { "Info" "ISGN_ENTITY_NAME" "1 GF2MultiplyBy3 " "Found entity 1: GF2MultiplyBy3" {  } { { "../Encrypt/GF2MultiplyBy3.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/GF2MultiplyBy3.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707886181151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707886181151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/encrypt/gf2multiplyby2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/encrypt/gf2multiplyby2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GF2MultiplyBy2-rtl " "Found design unit 1: GF2MultiplyBy2-rtl" {  } { { "../Encrypt/GF2MultiplyBy2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/GF2MultiplyBy2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707886181162 ""} { "Info" "ISGN_ENTITY_NAME" "1 GF2MultiplyBy2 " "Found entity 1: GF2MultiplyBy2" {  } { { "../Encrypt/GF2MultiplyBy2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/GF2MultiplyBy2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707886181162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707886181162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/encrypt/computecolumn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/crypto/aes/encrypt/computecolumn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComputeColumn-rtl " "Found design unit 1: ComputeColumn-rtl" {  } { { "../Encrypt/ComputeColumn.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/ComputeColumn.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707886181171 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComputeColumn " "Found entity 1: ComputeColumn" {  } { { "../Encrypt/ComputeColumn.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/ComputeColumn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707886181171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707886181171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ComputeColumn " "Elaborating entity \"ComputeColumn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707886181221 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cells_mul " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cells_mul\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1707886181288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF2MultiplyBy2 GF2MultiplyBy2:\\generateCellsMul2Mul3:0:GF2MultiplyBy2_inst " "Elaborating entity \"GF2MultiplyBy2\" for hierarchy \"GF2MultiplyBy2:\\generateCellsMul2Mul3:0:GF2MultiplyBy2_inst\"" {  } { { "../Encrypt/ComputeColumn.vhd" "\\generateCellsMul2Mul3:0:GF2MultiplyBy2_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/ComputeColumn.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707886181360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF2MultiplyBy3 GF2MultiplyBy3:\\generateCellsMul2Mul3:0:GF2MultiplyBy3_inst " "Elaborating entity \"GF2MultiplyBy3\" for hierarchy \"GF2MultiplyBy3:\\generateCellsMul2Mul3:0:GF2MultiplyBy3_inst\"" {  } { { "../Encrypt/ComputeColumn.vhd" "\\generateCellsMul2Mul3:0:GF2MultiplyBy3_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/Crypto/AES/Encrypt/ComputeColumn.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707886181392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707886182906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707886183611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707886183611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707886183776 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707886183776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707886183776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707886183776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13372 " "Peak virtual memory: 13372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707886183822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 11:49:43 2024 " "Processing ended: Wed Feb 14 11:49:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707886183822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707886183822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707886183822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707886183822 ""}
