#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd89a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd87c30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xdbc600 .functor NOT 1, L_0xdbd360, C4<0>, C4<0>, C4<0>;
L_0xdbd180 .functor XOR 1, L_0xdbced0, L_0xdbd020, C4<0>, C4<0>;
L_0xdbd2f0 .functor XOR 1, L_0xdbd180, L_0xdbd220, C4<0>, C4<0>;
v0xdbba10_0 .net *"_ivl_10", 0 0, L_0xdbd220;  1 drivers
v0xdbbb10_0 .net *"_ivl_12", 0 0, L_0xdbd2f0;  1 drivers
v0xdbbbf0_0 .net *"_ivl_2", 0 0, L_0xdbce10;  1 drivers
v0xdbbcb0_0 .net *"_ivl_4", 0 0, L_0xdbced0;  1 drivers
v0xdbbd90_0 .net *"_ivl_6", 0 0, L_0xdbd020;  1 drivers
v0xdbbe70_0 .net *"_ivl_8", 0 0, L_0xdbd180;  1 drivers
v0xdbbf50_0 .var "clk", 0 0;
v0xdbbff0_0 .var/2u "stats1", 159 0;
v0xdbc0b0_0 .var/2u "strobe", 0 0;
v0xdbc200_0 .net "tb_match", 0 0, L_0xdbd360;  1 drivers
v0xdbc2c0_0 .net "tb_mismatch", 0 0, L_0xdbc600;  1 drivers
v0xdbc380_0 .net "x", 0 0, v0xdb94c0_0;  1 drivers
v0xdbc420_0 .net "y", 0 0, v0xdb9580_0;  1 drivers
v0xdbc4c0_0 .net "z_dut", 0 0, L_0xdbcd60;  1 drivers
v0xdbc560_0 .net "z_ref", 0 0, L_0xdbc740;  1 drivers
L_0xdbce10 .concat [ 1 0 0 0], L_0xdbc740;
L_0xdbced0 .concat [ 1 0 0 0], L_0xdbc740;
L_0xdbd020 .concat [ 1 0 0 0], L_0xdbcd60;
L_0xdbd220 .concat [ 1 0 0 0], L_0xdbc740;
L_0xdbd360 .cmp/eeq 1, L_0xdbce10, L_0xdbd2f0;
S_0xd8ad30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xd87c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xdbc6a0 .functor NOT 1, v0xdb9580_0, C4<0>, C4<0>, C4<0>;
L_0xdbc740 .functor OR 1, v0xdb94c0_0, L_0xdbc6a0, C4<0>, C4<0>;
v0xd89110_0 .net *"_ivl_0", 0 0, L_0xdbc6a0;  1 drivers
v0xd891b0_0 .net "x", 0 0, v0xdb94c0_0;  alias, 1 drivers
v0xdb8fc0_0 .net "y", 0 0, v0xdb9580_0;  alias, 1 drivers
v0xdb9060_0 .net "z", 0 0, L_0xdbc740;  alias, 1 drivers
S_0xdb91a0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xd87c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xdb93e0_0 .net "clk", 0 0, v0xdbbf50_0;  1 drivers
v0xdb94c0_0 .var "x", 0 0;
v0xdb9580_0 .var "y", 0 0;
E_0xd900f0 .event negedge, v0xdb93e0_0;
E_0xd90290/0 .event negedge, v0xdb93e0_0;
E_0xd90290/1 .event posedge, v0xdb93e0_0;
E_0xd90290 .event/or E_0xd90290/0, E_0xd90290/1;
S_0xdb9620 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0xd87c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0xdbb240_0 .net "a1", 0 0, L_0xdbc870;  1 drivers
v0xdbb2e0_0 .net "a2", 0 0, L_0xdbcc00;  1 drivers
v0xdbb3f0_0 .net "b1", 0 0, L_0xdbc9b0;  1 drivers
v0xdbb490_0 .net "b2", 0 0, L_0xdbccb0;  1 drivers
v0xdbb580_0 .net "x", 0 0, v0xdb94c0_0;  alias, 1 drivers
v0xdbb670_0 .net "y", 0 0, v0xdb9580_0;  alias, 1 drivers
v0xdbb7a0_0 .net "z", 0 0, L_0xdbcd60;  alias, 1 drivers
S_0xdb9800 .scope module, "and1" "and_gate" 4 10, 4 17 0, S_0xdb9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xdbc870 .functor AND 1, v0xdb94c0_0, v0xdb9580_0, C4<1>, C4<1>;
v0xdb9a70_0 .net "a", 0 0, v0xdb94c0_0;  alias, 1 drivers
v0xdb9b80_0 .net "b", 0 0, v0xdb9580_0;  alias, 1 drivers
v0xdb9c90_0 .net "z", 0 0, L_0xdbc870;  alias, 1 drivers
S_0xdb9d90 .scope module, "and2" "and_gate" 4 12, 4 17 0, S_0xdb9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xdbcc00 .functor AND 1, L_0xdbc870, L_0xdbc9b0, C4<1>, C4<1>;
v0xdb9fe0_0 .net "a", 0 0, L_0xdbc870;  alias, 1 drivers
v0xdba0a0_0 .net "b", 0 0, L_0xdbc9b0;  alias, 1 drivers
v0xdba140_0 .net "z", 0 0, L_0xdbcc00;  alias, 1 drivers
S_0xdba290 .scope module, "and3" "and_gate" 4 14, 4 17 0, S_0xdb9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xdbcd60 .functor AND 1, L_0xdbcc00, L_0xdbccb0, C4<1>, C4<1>;
v0xdba510_0 .net "a", 0 0, L_0xdbcc00;  alias, 1 drivers
v0xdba5e0_0 .net "b", 0 0, L_0xdbccb0;  alias, 1 drivers
v0xdba680_0 .net "z", 0 0, L_0xdbcd60;  alias, 1 drivers
S_0xdba7d0 .scope module, "or1" "or_gate" 4 11, 4 25 0, S_0xdb9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xdbc9b0 .functor OR 1, v0xdb94c0_0, v0xdb9580_0, C4<0>, C4<0>;
v0xdbaa20_0 .net "a", 0 0, v0xdb94c0_0;  alias, 1 drivers
v0xdbaae0_0 .net "b", 0 0, v0xdb9580_0;  alias, 1 drivers
v0xdbaba0_0 .net "z", 0 0, L_0xdbc9b0;  alias, 1 drivers
S_0xdbacc0 .scope module, "or2" "or_gate" 4 13, 4 25 0, S_0xdb9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xdbccb0 .functor OR 1, L_0xdbc870, L_0xdbc9b0, C4<0>, C4<0>;
v0xdbaf60_0 .net "a", 0 0, L_0xdbc870;  alias, 1 drivers
v0xdbb070_0 .net "b", 0 0, L_0xdbc9b0;  alias, 1 drivers
v0xdbb180_0 .net "z", 0 0, L_0xdbccb0;  alias, 1 drivers
S_0xdbb860 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xd87c30;
 .timescale -12 -12;
E_0xd904b0 .event anyedge, v0xdbc0b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdbc0b0_0;
    %nor/r;
    %assign/vec4 v0xdbc0b0_0, 0;
    %wait E_0xd904b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdb91a0;
T_1 ;
    %wait E_0xd90290;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xdb9580_0, 0;
    %assign/vec4 v0xdb94c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xdb91a0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd900f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd87c30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdbbf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdbc0b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd87c30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xdbbf50_0;
    %inv;
    %store/vec4 v0xdbbf50_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xd87c30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdb93e0_0, v0xdbc2c0_0, v0xdbc380_0, v0xdbc420_0, v0xdbc560_0, v0xdbc4c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd87c30;
T_6 ;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xd87c30;
T_7 ;
    %wait E_0xd90290;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdbbff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdbbff0_0, 4, 32;
    %load/vec4 v0xdbc200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdbbff0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdbbff0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdbbff0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xdbc560_0;
    %load/vec4 v0xdbc560_0;
    %load/vec4 v0xdbc4c0_0;
    %xor;
    %load/vec4 v0xdbc560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdbbff0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xdbbff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdbbff0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/mt2015_q4/iter0/response3/top_module.sv";
