# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fulladder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sxc210186/Documents/GitHub/Reconfig/Project\ 1.1 {C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.1/fulladder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:16:52 on Aug 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.1" C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.1/fulladder.v 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 11:16:52 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fulladder
# vsim work.fulladder 
# Start time: 11:17:02 on Aug 29,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fulladder(fast)
run -all
vlog -reportprogress 300 -work work {C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.1/simulation/questa/fulladder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:18:37 on Aug 29,2023
# vlog -reportprogress 300 -work work C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.1/simulation/questa/fulladder.v 
# -- Compiling module fulladder_vlg_tst
# 
# Top level modules:
# 	fulladder_vlg_tst
# End time: 11:18:37 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fulladder_vlg_tst
# End time: 11:18:49 on Aug 29,2023, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim work.fulladder_vlg_tst 
# Start time: 11:18:49 on Aug 29,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fulladder_vlg_tst(fast)
# End time: 11:20:20 on Aug 29,2023, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
