IP Upgrade report for DE1_SoC_CAMERA
Thu Dec 29 12:37:41 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Dec 29 12:37:41 2022           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; DE1_SoC_CAMERA                              ;
; Top-level Entity Name        ; DE1_SoC_CAMERA                              ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                ;
+---------------+----------------------------+---------+---------------------------------+-------------------------------+---------------------------------+---------+
; Entity Name   ; Component Name             ; Version ; Original Source File            ; Generation File Path          ; New Source File                 ; Message ;
+---------------+----------------------------+---------+---------------------------------+-------------------------------+---------------------------------+---------+
; sdram_pll     ; altera_pll                 ; 13.1    ; v/sdram_pll.qip                 ; v/sdram_pll.v                 ; v/sdram_pll.qip                 ;         ;
; Line_Buffer1  ; Shift register (RAM-based) ; 13.1    ; v/Line_Buffer1.qip              ; v/Line_Buffer1.v              ; v/Line_Buffer1.qip              ;         ;
; Sdram_RD_FIFO ; FIFO                       ; 13.1    ; Sdram_Control/Sdram_RD_FIFO.qip ; Sdram_Control/Sdram_RD_FIFO.v ; Sdram_Control/Sdram_RD_FIFO.qip ;         ;
; Sdram_WR_FIFO ; FIFO                       ; 13.1    ; Sdram_Control/Sdram_WR_FIFO.qip ; Sdram_Control/Sdram_WR_FIFO.v ; Sdram_Control/Sdram_WR_FIFO.qip ;         ;
+---------------+----------------------------+---------+---------------------------------+-------------------------------+---------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "v/sdram_pll.v" to "v/sdram_pll.BAK.v"
Info (11837): Started upgrading IP component altera_pll with file "v/sdram_pll.v"
Info (11902): Backing up file "v/Line_Buffer1.v" to "v/Line_Buffer1.BAK.v"
Info (11837): Started upgrading IP component Shift register (RAM-based) with file "v/Line_Buffer1.v"
Info (11902): Backing up file "Sdram_Control/Sdram_RD_FIFO.v" to "Sdram_Control/Sdram_RD_FIFO.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "Sdram_Control/Sdram_RD_FIFO.v"
Info (11902): Backing up file "Sdram_Control/Sdram_WR_FIFO.v" to "Sdram_Control/Sdram_WR_FIFO.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "Sdram_Control/Sdram_WR_FIFO.v"
Info (11131): Completed upgrading IP component altera_pll with file "v/sdram_pll.v"
Info (11131): Completed upgrading IP component Shift register (RAM-based) with file "v/Line_Buffer1.v"
Info (11131): Completed upgrading IP component FIFO with file "Sdram_Control/Sdram_RD_FIFO.v"
Info (11131): Completed upgrading IP component FIFO with file "Sdram_Control/Sdram_WR_FIFO.v"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Thu Dec 29 12:37:41 2022
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:30


