### Dataflow Model: 
module nand_gate(input a, input b, output wire out);
        assign out = ~(a&b);
endmodule

module nand_to_not_gate(input a,output wire out);
assign out = ~(a&a);
endmodule

module nand_to_and_gate(input a, input b,output wire out);
wire c,d,e; 
assign c=~(a&b);
assign out = ~c;
endmodule

module nand_to_or_gate(input a,input b,output wire out);
wire c, d, e; 
assign c=~(a&a); 
assign d=~(b&b); 
assign out =~(c&d);
endmodule

module nand_to_nor_gate(input a,input b,output wire out);
wire c, d, e; 
assign c=~(a&a); 
assign d=~(b&b); 
assign e =~(c&d);
assign out = ~(e&e);
endmodule

module nand_to_xor_gate(input a,input b, output wire out);
wire c,d,e,f,g,h; 
assign c=~(a&a); 
assign d=~(b&b);
assign e=~(c&b);
assign f=~(a&d);
assign out=~(e&f);
endmodule
