INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
