{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 01:00:09 2011 " "Info: Processing started: Mon Oct 24 01:00:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ucos -c ucos --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ucos -c ucos --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SYS_CLK " "Info: Assuming node \"SYS_CLK\" is an undefined clock" {  } { { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SYS_CLK register nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done register nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\] 59.88 MHz 16.699 ns Internal " "Info: Clock \"SYS_CLK\" has Internal fmax of 59.88 MHz between source register \"nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done\" and destination register \"nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]\" (period= 16.699 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.444 ns + Longest register register " "Info: + Longest register to register delay is 16.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done 1 REG LCFF_X18_Y7_N1 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 45; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(0.650 ns) 3.384 ns nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[20\]~4117 2 COMB LCCOMB_X21_Y6_N16 2 " "Info: 2: + IC(2.734 ns) + CELL(0.650 ns) = 3.384 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[20\]~4117'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.384 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4117 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.651 ns) 4.440 ns nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[20\]~4118 3 COMB LCCOMB_X21_Y6_N26 6 " "Info: 3: + IC(0.405 ns) + CELL(0.651 ns) = 4.440 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 6; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[20\]~4118'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4117 nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4118 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.206 ns) 5.694 ns nios_ucos:inst\|CPU:the_CPU\|E_src1\[20\]~2104 4 COMB LCCOMB_X21_Y6_N0 7 " "Info: 4: + IC(1.048 ns) + CELL(0.206 ns) = 5.694 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 7; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_src1\[20\]~2104'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4118 nios_ucos:inst|CPU:the_CPU|E_src1[20]~2104 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.979 ns) + CELL(0.621 ns) 10.294 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~470 5 COMB LCCOMB_X17_Y7_N24 1 " "Info: 5: + IC(3.979 ns) + CELL(0.621 ns) = 10.294 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~470'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { nios_ucos:inst|CPU:the_CPU|E_src1[20]~2104 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.380 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~472 6 COMB LCCOMB_X17_Y7_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 10.380 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~472'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.466 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~474 7 COMB LCCOMB_X17_Y7_N28 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.466 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~474'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 10.641 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~476 8 COMB LCCOMB_X17_Y7_N30 1 " "Info: 8: + IC(0.000 ns) + CELL(0.175 ns) = 10.641 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~476'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.727 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~478 9 COMB LCCOMB_X17_Y6_N0 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.727 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~478'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.813 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~480 10 COMB LCCOMB_X17_Y6_N2 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 10.813 ns; Loc. = LCCOMB_X17_Y6_N2; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~480'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.899 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~482 11 COMB LCCOMB_X17_Y6_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 10.899 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~482'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.985 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~484 12 COMB LCCOMB_X17_Y6_N6 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.985 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~484'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.071 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~486 13 COMB LCCOMB_X17_Y6_N8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 11.071 ns; Loc. = LCCOMB_X17_Y6_N8; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~486'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.157 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~488 14 COMB LCCOMB_X17_Y6_N10 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 11.157 ns; Loc. = LCCOMB_X17_Y6_N10; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~488'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.243 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~490 15 COMB LCCOMB_X17_Y6_N12 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 11.243 ns; Loc. = LCCOMB_X17_Y6_N12; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~490'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 11.433 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~492 16 COMB LCCOMB_X17_Y6_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.190 ns) = 11.433 ns; Loc. = LCCOMB_X17_Y6_N14; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~492'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.939 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~493 17 COMB LCCOMB_X17_Y6_N16 1 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 11.939 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~493'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/interrupt/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.370 ns) 13.327 ns nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187 18 COMB LCCOMB_X18_Y5_N22 4 " "Info: 18: + IC(1.018 ns) + CELL(0.370 ns) = 13.327 ns; Loc. = LCCOMB_X18_Y5_N22; Fanout = 4; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4070 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.206 ns) 14.650 ns nios_ucos:inst\|CPU:the_CPU\|E_alu_result\[0\]~19039 19 COMB LCCOMB_X18_Y7_N2 2 " "Info: 19: + IC(1.117 ns) + CELL(0.206 ns) = 14.650 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_alu_result\[0\]~19039'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4066 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.206 ns) 16.336 ns nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]~134 20 COMB LCCOMB_X14_Y3_N14 1 " "Info: 20: + IC(1.480 ns) + CELL(0.206 ns) = 16.336 ns; Loc. = LCCOMB_X14_Y3_N14; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]~134'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.444 ns nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\] 21 REG LCFF_X14_Y3_N15 3 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 16.444 ns; Loc. = LCFF_X14_Y3_N15; Fanout = 3; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.663 ns ( 28.36 % ) " "Info: Total cell delay = 4.663 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.781 ns ( 71.64 % ) " "Info: Total interconnect delay = 11.781 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.444 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4117 nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4118 nios_ucos:inst|CPU:the_CPU|E_src1[20]~2104 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.444 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4117 {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4118 {} nios_ucos:inst|CPU:the_CPU|E_src1[20]~2104 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 {} nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 {} nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 2.734ns 0.405ns 1.048ns 3.979ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.018ns 1.117ns 1.480ns 0.000ns } { 0.000ns 0.650ns 0.651ns 0.206ns 0.621ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 2.739 ns + Shortest register " "Info: + Shortest clock path from clock \"SYS_CLK\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1430 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1430; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\] 3 REG LCFF_X14_Y3_N15 3 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X14_Y3_N15; Fanout = 3; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK source 2.730 ns - Longest register " "Info: - Longest clock path from clock \"SYS_CLK\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1430 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1430; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.666 ns) 2.730 ns nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done 3 REG LCFF_X18_Y7_N1 45 " "Info: 3: + IC(0.821 ns) + CELL(0.666 ns) = 2.730 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 45; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.69 % ) " "Info: Total cell delay = 1.766 ns ( 64.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 35.31 % ) " "Info: Total interconnect delay = 0.964 ns ( 35.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.143ns 0.821ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.143ns 0.821ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4920 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.444 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4117 nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4118 nios_ucos:inst|CPU:the_CPU|E_src1[20]~2104 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.444 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4117 {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[20]~4118 {} nios_ucos:inst|CPU:the_CPU|E_src1[20]~2104 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 {} nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 {} nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 2.734ns 0.405ns 1.048ns 3.979ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.018ns 1.117ns 1.480ns 0.000ns } { 0.000ns 0.650ns 0.651ns 0.206ns 0.621ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.143ns 0.821ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 register sld_hub:sld_hub_inst\|hub_tdo_reg 140.49 MHz 7.118 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 140.49 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode_usr1\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 7.118 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.296 ns + Longest register register " "Info: + Longest register to register delay is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 1 REG LCFF_X20_Y12_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y12_N17; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.535 ns) 1.711 ns sld_hub:sld_hub_inst\|hub_tdo_reg~292 2 COMB LCCOMB_X20_Y13_N6 1 " "Info: 2: + IC(1.176 ns) + CELL(0.535 ns) = 1.711 ns; Loc. = LCCOMB_X20_Y13_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~292'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~292 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.279 ns sld_hub:sld_hub_inst\|hub_tdo_reg~293 3 COMB LCCOMB_X20_Y13_N18 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 2.279 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~293'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~292 sld_hub:sld_hub_inst|hub_tdo_reg~293 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.544 ns) 3.188 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 4 COMB LCCOMB_X20_Y13_N24 1 " "Info: 4: + IC(0.365 ns) + CELL(0.544 ns) = 3.188 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~293 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.296 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X20_Y13_N25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.296 ns; Loc. = LCFF_X20_Y13_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.393 ns ( 42.26 % ) " "Info: Total cell delay = 1.393 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 57.74 % ) " "Info: Total interconnect delay = 1.903 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~292 sld_hub:sld_hub_inst|hub_tdo_reg~293 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~292 {} sld_hub:sld_hub_inst|hub_tdo_reg~293 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.176ns 0.362ns 0.365ns 0.000ns } { 0.000ns 0.535ns 0.206ns 0.544ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.635 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.109 ns) + CELL(0.000 ns) 4.109 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 152 " "Info: 2: + IC(4.109 ns) + CELL(0.000 ns) = 4.109 ns; Loc. = CLKCTRL_G6; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 5.635 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X20_Y13_N25 2 " "Info: 3: + IC(0.860 ns) + CELL(0.666 ns) = 5.635 ns; Loc. = LCFF_X20_Y13_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.82 % ) " "Info: Total cell delay = 0.666 ns ( 11.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.969 ns ( 88.18 % ) " "Info: Total interconnect delay = 4.969 ns ( 88.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.635 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.635 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 4.109ns 0.860ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.634 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.109 ns) + CELL(0.000 ns) 4.109 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 152 " "Info: 2: + IC(4.109 ns) + CELL(0.000 ns) = 4.109 ns; Loc. = CLKCTRL_G6; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 5.634 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 3 REG LCFF_X20_Y12_N17 19 " "Info: 3: + IC(0.859 ns) + CELL(0.666 ns) = 5.634 ns; Loc. = LCFF_X20_Y12_N17; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.82 % ) " "Info: Total cell delay = 0.666 ns ( 11.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.968 ns ( 88.18 % ) " "Info: Total interconnect delay = 4.968 ns ( 88.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.634 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 4.109ns 0.859ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.635 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.635 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 4.109ns 0.860ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.634 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 4.109ns 0.859ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~292 sld_hub:sld_hub_inst|hub_tdo_reg~293 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~292 {} sld_hub:sld_hub_inst|hub_tdo_reg~293 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.176ns 0.362ns 0.365ns 0.000ns } { 0.000ns 0.535ns 0.206ns 0.544ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.635 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.635 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 4.109ns 0.860ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.634 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 4.109ns 0.859ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\] KEY_PIO\[3\] SYS_CLK 8.221 ns register " "Info: tsu for register \"nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\]\" (data pin = \"KEY_PIO\[3\]\", clock pin = \"SYS_CLK\") is 8.221 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns + Longest pin register " "Info: + Longest pin to register delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns KEY_PIO\[3\] 1 PIN PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 3; PIN Node = 'KEY_PIO\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_PIO[3] } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 144 112 280 160 "KEY_PIO\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.883 ns) + CELL(0.650 ns) 8.478 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~37 2 COMB LCCOMB_X6_Y6_N16 1 " "Info: 2: + IC(6.883 ns) + CELL(0.650 ns) = 8.478 ns; Loc. = LCCOMB_X6_Y6_N16; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~37'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { KEY_PIO[3] nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~37 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.206 ns) 10.892 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~39 3 COMB LCCOMB_X14_Y3_N16 1 " "Info: 3: + IC(2.208 ns) + CELL(0.206 ns) = 10.892 ns; Loc. = LCCOMB_X14_Y3_N16; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~39'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~37 nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.000 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\] 4 REG LCFF_X14_Y3_N17 33 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.000 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 33; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6735 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 17.35 % ) " "Info: Total cell delay = 1.909 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.091 ns ( 82.65 % ) " "Info: Total interconnect delay = 9.091 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { KEY_PIO[3] nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~37 nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { KEY_PIO[3] {} KEY_PIO[3]~combout {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~37 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 6.883ns 2.208ns 0.000ns } { 0.000ns 0.945ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6735 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 2.739 ns - Shortest register " "Info: - Shortest clock path from clock \"SYS_CLK\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1430 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1430; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\] 3 REG LCFF_X14_Y3_N17 33 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 33; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6735 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { KEY_PIO[3] nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~37 nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { KEY_PIO[3] {} KEY_PIO[3]~combout {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~37 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 6.883ns 2.208ns 0.000ns } { 0.000ns 0.945ns 0.650ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SYS_CLK LED_PIO\[3\] nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 8.490 ns register " "Info: tco from clock \"SYS_CLK\" to destination pin \"LED_PIO\[3\]\" through register \"nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]\" is 8.490 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK source 2.738 ns + Longest register " "Info: + Longest clock path from clock \"SYS_CLK\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1430 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1430; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 3 REG LCFF_X8_Y5_N21 1 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X8_Y5_N21; Fanout = 1; REG Node = 'nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "LED_PIO.v" "" { Text "D:/2.3/Nios/interrupt/LED_PIO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LED_PIO.v" "" { Text "D:/2.3/Nios/interrupt/LED_PIO.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.448 ns + Longest register pin " "Info: + Longest register to pin delay is 5.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 1 REG LCFF_X8_Y5_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y5_N21; Fanout = 1; REG Node = 'nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "LED_PIO.v" "" { Text "D:/2.3/Nios/interrupt/LED_PIO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(3.066 ns) 5.448 ns LED_PIO\[3\] 2 PIN PIN_4 0 " "Info: 2: + IC(2.382 ns) + CELL(3.066 ns) = 5.448 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'LED_PIO\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 176 656 832 192 "LED_PIO\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 56.28 % ) " "Info: Total cell delay = 3.066 ns ( 56.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 43.72 % ) " "Info: Total interconnect delay = 2.382 ns ( 43.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.448 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} LED_PIO[3] {} } { 0.000ns 2.382ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.448 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} LED_PIO[3] {} } { 0.000ns 2.382ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[8\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.189 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[8\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.614 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.109 ns) + CELL(0.000 ns) 4.109 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 152 " "Info: 2: + IC(4.109 ns) + CELL(0.000 ns) = 4.109 ns; Loc. = CLKCTRL_G6; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 5.614 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[8\] 3 REG LCFF_X9_Y10_N5 11 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 5.614 ns; Loc. = LCFF_X9_Y10_N5; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.86 % ) " "Info: Total cell delay = 0.666 ns ( 11.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.948 ns ( 88.14 % ) " "Info: Total interconnect delay = 4.948 ns ( 88.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] {} } { 0.000ns 4.109ns 0.839ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.731 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y7_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.660 ns) 2.731 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[8\] 2 REG LCFF_X9_Y10_N5 11 " "Info: 2: + IC(2.071 ns) + CELL(0.660 ns) = 2.731 ns; Loc. = LCFF_X9_Y10_N5; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 24.17 % ) " "Info: Total cell delay = 0.660 ns ( 24.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 75.83 % ) " "Info: Total interconnect delay = 2.071 ns ( 75.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] {} } { 0.000ns 2.071ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] {} } { 0.000ns 4.109ns 0.839ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] {} } { 0.000ns 2.071ns } { 0.000ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Allocated 131 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 01:00:11 2011 " "Info: Processing ended: Mon Oct 24 01:00:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
