// Seed: 1476666985
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_15;
  always #1
    if (1'b0) disable id_16;
    else id_4 <= id_9;
  wire id_17;
  wire id_18;
  reg  id_19;
  module_0(
      id_1, id_6, id_6
  );
  wire id_20;
  always for (id_3 = 1; 1; id_4 = id_15) id_3 <= id_19;
endmodule
