// Seed: 1773403241
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    output tri0 module_0,
    output wire id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply1 id_13,
    input tri1 id_14
);
  assign id_9 = 1;
  assign id_8 = id_13 == 1;
  wire id_16;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0(
      id_2, id_0, id_5, id_1, id_6, id_6, id_5, id_6, id_3, id_3, id_2, id_5, id_5, id_6, id_2
  );
endmodule
