ARM GAS  /tmp/ccDY95L2.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f4xx_hash_sha1.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HASH_SHA1,"ax",%progbits
  16              		.align	1
  17              		.global	HASH_SHA1
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HASH_SHA1:
  24              	.LFB112:
  25              		.file 1 "FWLIB/src/stm32f4xx_hash_sha1.c"
   1:FWLIB/src/stm32f4xx_hash_sha1.c **** /**
   2:FWLIB/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @file    stm32f4xx_hash_sha1.c
   4:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @version V1.4.0
   6:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @date    04-August-2014
   7:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief   This file provides high level functions to compute the HASH SHA1 and
   8:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          HMAC SHA1 Digest of an input message.
   9:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          peripheral.
  11:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  12:FWLIB/src/stm32f4xx_hash_sha1.c **** @verbatim
  13:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===================================================================
  14:FWLIB/src/stm32f4xx_hash_sha1.c ****                  ##### How to use this driver #####
  15:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===================================================================
  16:FWLIB/src/stm32f4xx_hash_sha1.c ****  [..]
  17:FWLIB/src/stm32f4xx_hash_sha1.c ****    (#) Enable The HASH controller clock using 
  18:FWLIB/src/stm32f4xx_hash_sha1.c ****        RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:FWLIB/src/stm32f4xx_hash_sha1.c ****   
  20:FWLIB/src/stm32f4xx_hash_sha1.c ****    (#) Calculate the HASH SHA1 Digest using HASH_SHA1() function.
  21:FWLIB/src/stm32f4xx_hash_sha1.c ****   
  22:FWLIB/src/stm32f4xx_hash_sha1.c ****    (#) Calculate the HMAC SHA1 Digest using HMAC_SHA1() function.
  23:FWLIB/src/stm32f4xx_hash_sha1.c ****   
  24:FWLIB/src/stm32f4xx_hash_sha1.c **** @endverbatim
  25:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  26:FWLIB/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  27:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @attention
  28:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  29:FWLIB/src/stm32f4xx_hash_sha1.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  30:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  31:FWLIB/src/stm32f4xx_hash_sha1.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  32:FWLIB/src/stm32f4xx_hash_sha1.c ****   * You may not use this file except in compliance with the License.
  33:FWLIB/src/stm32f4xx_hash_sha1.c ****   * You may obtain a copy of the License at:
ARM GAS  /tmp/ccDY95L2.s 			page 2


  34:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  35:FWLIB/src/stm32f4xx_hash_sha1.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  36:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  37:FWLIB/src/stm32f4xx_hash_sha1.c ****   * Unless required by applicable law or agreed to in writing, software 
  38:FWLIB/src/stm32f4xx_hash_sha1.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  39:FWLIB/src/stm32f4xx_hash_sha1.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  40:FWLIB/src/stm32f4xx_hash_sha1.c ****   * See the License for the specific language governing permissions and
  41:FWLIB/src/stm32f4xx_hash_sha1.c ****   * limitations under the License.
  42:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  43:FWLIB/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  44:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  45:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  46:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Includes ------------------------------------------------------------------*/
  47:FWLIB/src/stm32f4xx_hash_sha1.c **** #include "stm32f4xx_hash.h"
  48:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  49:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  50:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  51:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  52:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  53:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH 
  54:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief HASH driver modules
  55:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  56:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  57:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  58:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private typedef -----------------------------------------------------------*/
  59:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private define ------------------------------------------------------------*/
  60:FWLIB/src/stm32f4xx_hash_sha1.c **** #define SHA1BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  61:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  62:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private macro -------------------------------------------------------------*/
  63:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private variables ---------------------------------------------------------*/
  64:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private function prototypes -----------------------------------------------*/
  65:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private functions ---------------------------------------------------------*/
  66:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  67:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Private_Functions
  68:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  69:FWLIB/src/stm32f4xx_hash_sha1.c ****   */ 
  70:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  71:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Group6 High Level SHA1 functions
  72:FWLIB/src/stm32f4xx_hash_sha1.c ****  *  @brief   High Level SHA1 Hash and HMAC functions 
  73:FWLIB/src/stm32f4xx_hash_sha1.c ****  *
  74:FWLIB/src/stm32f4xx_hash_sha1.c **** @verbatim   
  75:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  76:FWLIB/src/stm32f4xx_hash_sha1.c ****                ##### High Level SHA1 Hash and HMAC functions #####
  77:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  78:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  79:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  80:FWLIB/src/stm32f4xx_hash_sha1.c **** @endverbatim
  81:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  82:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  83:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  84:FWLIB/src/stm32f4xx_hash_sha1.c **** /**
  85:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HASH SHA1 digest.
  86:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
  87:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
  88:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
  89:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
  90:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
ARM GAS  /tmp/ccDY95L2.s 			page 3


  91:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
  92:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  93:FWLIB/src/stm32f4xx_hash_sha1.c **** ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
  94:FWLIB/src/stm32f4xx_hash_sha1.c **** {
  26              		.loc 1 94 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 56
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8FB0     		sub	sp, sp, #60
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 80
  42 0004 0F46     		mov	r7, r1
  43 0006 1646     		mov	r6, r2
  95:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
  96:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
  97:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
  44              		.loc 1 97 0
  45 0008 0024     		movs	r4, #0
  46 000a ADF80640 		strh	r4, [sp, #6]	@ movhi
  47              	.LVL1:
  98:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
  99:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
  48              		.loc 1 99 0
  49 000e 0094     		str	r4, [sp]
  50              	.LVL2:
 100:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
 101:FWLIB/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
 102:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
  51              		.loc 1 102 0
  52 0010 0546     		mov	r5, r0
  53              	.LVL3:
 103:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
 104:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 105:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 106:FWLIB/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
  54              		.loc 1 106 0
  55 0012 01F00303 		and	r3, r1, #3
  56 0016 DB00     		lsls	r3, r3, #3
  57 0018 ADF80630 		strh	r3, [sp, #6]	@ movhi
 107:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 108:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 109:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
  58              		.loc 1 109 0
  59 001c FFF7FEFF 		bl	HASH_DeInit
  60              	.LVL4:
 110:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 111:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 112:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
ARM GAS  /tmp/ccDY95L2.s 			page 4


  61              		.loc 1 112 0
  62 0020 0A94     		str	r4, [sp, #40]
 113:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  63              		.loc 1 113 0
  64 0022 0B94     		str	r4, [sp, #44]
 114:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  65              		.loc 1 114 0
  66 0024 2023     		movs	r3, #32
  67 0026 0C93     		str	r3, [sp, #48]
 115:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
  68              		.loc 1 115 0
  69 0028 0AA8     		add	r0, sp, #40
  70 002a FFF7FEFF 		bl	HASH_Init
  71              	.LVL5:
 116:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 117:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the data */
 118:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  72              		.loc 1 118 0
  73 002e BDF80600 		ldrh	r0, [sp, #6]
  74 0032 80B2     		uxth	r0, r0
  75 0034 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
  76              	.LVL6:
 119:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 120:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Write the Input block in the IN FIFO */
 121:FWLIB/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Ilen; i+=4)
  77              		.loc 1 121 0
  78 0038 04E0     		b	.L2
  79              	.LVL7:
  80              	.L3:
 122:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 123:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
  81              		.loc 1 123 0 discriminator 3
  82 003a 55F8040B 		ldr	r0, [r5], #4
  83              	.LVL8:
  84 003e FFF7FEFF 		bl	HASH_DataIn
  85              	.LVL9:
 121:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
  86              		.loc 1 121 0 discriminator 3
  87 0042 0434     		adds	r4, r4, #4
  88              	.LVL10:
  89              	.L2:
 121:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
  90              		.loc 1 121 0 is_stmt 0 discriminator 1
  91 0044 BC42     		cmp	r4, r7
  92 0046 F8D3     		bcc	.L3
 124:FWLIB/src/stm32f4xx_hash_sha1.c ****     inputaddr+=4;
 125:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 126:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 127:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 128:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
  93              		.loc 1 128 0 is_stmt 1
  94 0048 FFF7FEFF 		bl	HASH_StartDigest
  95              	.LVL11:
  96              	.L5:
 129:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 130:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 131:FWLIB/src/stm32f4xx_hash_sha1.c ****   do
ARM GAS  /tmp/ccDY95L2.s 			page 5


 132:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 133:FWLIB/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
  97              		.loc 1 133 0 discriminator 2
  98 004c 0820     		movs	r0, #8
  99 004e FFF7FEFF 		bl	HASH_GetFlagStatus
 100              	.LVL12:
 101 0052 0246     		mov	r2, r0
 102              	.LVL13:
 134:FWLIB/src/stm32f4xx_hash_sha1.c ****     counter++;
 103              		.loc 1 134 0 discriminator 2
 104 0054 009B     		ldr	r3, [sp]
 105 0056 0133     		adds	r3, r3, #1
 106 0058 0093     		str	r3, [sp]
 135:FWLIB/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 107              		.loc 1 135 0 discriminator 2
 108 005a 009B     		ldr	r3, [sp]
 109 005c B3F5803F 		cmp	r3, #65536
 110 0060 01D0     		beq	.L4
 111              		.loc 1 135 0 is_stmt 0 discriminator 1
 112 0062 0028     		cmp	r0, #0
 113 0064 F2D1     		bne	.L5
 114              	.L4:
 136:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 137:FWLIB/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 115              		.loc 1 137 0 is_stmt 1
 116 0066 12B1     		cbz	r2, .L9
 138:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 139:FWLIB/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 117              		.loc 1 139 0
 118 0068 0020     		movs	r0, #0
 119              	.LVL14:
 120              	.L6:
 140:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 141:FWLIB/src/stm32f4xx_hash_sha1.c ****   else
 142:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 143:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Read the message digest */
 144:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_GetDigest(&SHA1_MessageDigest);
 145:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 146:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 147:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 148:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 149:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 150:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 151:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 152:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 153:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 154:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 155:FWLIB/src/stm32f4xx_hash_sha1.c ****   return status;
 156:FWLIB/src/stm32f4xx_hash_sha1.c **** }
 121              		.loc 1 156 0
 122 006a 0FB0     		add	sp, sp, #60
 123              	.LCFI2:
 124              		.cfi_remember_state
 125              		.cfi_def_cfa_offset 20
 126              		@ sp needed
 127 006c F0BD     		pop	{r4, r5, r6, r7, pc}
 128              	.LVL15:
ARM GAS  /tmp/ccDY95L2.s 			page 6


 129              	.L9:
 130              	.LCFI3:
 131              		.cfi_restore_state
 144:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 132              		.loc 1 144 0
 133 006e 02A8     		add	r0, sp, #8
 134              	.LVL16:
 135 0070 FFF7FEFF 		bl	HASH_GetDigest
 136              	.LVL17:
 145:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 137              		.loc 1 145 0
 138 0074 029B     		ldr	r3, [sp, #8]
 139              	.LVL18:
 140              	.LBB22:
 141              	.LBB23:
 142              		.file 2 "CORE/core_cmInstr.h"
   1:CORE/core_cmInstr.h **** /**************************************************************************//**
   2:CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:CORE/core_cmInstr.h ****  * @version  V3.20
   5:CORE/core_cmInstr.h ****  * @date     05. March 2013
   6:CORE/core_cmInstr.h ****  *
   7:CORE/core_cmInstr.h ****  * @note
   8:CORE/core_cmInstr.h ****  *
   9:CORE/core_cmInstr.h ****  ******************************************************************************/
  10:CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:CORE/core_cmInstr.h **** 
  12:CORE/core_cmInstr.h ****    All rights reserved.
  13:CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:CORE/core_cmInstr.h ****      specific prior written permission.
  23:CORE/core_cmInstr.h ****    *
  24:CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:CORE/core_cmInstr.h **** 
  37:CORE/core_cmInstr.h **** 
  38:CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:CORE/core_cmInstr.h **** 
  41:CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccDY95L2.s 			page 7


  42:CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:CORE/core_cmInstr.h ****   @{
  46:CORE/core_cmInstr.h **** */
  47:CORE/core_cmInstr.h **** 
  48:CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:CORE/core_cmInstr.h **** 
  51:CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:CORE/core_cmInstr.h **** #endif
  54:CORE/core_cmInstr.h **** 
  55:CORE/core_cmInstr.h **** 
  56:CORE/core_cmInstr.h **** /** \brief  No Operation
  57:CORE/core_cmInstr.h **** 
  58:CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:CORE/core_cmInstr.h ****  */
  60:CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:CORE/core_cmInstr.h **** 
  62:CORE/core_cmInstr.h **** 
  63:CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:CORE/core_cmInstr.h **** 
  65:CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:CORE/core_cmInstr.h ****  */
  68:CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:CORE/core_cmInstr.h **** 
  70:CORE/core_cmInstr.h **** 
  71:CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:CORE/core_cmInstr.h **** 
  73:CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:CORE/core_cmInstr.h ****  */
  76:CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:CORE/core_cmInstr.h **** 
  78:CORE/core_cmInstr.h **** 
  79:CORE/core_cmInstr.h **** /** \brief  Send Event
  80:CORE/core_cmInstr.h **** 
  81:CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:CORE/core_cmInstr.h ****  */
  83:CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:CORE/core_cmInstr.h **** 
  85:CORE/core_cmInstr.h **** 
  86:CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:CORE/core_cmInstr.h **** 
  88:CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:CORE/core_cmInstr.h ****  */
  92:CORE/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  93:CORE/core_cmInstr.h **** 
  94:CORE/core_cmInstr.h **** 
  95:CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  96:CORE/core_cmInstr.h **** 
  97:CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  98:CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
ARM GAS  /tmp/ccDY95L2.s 			page 8


  99:CORE/core_cmInstr.h ****  */
 100:CORE/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
 101:CORE/core_cmInstr.h **** 
 102:CORE/core_cmInstr.h **** 
 103:CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 104:CORE/core_cmInstr.h **** 
 105:CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 106:CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 107:CORE/core_cmInstr.h ****  */
 108:CORE/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
 109:CORE/core_cmInstr.h **** 
 110:CORE/core_cmInstr.h **** 
 111:CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 112:CORE/core_cmInstr.h **** 
 113:CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 114:CORE/core_cmInstr.h **** 
 115:CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 116:CORE/core_cmInstr.h ****     \return               Reversed value
 117:CORE/core_cmInstr.h ****  */
 118:CORE/core_cmInstr.h **** #define __REV                             __rev
 119:CORE/core_cmInstr.h **** 
 120:CORE/core_cmInstr.h **** 
 121:CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 122:CORE/core_cmInstr.h **** 
 123:CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 124:CORE/core_cmInstr.h **** 
 125:CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:CORE/core_cmInstr.h ****     \return               Reversed value
 127:CORE/core_cmInstr.h ****  */
 128:CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 129:CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 130:CORE/core_cmInstr.h **** {
 131:CORE/core_cmInstr.h ****   rev16 r0, r0
 132:CORE/core_cmInstr.h ****   bx lr
 133:CORE/core_cmInstr.h **** }
 134:CORE/core_cmInstr.h **** #endif
 135:CORE/core_cmInstr.h **** 
 136:CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 137:CORE/core_cmInstr.h **** 
 138:CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 139:CORE/core_cmInstr.h **** 
 140:CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 141:CORE/core_cmInstr.h ****     \return               Reversed value
 142:CORE/core_cmInstr.h ****  */
 143:CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 144:CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 145:CORE/core_cmInstr.h **** {
 146:CORE/core_cmInstr.h ****   revsh r0, r0
 147:CORE/core_cmInstr.h ****   bx lr
 148:CORE/core_cmInstr.h **** }
 149:CORE/core_cmInstr.h **** #endif
 150:CORE/core_cmInstr.h **** 
 151:CORE/core_cmInstr.h **** 
 152:CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 153:CORE/core_cmInstr.h **** 
 154:CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 155:CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccDY95L2.s 			page 9


 156:CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 157:CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 158:CORE/core_cmInstr.h ****     \return               Rotated value
 159:CORE/core_cmInstr.h ****  */
 160:CORE/core_cmInstr.h **** #define __ROR                             __ror
 161:CORE/core_cmInstr.h **** 
 162:CORE/core_cmInstr.h **** 
 163:CORE/core_cmInstr.h **** /** \brief  Breakpoint
 164:CORE/core_cmInstr.h **** 
 165:CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 166:CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 167:CORE/core_cmInstr.h **** 
 168:CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 169:CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 170:CORE/core_cmInstr.h ****  */
 171:CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 172:CORE/core_cmInstr.h **** 
 173:CORE/core_cmInstr.h **** 
 174:CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 175:CORE/core_cmInstr.h **** 
 176:CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 177:CORE/core_cmInstr.h **** 
 178:CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 179:CORE/core_cmInstr.h **** 
 180:CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 181:CORE/core_cmInstr.h ****     \return               Reversed value
 182:CORE/core_cmInstr.h ****  */
 183:CORE/core_cmInstr.h **** #define __RBIT                            __rbit
 184:CORE/core_cmInstr.h **** 
 185:CORE/core_cmInstr.h **** 
 186:CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 187:CORE/core_cmInstr.h **** 
 188:CORE/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 189:CORE/core_cmInstr.h **** 
 190:CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 191:CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 192:CORE/core_cmInstr.h ****  */
 193:CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 194:CORE/core_cmInstr.h **** 
 195:CORE/core_cmInstr.h **** 
 196:CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 197:CORE/core_cmInstr.h **** 
 198:CORE/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 199:CORE/core_cmInstr.h **** 
 200:CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 201:CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 202:CORE/core_cmInstr.h ****  */
 203:CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 204:CORE/core_cmInstr.h **** 
 205:CORE/core_cmInstr.h **** 
 206:CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 207:CORE/core_cmInstr.h **** 
 208:CORE/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 209:CORE/core_cmInstr.h **** 
 210:CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 211:CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 212:CORE/core_cmInstr.h ****  */
ARM GAS  /tmp/ccDY95L2.s 			page 10


 213:CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 214:CORE/core_cmInstr.h **** 
 215:CORE/core_cmInstr.h **** 
 216:CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 217:CORE/core_cmInstr.h **** 
 218:CORE/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 219:CORE/core_cmInstr.h **** 
 220:CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 221:CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 222:CORE/core_cmInstr.h ****     \return          0  Function succeeded
 223:CORE/core_cmInstr.h ****     \return          1  Function failed
 224:CORE/core_cmInstr.h ****  */
 225:CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 226:CORE/core_cmInstr.h **** 
 227:CORE/core_cmInstr.h **** 
 228:CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 229:CORE/core_cmInstr.h **** 
 230:CORE/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 231:CORE/core_cmInstr.h **** 
 232:CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 233:CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 234:CORE/core_cmInstr.h ****     \return          0  Function succeeded
 235:CORE/core_cmInstr.h ****     \return          1  Function failed
 236:CORE/core_cmInstr.h ****  */
 237:CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 238:CORE/core_cmInstr.h **** 
 239:CORE/core_cmInstr.h **** 
 240:CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 241:CORE/core_cmInstr.h **** 
 242:CORE/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 243:CORE/core_cmInstr.h **** 
 244:CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 245:CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 246:CORE/core_cmInstr.h ****     \return          0  Function succeeded
 247:CORE/core_cmInstr.h ****     \return          1  Function failed
 248:CORE/core_cmInstr.h ****  */
 249:CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 250:CORE/core_cmInstr.h **** 
 251:CORE/core_cmInstr.h **** 
 252:CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 253:CORE/core_cmInstr.h **** 
 254:CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 255:CORE/core_cmInstr.h **** 
 256:CORE/core_cmInstr.h ****  */
 257:CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 258:CORE/core_cmInstr.h **** 
 259:CORE/core_cmInstr.h **** 
 260:CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 261:CORE/core_cmInstr.h **** 
 262:CORE/core_cmInstr.h ****     This function saturates a signed value.
 263:CORE/core_cmInstr.h **** 
 264:CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 265:CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 266:CORE/core_cmInstr.h ****     \return             Saturated value
 267:CORE/core_cmInstr.h ****  */
 268:CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 269:CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccDY95L2.s 			page 11


 270:CORE/core_cmInstr.h **** 
 271:CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 272:CORE/core_cmInstr.h **** 
 273:CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 274:CORE/core_cmInstr.h **** 
 275:CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 276:CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 277:CORE/core_cmInstr.h ****     \return             Saturated value
 278:CORE/core_cmInstr.h ****  */
 279:CORE/core_cmInstr.h **** #define __USAT                            __usat
 280:CORE/core_cmInstr.h **** 
 281:CORE/core_cmInstr.h **** 
 282:CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 283:CORE/core_cmInstr.h **** 
 284:CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 285:CORE/core_cmInstr.h **** 
 286:CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 287:CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 288:CORE/core_cmInstr.h ****  */
 289:CORE/core_cmInstr.h **** #define __CLZ                             __clz
 290:CORE/core_cmInstr.h **** 
 291:CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 292:CORE/core_cmInstr.h **** 
 293:CORE/core_cmInstr.h **** 
 294:CORE/core_cmInstr.h **** 
 295:CORE/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:CORE/core_cmInstr.h **** /* IAR iccarm specific functions */
 297:CORE/core_cmInstr.h **** 
 298:CORE/core_cmInstr.h **** #include <cmsis_iar.h>
 299:CORE/core_cmInstr.h **** 
 300:CORE/core_cmInstr.h **** 
 301:CORE/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:CORE/core_cmInstr.h **** /* TI CCS specific functions */
 303:CORE/core_cmInstr.h **** 
 304:CORE/core_cmInstr.h **** #include <cmsis_ccs.h>
 305:CORE/core_cmInstr.h **** 
 306:CORE/core_cmInstr.h **** 
 307:CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 309:CORE/core_cmInstr.h **** 
 310:CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 311:CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 312:CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 313:CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 314:CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 315:CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 316:CORE/core_cmInstr.h **** #else
 317:CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 318:CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 319:CORE/core_cmInstr.h **** #endif
 320:CORE/core_cmInstr.h **** 
 321:CORE/core_cmInstr.h **** /** \brief  No Operation
 322:CORE/core_cmInstr.h **** 
 323:CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 324:CORE/core_cmInstr.h ****  */
 325:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 326:CORE/core_cmInstr.h **** {
ARM GAS  /tmp/ccDY95L2.s 			page 12


 327:CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 328:CORE/core_cmInstr.h **** }
 329:CORE/core_cmInstr.h **** 
 330:CORE/core_cmInstr.h **** 
 331:CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 332:CORE/core_cmInstr.h **** 
 333:CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 334:CORE/core_cmInstr.h ****     until one of a number of events occurs.
 335:CORE/core_cmInstr.h ****  */
 336:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 337:CORE/core_cmInstr.h **** {
 338:CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 339:CORE/core_cmInstr.h **** }
 340:CORE/core_cmInstr.h **** 
 341:CORE/core_cmInstr.h **** 
 342:CORE/core_cmInstr.h **** /** \brief  Wait For Event
 343:CORE/core_cmInstr.h **** 
 344:CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 345:CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 346:CORE/core_cmInstr.h ****  */
 347:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 348:CORE/core_cmInstr.h **** {
 349:CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 350:CORE/core_cmInstr.h **** }
 351:CORE/core_cmInstr.h **** 
 352:CORE/core_cmInstr.h **** 
 353:CORE/core_cmInstr.h **** /** \brief  Send Event
 354:CORE/core_cmInstr.h **** 
 355:CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 356:CORE/core_cmInstr.h ****  */
 357:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 358:CORE/core_cmInstr.h **** {
 359:CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 360:CORE/core_cmInstr.h **** }
 361:CORE/core_cmInstr.h **** 
 362:CORE/core_cmInstr.h **** 
 363:CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 364:CORE/core_cmInstr.h **** 
 365:CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 366:CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 367:CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 368:CORE/core_cmInstr.h ****  */
 369:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 370:CORE/core_cmInstr.h **** {
 371:CORE/core_cmInstr.h ****   __ASM volatile ("isb");
 372:CORE/core_cmInstr.h **** }
 373:CORE/core_cmInstr.h **** 
 374:CORE/core_cmInstr.h **** 
 375:CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 376:CORE/core_cmInstr.h **** 
 377:CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 378:CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 379:CORE/core_cmInstr.h ****  */
 380:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 381:CORE/core_cmInstr.h **** {
 382:CORE/core_cmInstr.h ****   __ASM volatile ("dsb");
 383:CORE/core_cmInstr.h **** }
ARM GAS  /tmp/ccDY95L2.s 			page 13


 384:CORE/core_cmInstr.h **** 
 385:CORE/core_cmInstr.h **** 
 386:CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 387:CORE/core_cmInstr.h **** 
 388:CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 389:CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 390:CORE/core_cmInstr.h ****  */
 391:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 392:CORE/core_cmInstr.h **** {
 393:CORE/core_cmInstr.h ****   __ASM volatile ("dmb");
 394:CORE/core_cmInstr.h **** }
 395:CORE/core_cmInstr.h **** 
 396:CORE/core_cmInstr.h **** 
 397:CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 398:CORE/core_cmInstr.h **** 
 399:CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 400:CORE/core_cmInstr.h **** 
 401:CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 402:CORE/core_cmInstr.h ****     \return               Reversed value
 403:CORE/core_cmInstr.h ****  */
 404:CORE/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)
 405:CORE/core_cmInstr.h **** {
 406:CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 407:CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 143              		.loc 2 407 0
 144 0076 1BBA     		rev	r3, r3
 145              	.LVL19:
 146              	.LBE23:
 147              	.LBE22:
 145:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 148              		.loc 1 145 0
 149 0078 3360     		str	r3, [r6]
 150              	.LVL20:
 147:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 151              		.loc 1 147 0
 152 007a 039B     		ldr	r3, [sp, #12]
 153              	.LVL21:
 154              	.LBB24:
 155              	.LBB25:
 156              		.loc 2 407 0
 157 007c 1BBA     		rev	r3, r3
 158              	.LVL22:
 159              	.LBE25:
 160              	.LBE24:
 147:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 161              		.loc 1 147 0
 162 007e 7360     		str	r3, [r6, #4]
 163              	.LVL23:
 149:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 164              		.loc 1 149 0
 165 0080 049B     		ldr	r3, [sp, #16]
 166              	.LVL24:
 167              	.LBB26:
 168              	.LBB27:
 169              		.loc 2 407 0
 170 0082 1BBA     		rev	r3, r3
 171              	.LVL25:
ARM GAS  /tmp/ccDY95L2.s 			page 14


 172              	.LBE27:
 173              	.LBE26:
 149:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 174              		.loc 1 149 0
 175 0084 B360     		str	r3, [r6, #8]
 176              	.LVL26:
 151:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 177              		.loc 1 151 0
 178 0086 059B     		ldr	r3, [sp, #20]
 179              	.LVL27:
 180              	.LBB28:
 181              	.LBB29:
 182              		.loc 2 407 0
 183 0088 1BBA     		rev	r3, r3
 184              	.LVL28:
 185              	.LBE29:
 186              	.LBE28:
 151:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 187              		.loc 1 151 0
 188 008a F360     		str	r3, [r6, #12]
 189              	.LVL29:
 153:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 190              		.loc 1 153 0
 191 008c 069B     		ldr	r3, [sp, #24]
 192              	.LVL30:
 193              	.LBB30:
 194              	.LBB31:
 195              		.loc 2 407 0
 196 008e 1BBA     		rev	r3, r3
 197              	.LVL31:
 198              	.LBE31:
 199              	.LBE30:
 153:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 200              		.loc 1 153 0
 201 0090 3361     		str	r3, [r6, #16]
 101:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 202              		.loc 1 101 0
 203 0092 0120     		movs	r0, #1
 204 0094 E9E7     		b	.L6
 205              		.cfi_endproc
 206              	.LFE112:
 208              		.section	.text.HMAC_SHA1,"ax",%progbits
 209              		.align	1
 210              		.global	HMAC_SHA1
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu softvfp
 216              	HMAC_SHA1:
 217              	.LFB113:
 157:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 158:FWLIB/src/stm32f4xx_hash_sha1.c **** /**
 159:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HMAC SHA1 digest.
 160:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Key: pointer to the Key used for HMAC.
 161:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Keylen: length of the Key used for HMAC.  
 162:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
 163:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
ARM GAS  /tmp/ccDY95L2.s 			page 15


 164:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
 165:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
 166:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
 167:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
 168:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
 169:FWLIB/src/stm32f4xx_hash_sha1.c **** ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
 170:FWLIB/src/stm32f4xx_hash_sha1.c ****                       uint32_t Ilen, uint8_t Output[20])
 171:FWLIB/src/stm32f4xx_hash_sha1.c **** {
 218              		.loc 1 171 0
 219              		.cfi_startproc
 220              		@ args = 4, pretend = 0, frame = 56
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              	.LVL32:
 223 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 224              	.LCFI4:
 225              		.cfi_def_cfa_offset 28
 226              		.cfi_offset 4, -28
 227              		.cfi_offset 5, -24
 228              		.cfi_offset 6, -20
 229              		.cfi_offset 7, -16
 230              		.cfi_offset 8, -12
 231              		.cfi_offset 9, -8
 232              		.cfi_offset 14, -4
 233 0004 8FB0     		sub	sp, sp, #60
 234              	.LCFI5:
 235              		.cfi_def_cfa_offset 88
 236 0006 8146     		mov	r9, r0
 237 0008 0D46     		mov	r5, r1
 238 000a 1F46     		mov	r7, r3
 172:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
 173:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
 174:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
 239              		.loc 1 174 0
 240 000c 0024     		movs	r4, #0
 241 000e ADF80640 		strh	r4, [sp, #6]	@ movhi
 175:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitskey = 0;
 242              		.loc 1 175 0
 243 0012 ADF80440 		strh	r4, [sp, #4]	@ movhi
 244              	.LVL33:
 176:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
 177:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
 245              		.loc 1 177 0
 246 0016 0094     		str	r4, [sp]
 247              	.LVL34:
 178:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
 179:FWLIB/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
 180:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 248              		.loc 1 180 0
 249 0018 8046     		mov	r8, r0
 250              	.LVL35:
 181:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 251              		.loc 1 181 0
 252 001a 1646     		mov	r6, r2
 253              	.LVL36:
 182:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
 183:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 184:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
ARM GAS  /tmp/ccDY95L2.s 			page 16


 185:FWLIB/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 254              		.loc 1 185 0
 255 001c 03F00303 		and	r3, r3, #3
 256              	.LVL37:
 257 0020 DB00     		lsls	r3, r3, #3
 258 0022 ADF80630 		strh	r3, [sp, #6]	@ movhi
 186:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 187:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Key */
 188:FWLIB/src/stm32f4xx_hash_sha1.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 259              		.loc 1 188 0
 260 0026 01F00303 		and	r3, r1, #3
 261 002a DB00     		lsls	r3, r3, #3
 262 002c ADF80430 		strh	r3, [sp, #4]	@ movhi
 189:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 190:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 191:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
 263              		.loc 1 191 0
 264 0030 FFF7FEFF 		bl	HASH_DeInit
 265              	.LVL38:
 192:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 193:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 194:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 266              		.loc 1 194 0
 267 0034 0A94     		str	r4, [sp, #40]
 195:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 268              		.loc 1 195 0
 269 0036 4023     		movs	r3, #64
 270 0038 0B93     		str	r3, [sp, #44]
 196:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 271              		.loc 1 196 0
 272 003a 2023     		movs	r3, #32
 273 003c 0C93     		str	r3, [sp, #48]
 197:FWLIB/src/stm32f4xx_hash_sha1.c ****   if(Keylen > 64)
 274              		.loc 1 197 0
 275 003e 402D     		cmp	r5, #64
 276 0040 0CD9     		bls	.L11
 198:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 199:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* HMAC long Key */
 200:FWLIB/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 277              		.loc 1 200 0
 278 0042 4FF48033 		mov	r3, #65536
 279 0046 0D93     		str	r3, [sp, #52]
 280              	.L12:
 201:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 202:FWLIB/src/stm32f4xx_hash_sha1.c ****   else
 203:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 204:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* HMAC short Key */
 205:FWLIB/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 206:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 207:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
 281              		.loc 1 207 0
 282 0048 0AA8     		add	r0, sp, #40
 283 004a FFF7FEFF 		bl	HASH_Init
 284              	.LVL39:
 208:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 209:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the Key */
 210:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
ARM GAS  /tmp/ccDY95L2.s 			page 17


 285              		.loc 1 210 0
 286 004e BDF80400 		ldrh	r0, [sp, #4]
 287 0052 80B2     		uxth	r0, r0
 288 0054 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 289              	.LVL40:
 211:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 212:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Write the Key */
 213:FWLIB/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Keylen; i+=4)
 290              		.loc 1 213 0
 291 0058 0024     		movs	r4, #0
 292 005a 07E0     		b	.L13
 293              	.L11:
 205:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 294              		.loc 1 205 0
 295 005c 0023     		movs	r3, #0
 296 005e 0D93     		str	r3, [sp, #52]
 297 0060 F2E7     		b	.L12
 298              	.LVL41:
 299              	.L14:
 214:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 215:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 300              		.loc 1 215 0 discriminator 3
 301 0062 59F8040B 		ldr	r0, [r9], #4
 302              	.LVL42:
 303 0066 FFF7FEFF 		bl	HASH_DataIn
 304              	.LVL43:
 213:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 305              		.loc 1 213 0 discriminator 3
 306 006a 0434     		adds	r4, r4, #4
 307              	.LVL44:
 308              	.L13:
 213:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 309              		.loc 1 213 0 is_stmt 0 discriminator 1
 310 006c AC42     		cmp	r4, r5
 311 006e F8D3     		bcc	.L14
 216:FWLIB/src/stm32f4xx_hash_sha1.c ****     keyaddr+=4;
 217:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 218:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 219:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 220:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 312              		.loc 1 220 0 is_stmt 1
 313 0070 FFF7FEFF 		bl	HASH_StartDigest
 314              	.LVL45:
 315              	.L16:
 221:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 222:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 223:FWLIB/src/stm32f4xx_hash_sha1.c ****   do
 224:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 225:FWLIB/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 316              		.loc 1 225 0 discriminator 2
 317 0074 0820     		movs	r0, #8
 318 0076 FFF7FEFF 		bl	HASH_GetFlagStatus
 319              	.LVL46:
 320 007a 0446     		mov	r4, r0
 321              	.LVL47:
 226:FWLIB/src/stm32f4xx_hash_sha1.c ****     counter++;
 322              		.loc 1 226 0 discriminator 2
ARM GAS  /tmp/ccDY95L2.s 			page 18


 323 007c 009B     		ldr	r3, [sp]
 324 007e 0133     		adds	r3, r3, #1
 325 0080 0093     		str	r3, [sp]
 227:FWLIB/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 326              		.loc 1 227 0 discriminator 2
 327 0082 009B     		ldr	r3, [sp]
 328 0084 B3F5803F 		cmp	r3, #65536
 329 0088 01D0     		beq	.L15
 330              		.loc 1 227 0 is_stmt 0 discriminator 1
 331 008a 0028     		cmp	r0, #0
 332 008c F2D1     		bne	.L16
 333              	.L15:
 228:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 229:FWLIB/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 334              		.loc 1 229 0 is_stmt 1
 335 008e 1CB1     		cbz	r4, .L30
 230:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 231:FWLIB/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 336              		.loc 1 231 0
 337 0090 0020     		movs	r0, #0
 338              	.LVL48:
 339              	.L17:
 232:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 233:FWLIB/src/stm32f4xx_hash_sha1.c ****   else
 234:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 235:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Configure the number of valid bits in last word of the Input data */
 236:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 237:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 238:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Write the Input block in the IN FIFO */
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     for(i=0; i<Ilen; i+=4)
 240:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 241:FWLIB/src/stm32f4xx_hash_sha1.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 242:FWLIB/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 243:FWLIB/src/stm32f4xx_hash_sha1.c ****     }
 244:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 245:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Start the HASH processor */
 246:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_StartDigest();
 247:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 248:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 249:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* wait until the Busy flag is RESET */
 250:FWLIB/src/stm32f4xx_hash_sha1.c ****     counter =0;
 251:FWLIB/src/stm32f4xx_hash_sha1.c ****     do
 252:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 253:FWLIB/src/stm32f4xx_hash_sha1.c ****       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 254:FWLIB/src/stm32f4xx_hash_sha1.c ****       counter++;
 255:FWLIB/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 256:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 257:FWLIB/src/stm32f4xx_hash_sha1.c ****     if (busystatus != RESET)
 258:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 259:FWLIB/src/stm32f4xx_hash_sha1.c ****       status = ERROR;
 260:FWLIB/src/stm32f4xx_hash_sha1.c ****     }
 261:FWLIB/src/stm32f4xx_hash_sha1.c ****     else
 262:FWLIB/src/stm32f4xx_hash_sha1.c ****     {  
 263:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* Configure the number of valid bits in last word of the Key */
 264:FWLIB/src/stm32f4xx_hash_sha1.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 265:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 266:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* Write the Key */
ARM GAS  /tmp/ccDY95L2.s 			page 19


 267:FWLIB/src/stm32f4xx_hash_sha1.c ****       keyaddr = (uint32_t)Key;
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 269:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 270:FWLIB/src/stm32f4xx_hash_sha1.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 271:FWLIB/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 272:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 273:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 274:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* Start the HASH processor */
 275:FWLIB/src/stm32f4xx_hash_sha1.c ****       HASH_StartDigest();
 276:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 277:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* wait until the Busy flag is RESET */
 278:FWLIB/src/stm32f4xx_hash_sha1.c ****       counter =0;
 279:FWLIB/src/stm32f4xx_hash_sha1.c ****       do
 280:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 281:FWLIB/src/stm32f4xx_hash_sha1.c ****         busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 282:FWLIB/src/stm32f4xx_hash_sha1.c ****         counter++;
 283:FWLIB/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 284:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 285:FWLIB/src/stm32f4xx_hash_sha1.c ****       if (busystatus != RESET)
 286:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 287:FWLIB/src/stm32f4xx_hash_sha1.c ****         status = ERROR;
 288:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 289:FWLIB/src/stm32f4xx_hash_sha1.c ****       else
 290:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 291:FWLIB/src/stm32f4xx_hash_sha1.c ****         /* Read the message digest */
 292:FWLIB/src/stm32f4xx_hash_sha1.c ****         HASH_GetDigest(&SHA1_MessageDigest);
 293:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 294:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 295:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 296:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 297:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 298:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 299:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 300:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 301:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 302:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 303:FWLIB/src/stm32f4xx_hash_sha1.c ****     }  
 304:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 305:FWLIB/src/stm32f4xx_hash_sha1.c ****   return status;  
 306:FWLIB/src/stm32f4xx_hash_sha1.c **** }
 340              		.loc 1 306 0
 341 0092 0FB0     		add	sp, sp, #60
 342              	.LCFI6:
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 28
 345              		@ sp needed
 346 0094 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 347              	.LVL49:
 348              	.L30:
 349              	.LCFI7:
 350              		.cfi_restore_state
 236:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 351              		.loc 1 236 0
 352 0098 BDF80600 		ldrh	r0, [sp, #6]
 353              	.LVL50:
 354 009c 80B2     		uxth	r0, r0
 355 009e FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
ARM GAS  /tmp/ccDY95L2.s 			page 20


 356              	.LVL51:
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 357              		.loc 1 239 0
 358 00a2 04E0     		b	.L18
 359              	.LVL52:
 360              	.L19:
 241:FWLIB/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 361              		.loc 1 241 0 discriminator 3
 362 00a4 56F8040B 		ldr	r0, [r6], #4
 363              	.LVL53:
 364 00a8 FFF7FEFF 		bl	HASH_DataIn
 365              	.LVL54:
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 366              		.loc 1 239 0 discriminator 3
 367 00ac 0434     		adds	r4, r4, #4
 368              	.LVL55:
 369              	.L18:
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 370              		.loc 1 239 0 is_stmt 0 discriminator 1
 371 00ae BC42     		cmp	r4, r7
 372 00b0 F8D3     		bcc	.L19
 246:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 373              		.loc 1 246 0 is_stmt 1
 374 00b2 FFF7FEFF 		bl	HASH_StartDigest
 375              	.LVL56:
 250:FWLIB/src/stm32f4xx_hash_sha1.c ****     do
 376              		.loc 1 250 0
 377 00b6 0023     		movs	r3, #0
 378 00b8 0093     		str	r3, [sp]
 379              	.LVL57:
 380              	.L21:
 253:FWLIB/src/stm32f4xx_hash_sha1.c ****       counter++;
 381              		.loc 1 253 0 discriminator 2
 382 00ba 0820     		movs	r0, #8
 383 00bc FFF7FEFF 		bl	HASH_GetFlagStatus
 384              	.LVL58:
 385 00c0 0446     		mov	r4, r0
 386              	.LVL59:
 254:FWLIB/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 387              		.loc 1 254 0 discriminator 2
 388 00c2 009B     		ldr	r3, [sp]
 389 00c4 0133     		adds	r3, r3, #1
 390 00c6 0093     		str	r3, [sp]
 255:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 391              		.loc 1 255 0 discriminator 2
 392 00c8 009B     		ldr	r3, [sp]
 393 00ca B3F5803F 		cmp	r3, #65536
 394 00ce 01D0     		beq	.L20
 255:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 395              		.loc 1 255 0 is_stmt 0 discriminator 1
 396 00d0 0028     		cmp	r0, #0
 397 00d2 F2D1     		bne	.L21
 398              	.L20:
 257:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 399              		.loc 1 257 0 is_stmt 1
 400 00d4 0CB1     		cbz	r4, .L31
 259:FWLIB/src/stm32f4xx_hash_sha1.c ****     }
ARM GAS  /tmp/ccDY95L2.s 			page 21


 401              		.loc 1 259 0
 402 00d6 0020     		movs	r0, #0
 403              	.LVL60:
 404 00d8 DBE7     		b	.L17
 405              	.LVL61:
 406              	.L31:
 264:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 407              		.loc 1 264 0
 408 00da BDF80400 		ldrh	r0, [sp, #4]
 409              	.LVL62:
 410 00de 80B2     		uxth	r0, r0
 411 00e0 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 412              	.LVL63:
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 413              		.loc 1 268 0
 414 00e4 04E0     		b	.L22
 415              	.LVL64:
 416              	.L23:
 270:FWLIB/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 417              		.loc 1 270 0 discriminator 3
 418 00e6 58F8040B 		ldr	r0, [r8], #4
 419              	.LVL65:
 420 00ea FFF7FEFF 		bl	HASH_DataIn
 421              	.LVL66:
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 422              		.loc 1 268 0 discriminator 3
 423 00ee 0434     		adds	r4, r4, #4
 424              	.LVL67:
 425              	.L22:
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 426              		.loc 1 268 0 is_stmt 0 discriminator 1
 427 00f0 AC42     		cmp	r4, r5
 428 00f2 F8D3     		bcc	.L23
 275:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 429              		.loc 1 275 0 is_stmt 1
 430 00f4 FFF7FEFF 		bl	HASH_StartDigest
 431              	.LVL68:
 278:FWLIB/src/stm32f4xx_hash_sha1.c ****       do
 432              		.loc 1 278 0
 433 00f8 0023     		movs	r3, #0
 434 00fa 0093     		str	r3, [sp]
 435              	.L25:
 281:FWLIB/src/stm32f4xx_hash_sha1.c ****         counter++;
 436              		.loc 1 281 0 discriminator 2
 437 00fc 0820     		movs	r0, #8
 438 00fe FFF7FEFF 		bl	HASH_GetFlagStatus
 439              	.LVL69:
 440 0102 0246     		mov	r2, r0
 441              	.LVL70:
 282:FWLIB/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 442              		.loc 1 282 0 discriminator 2
 443 0104 009B     		ldr	r3, [sp]
 444 0106 0133     		adds	r3, r3, #1
 445 0108 0093     		str	r3, [sp]
 283:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 446              		.loc 1 283 0 discriminator 2
 447 010a 009B     		ldr	r3, [sp]
ARM GAS  /tmp/ccDY95L2.s 			page 22


 448 010c B3F5803F 		cmp	r3, #65536
 449 0110 01D0     		beq	.L24
 283:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 450              		.loc 1 283 0 is_stmt 0 discriminator 1
 451 0112 0028     		cmp	r0, #0
 452 0114 F2D1     		bne	.L25
 453              	.L24:
 285:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 454              		.loc 1 285 0 is_stmt 1
 455 0116 0AB1     		cbz	r2, .L32
 287:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 456              		.loc 1 287 0
 457 0118 0020     		movs	r0, #0
 458              	.LVL71:
 459 011a BAE7     		b	.L17
 460              	.LVL72:
 461              	.L32:
 292:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 462              		.loc 1 292 0
 463 011c 02A8     		add	r0, sp, #8
 464              	.LVL73:
 465 011e FFF7FEFF 		bl	HASH_GetDigest
 466              	.LVL74:
 293:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 467              		.loc 1 293 0
 468 0122 029B     		ldr	r3, [sp, #8]
 469              	.LVL75:
 470              	.LBB32:
 471              	.LBB33:
 472              		.loc 2 407 0
 473 0124 1BBA     		rev	r3, r3
 474              	.LVL76:
 475              	.LBE33:
 476              	.LBE32:
 293:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 477              		.loc 1 293 0
 478 0126 169A     		ldr	r2, [sp, #88]
 479 0128 1360     		str	r3, [r2]
 480              	.LVL77:
 295:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 481              		.loc 1 295 0
 482 012a 039B     		ldr	r3, [sp, #12]
 483              	.LVL78:
 484              	.LBB34:
 485              	.LBB35:
 486              		.loc 2 407 0
 487 012c 1BBA     		rev	r3, r3
 488              	.LVL79:
 489              	.LBE35:
 490              	.LBE34:
 295:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 491              		.loc 1 295 0
 492 012e 5360     		str	r3, [r2, #4]
 493              	.LVL80:
 297:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 494              		.loc 1 297 0
 495 0130 049B     		ldr	r3, [sp, #16]
ARM GAS  /tmp/ccDY95L2.s 			page 23


 496              	.LVL81:
 497              	.LBB36:
 498              	.LBB37:
 499              		.loc 2 407 0
 500 0132 1BBA     		rev	r3, r3
 501              	.LVL82:
 502              	.LBE37:
 503              	.LBE36:
 297:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 504              		.loc 1 297 0
 505 0134 9360     		str	r3, [r2, #8]
 506              	.LVL83:
 299:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 507              		.loc 1 299 0
 508 0136 059B     		ldr	r3, [sp, #20]
 509              	.LVL84:
 510              	.LBB38:
 511              	.LBB39:
 512              		.loc 2 407 0
 513 0138 1BBA     		rev	r3, r3
 514              	.LVL85:
 515              	.LBE39:
 516              	.LBE38:
 299:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 517              		.loc 1 299 0
 518 013a D360     		str	r3, [r2, #12]
 519              	.LVL86:
 301:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 520              		.loc 1 301 0
 521 013c 069B     		ldr	r3, [sp, #24]
 522              	.LVL87:
 523              	.LBB40:
 524              	.LBB41:
 525              		.loc 2 407 0
 526 013e 1BBA     		rev	r3, r3
 527              	.LVL88:
 528              	.LBE41:
 529              	.LBE40:
 301:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 530              		.loc 1 301 0
 531 0140 1361     		str	r3, [r2, #16]
 179:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 532              		.loc 1 179 0
 533 0142 0120     		movs	r0, #1
 534 0144 A5E7     		b	.L17
 535              		.cfi_endproc
 536              	.LFE113:
 538              		.text
 539              	.Letext0:
 540              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 541              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 542              		.file 5 "CORE/core_cm4.h"
 543              		.file 6 "USER/system_stm32f4xx.h"
 544              		.file 7 "USER/stm32f4xx.h"
 545              		.file 8 "FWLIB/inc/stm32f4xx_hash.h"
ARM GAS  /tmp/ccDY95L2.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hash_sha1.c
     /tmp/ccDY95L2.s:16     .text.HASH_SHA1:0000000000000000 $t
     /tmp/ccDY95L2.s:23     .text.HASH_SHA1:0000000000000000 HASH_SHA1
     /tmp/ccDY95L2.s:209    .text.HMAC_SHA1:0000000000000000 $t
     /tmp/ccDY95L2.s:216    .text.HMAC_SHA1:0000000000000000 HMAC_SHA1
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
