INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paro/Documents/Vivado/minisys/minisys.gen/sources_1/ip/vram/sim/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/new/framebuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module framebuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sim_1/new/framebuf_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module framebuf_sim
