   1              	# 1 ".././hal/stm32l4/startup_stm32l443xx.S"
   1              	/**
   0              	
   0              	
   2              	  ******************************************************************************
   3              	  * @file      startup_stm32l443xx.s
   4              	  * @author    MCD Application Team
   5              	  * @brief     STM32L443xx devices vector table for GCC toolchain.
   6              	  *            This module performs:
   7              	  *                - Set the initial SP
   8              	  *                - Set the initial PC == Reset_Handler,
   9              	  *                - Set the vector table entries with the exceptions ISR address,
  10              	  *                - Configure the clock system  
  11              	  *                - Branches to main in the C library (which eventually
  12              	  *                  calls main()).
  13              	  *            After Reset the Cortex-M4 processor is in Thread mode,
  14              	  *            priority is Privileged, and the Stack is set to Main.
  15              	  ******************************************************************************
  16              	  * @attention
  17              	  *
  18              	  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  19              	  *
  20              	  * Redistribution and use in source and binary forms, with or without modification,
  21              	  * are permitted provided that the following conditions are met:
  22              	  *   1. Redistributions of source code must retain the above copyright notice,
  23              	  *      this list of conditions and the following disclaimer.
  24              	  *   2. Redistributions in binary form must reproduce the above copyright notice,
  25              	  *      this list of conditions and the following disclaimer in the documentation
  26              	  *      and/or other materials provided with the distribution.
  27              	  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  28              	  *      may be used to endorse or promote products derived from this software
  29              	  *      without specific prior written permission.
  30              	  *
  31              	  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  32              	  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  33              	  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  34              	  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  35              	  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  36              	  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  37              	  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  38              	  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  39              	  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  40              	  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  41              	  *
  42              	  ******************************************************************************
  43              	  */
  44              	
  45              	  .syntax unified
  46              		.cpu cortex-m4
  47              		.fpu softvfp
  48              		.thumb
  49              	
  50              	.global	g_pfnVectors
  51              	.global	Default_Handler
  52              	
  53              	/* start address for the initialization values of the .data section.
  54              	defined in linker script */
  55 0000 00000000 	.word	_sidata
  56              	/* start address for the .data section. defined in linker script */
  57 0004 00000000 	.word	_sdata
  58              	/* end address for the .data section. defined in linker script */
  59 0008 00000000 	.word	_edata
  60              	/* start address for the .bss section. defined in linker script */
  61 000c 00000000 	.word	_sbss
  62              	/* end address for the .bss section. defined in linker script */
  63 0010 00000000 	.word	_ebss
  64              	
  65              	.equ  BootRAM,        0xF1E0F85F
  66              	/**
  67              	 * @brief  This is the code that gets called when the processor first
  68              	 *          starts execution following a reset event. Only the absolutely
  69              	 *          necessary set is performed, after which the application
  70              	 *          supplied main() routine is called.
  71              	 * @param  None
  72              	 * @retval : None
  73              	*/
  74              	
  75              	    .section	.text.Reset_Handler
  76              		.weak	Reset_Handler
  78              	Reset_Handler:
  79:.././hal/stm32l4/startup_stm32l443xx.S ****   ldr   sp, =_estack    /* Atollic update: set stack pointer */
  80              	
  81              	/* Copy the data segment initializers from flash to SRAM */
  82:.././hal/stm32l4/startup_stm32l443xx.S ****   movs	r1, #0
  83:.././hal/stm32l4/startup_stm32l443xx.S ****   b	LoopCopyDataInit
  84              	
  85              	CopyDataInit:
  86:.././hal/stm32l4/startup_stm32l443xx.S **** 	ldr	r3, =_sidata
  87:.././hal/stm32l4/startup_stm32l443xx.S **** 	ldr	r3, [r3, r1]
  88:.././hal/stm32l4/startup_stm32l443xx.S **** 	str	r3, [r0, r1]
  89:.././hal/stm32l4/startup_stm32l443xx.S **** 	adds	r1, r1, #4
  90              	
  91              	LoopCopyDataInit:
  92:.././hal/stm32l4/startup_stm32l443xx.S **** 	ldr	r0, =_sdata
  93:.././hal/stm32l4/startup_stm32l443xx.S **** 	ldr	r3, =_edata
  94:.././hal/stm32l4/startup_stm32l443xx.S **** 	adds	r2, r0, r1
  95:.././hal/stm32l4/startup_stm32l443xx.S **** 	cmp	r2, r3
  96:.././hal/stm32l4/startup_stm32l443xx.S **** 	bcc	CopyDataInit
  97:.././hal/stm32l4/startup_stm32l443xx.S **** 	ldr	r2, =_sbss
  98:.././hal/stm32l4/startup_stm32l443xx.S **** 	b	LoopFillZerobss
  99              	/* Zero fill the bss segment. */
 100              	FillZerobss:
 101:.././hal/stm32l4/startup_stm32l443xx.S **** 	movs	r3, #0
 102:.././hal/stm32l4/startup_stm32l443xx.S **** 	str	r3, [r2], #4
 103              	
 104              	LoopFillZerobss:
 105:.././hal/stm32l4/startup_stm32l443xx.S **** 	ldr	r3, = _ebss
 106:.././hal/stm32l4/startup_stm32l443xx.S **** 	cmp	r2, r3
 107:.././hal/stm32l4/startup_stm32l443xx.S **** 	bcc	FillZerobss
 108              	
 109              	/* Call the clock system intitialization function.*/
 110:.././hal/stm32l4/startup_stm32l443xx.S ****     bl  SystemInit
 111              	/* Call static constructors */
 112:.././hal/stm32l4/startup_stm32l443xx.S ****     bl __libc_init_array
 113              	/* Call the application's entry point.*/
 114:.././hal/stm32l4/startup_stm32l443xx.S **** 	bl	main
 115              	
 116              	LoopForever:
 117:.././hal/stm32l4/startup_stm32l443xx.S ****     b LoopForever
 118              	    
 120              	
 121              	/**
 122              	 * @brief  This is the code that gets called when the processor receives an
 123              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 124              	 *         the system state for examination by a debugger.
 125              	 *
 126              	 * @param  None
 127              	 * @retval : None
 128              	*/
 129              	    .section	.text.Default_Handler,"ax",%progbits
 130              	Default_Handler:
 131              	Infinite_Loop:
 132:.././hal/stm32l4/startup_stm32l443xx.S **** 	b	Infinite_Loop
 134              	/******************************************************************************
 135              	*
 136              	* The minimal vector table for a Cortex-M4.  Note that the proper constructs
 137              	* must be placed on this to ensure that it ends up at physical address
 138              	* 0x0000.0000.
 139              	*
 140              	******************************************************************************/
 141              	 	.section	.isr_vector,"a",%progbits
 144              	
 145              	
 146              	g_pfnVectors:
 147 0000 00000000 		.word	_estack
 148 0004 00000000 		.word	Reset_Handler
 149 0008 00000000 		.word	NMI_Handler
 150 000c 00000000 		.word	HardFault_Handler
 151 0010 00000000 		.word	MemManage_Handler
 152 0014 00000000 		.word	BusFault_Handler
 153 0018 00000000 		.word	UsageFault_Handler
 154 001c 00000000 		.word	0
 155 0020 00000000 		.word	0
 156 0024 00000000 		.word	0
 157 0028 00000000 		.word	0
 158 002c 00000000 		.word	SVC_Handler
 159 0030 00000000 		.word	DebugMon_Handler
 160 0034 00000000 		.word	0
 161 0038 00000000 		.word	PendSV_Handler
 162 003c 00000000 		.word	SysTick_Handler
 163 0040 00000000 		.word	WWDG_IRQHandler
 164 0044 00000000 		.word	PVD_PVM_IRQHandler
 165 0048 00000000 		.word	TAMP_STAMP_IRQHandler
 166 004c 00000000 		.word	RTC_WKUP_IRQHandler
 167 0050 00000000 		.word	FLASH_IRQHandler
 168 0054 00000000 		.word	RCC_IRQHandler
 169 0058 00000000 		.word	EXTI0_IRQHandler
 170 005c 00000000 		.word	EXTI1_IRQHandler
 171 0060 00000000 		.word	EXTI2_IRQHandler
 172 0064 00000000 		.word	EXTI3_IRQHandler
 173 0068 00000000 		.word	EXTI4_IRQHandler
 174 006c 00000000 		.word	DMA1_Channel1_IRQHandler
 175 0070 00000000 		.word	DMA1_Channel2_IRQHandler
 176 0074 00000000 		.word	DMA1_Channel3_IRQHandler
 177 0078 00000000 		.word	DMA1_Channel4_IRQHandler
 178 007c 00000000 		.word	DMA1_Channel5_IRQHandler
 179 0080 00000000 		.word	DMA1_Channel6_IRQHandler
 180 0084 00000000 		.word	DMA1_Channel7_IRQHandler
 181 0088 00000000 		.word	ADC1_IRQHandler
 182 008c 00000000 		.word	CAN1_TX_IRQHandler
 183 0090 00000000 		.word	CAN1_RX0_IRQHandler
 184 0094 00000000 		.word	CAN1_RX1_IRQHandler
 185 0098 00000000 		.word	CAN1_SCE_IRQHandler
 186 009c 00000000 		.word	EXTI9_5_IRQHandler
 187 00a0 00000000 		.word	TIM1_BRK_TIM15_IRQHandler
 188 00a4 00000000 		.word	TIM1_UP_TIM16_IRQHandler
 189 00a8 00000000 		.word	TIM1_TRG_COM_IRQHandler
 190 00ac 00000000 		.word	TIM1_CC_IRQHandler
 191 00b0 00000000 		.word	TIM2_IRQHandler
 192 00b4 00000000 		.word	0
 193 00b8 00000000 		.word	0
 194 00bc 00000000 		.word	I2C1_EV_IRQHandler
 195 00c0 00000000 		.word	I2C1_ER_IRQHandler
 196 00c4 00000000 		.word	I2C2_EV_IRQHandler
 197 00c8 00000000 		.word	I2C2_ER_IRQHandler
 198 00cc 00000000 		.word	SPI1_IRQHandler
 199 00d0 00000000 		.word	SPI2_IRQHandler
 200 00d4 00000000 		.word	USART1_IRQHandler
 201 00d8 00000000 		.word	USART2_IRQHandler
 202 00dc 00000000 		.word	USART3_IRQHandler
 203 00e0 00000000 		.word	EXTI15_10_IRQHandler
 204 00e4 00000000 		.word	RTC_Alarm_IRQHandler
 205 00e8 00000000 		.word	0
 206 00ec 00000000 		.word	0
 207 00f0 00000000 		.word	0
 208 00f4 00000000 		.word	0
 209 00f8 00000000 		.word	0
 210 00fc 00000000 		.word	0
 211 0100 00000000 		.word	0
 212 0104 00000000 		.word	SDMMC1_IRQHandler
 213 0108 00000000 		.word	0
 214 010c 00000000 		.word	SPI3_IRQHandler
 215 0110 00000000 		.word	0
 216 0114 00000000 		.word	0
 217 0118 00000000 		.word	TIM6_DAC_IRQHandler
 218 011c 00000000 		.word	TIM7_IRQHandler
 219 0120 00000000 		.word	DMA2_Channel1_IRQHandler
 220 0124 00000000 		.word	DMA2_Channel2_IRQHandler
 221 0128 00000000 		.word	DMA2_Channel3_IRQHandler
 222 012c 00000000 		.word	DMA2_Channel4_IRQHandler
 223 0130 00000000 		.word	DMA2_Channel5_IRQHandler
 224 0134 00000000 		.word	0
 225 0138 00000000 		.word	0
 226 013c 00000000 		.word	0
 227 0140 00000000 		.word	COMP_IRQHandler
 228 0144 00000000 		.word	LPTIM1_IRQHandler
 229 0148 00000000 		.word	LPTIM2_IRQHandler
 230 014c 00000000 		.word	USB_IRQHandler
 231 0150 00000000 		.word	DMA2_Channel6_IRQHandler
 232 0154 00000000 		.word	DMA2_Channel7_IRQHandler
 233 0158 00000000 		.word	LPUART1_IRQHandler
 234 015c 00000000 		.word	QUADSPI_IRQHandler
 235 0160 00000000 		.word	I2C3_EV_IRQHandler
 236 0164 00000000 		.word	I2C3_ER_IRQHandler
 237 0168 00000000 		.word	SAI1_IRQHandler
 238 016c 00000000 		.word	0
 239 0170 00000000 		.word	SWPMI1_IRQHandler
 240 0174 00000000 		.word	TSC_IRQHandler
 241 0178 00000000 		.word	LCD_IRQHandler
 242 017c 00000000 		.word	AES_IRQHandler
 243 0180 00000000 		.word	RNG_IRQHandler
 244 0184 00000000 		.word	FPU_IRQHandler
 245 0188 00000000 		.word	CRS_IRQHandler
 246              	
 247              	
 248              	/*******************************************************************************
 249              	*
 250              	* Provide weak aliases for each Exception handler to the Default_Handler.
 251              	* As they are weak aliases, any function with the same name will override
 252              	* this definition.
 253              	*
 254              	*******************************************************************************/
 255              	
 256              	  .weak	NMI_Handler
 257              		.thumb_set NMI_Handler,Default_Handler
 258              	
 259              	  .weak	HardFault_Handler
 260              		.thumb_set HardFault_Handler,Default_Handler
 261              	
 262              	  .weak	MemManage_Handler
 263              		.thumb_set MemManage_Handler,Default_Handler
 264              	
 265              	  .weak	BusFault_Handler
 266              		.thumb_set BusFault_Handler,Default_Handler
 267              	
 268              		.weak	UsageFault_Handler
 269              		.thumb_set UsageFault_Handler,Default_Handler
 270              	
 271              		.weak	SVC_Handler
 272              		.thumb_set SVC_Handler,Default_Handler
 273              	
 274              		.weak	DebugMon_Handler
 275              		.thumb_set DebugMon_Handler,Default_Handler
 276              	
 277              		.weak	PendSV_Handler
 278              		.thumb_set PendSV_Handler,Default_Handler
 279              	
 280              		.weak	SysTick_Handler
 281              		.thumb_set SysTick_Handler,Default_Handler
 282              	
 283              		.weak	WWDG_IRQHandler
 284              		.thumb_set WWDG_IRQHandler,Default_Handler
 285              	
 286              		.weak	PVD_PVM_IRQHandler
 287              		.thumb_set PVD_PVM_IRQHandler,Default_Handler
 288              	
 289              		.weak	TAMP_STAMP_IRQHandler
 290              		.thumb_set TAMP_STAMP_IRQHandler,Default_Handler
 291              	
 292              		.weak	RTC_WKUP_IRQHandler
 293              		.thumb_set RTC_WKUP_IRQHandler,Default_Handler
 294              	
 295              		.weak	FLASH_IRQHandler
 296              		.thumb_set FLASH_IRQHandler,Default_Handler
 297              	
 298              		.weak	RCC_IRQHandler
 299              		.thumb_set RCC_IRQHandler,Default_Handler
 300              	
 301              		.weak	EXTI0_IRQHandler
 302              		.thumb_set EXTI0_IRQHandler,Default_Handler
 303              	
 304              		.weak	EXTI1_IRQHandler
 305              		.thumb_set EXTI1_IRQHandler,Default_Handler
 306              	
 307              		.weak	EXTI2_IRQHandler
 308              		.thumb_set EXTI2_IRQHandler,Default_Handler
 309              	
 310              		.weak	EXTI3_IRQHandler
 311              		.thumb_set EXTI3_IRQHandler,Default_Handler
 312              	
 313              		.weak	EXTI4_IRQHandler
 314              		.thumb_set EXTI4_IRQHandler,Default_Handler
 315              	
 316              		.weak	DMA1_Channel1_IRQHandler
 317              		.thumb_set DMA1_Channel1_IRQHandler,Default_Handler
 318              	
 319              		.weak	DMA1_Channel2_IRQHandler
 320              		.thumb_set DMA1_Channel2_IRQHandler,Default_Handler
 321              	
 322              		.weak	DMA1_Channel3_IRQHandler
 323              		.thumb_set DMA1_Channel3_IRQHandler,Default_Handler
 324              	
 325              		.weak	DMA1_Channel4_IRQHandler
 326              		.thumb_set DMA1_Channel4_IRQHandler,Default_Handler
 327              	
 328              		.weak	DMA1_Channel5_IRQHandler
 329              		.thumb_set DMA1_Channel5_IRQHandler,Default_Handler
 330              	
 331              		.weak	DMA1_Channel6_IRQHandler
 332              		.thumb_set DMA1_Channel6_IRQHandler,Default_Handler
 333              	
 334              		.weak	DMA1_Channel7_IRQHandler
 335              		.thumb_set DMA1_Channel7_IRQHandler,Default_Handler
 336              	
 337              		.weak	ADC1_IRQHandler
 338              		.thumb_set ADC1_IRQHandler,Default_Handler
 339              	
 340              		.weak	CAN1_TX_IRQHandler
 341              		.thumb_set CAN1_TX_IRQHandler,Default_Handler
 342              	
 343              		.weak	CAN1_RX0_IRQHandler
 344              		.thumb_set CAN1_RX0_IRQHandler,Default_Handler
 345              	
 346              		.weak	CAN1_RX1_IRQHandler
 347              		.thumb_set CAN1_RX1_IRQHandler,Default_Handler
 348              	
 349              		.weak	CAN1_SCE_IRQHandler
 350              		.thumb_set CAN1_SCE_IRQHandler,Default_Handler
 351              	
 352              		.weak	EXTI9_5_IRQHandler
 353              		.thumb_set EXTI9_5_IRQHandler,Default_Handler
 354              	
 355              		.weak	TIM1_BRK_TIM15_IRQHandler
 356              		.thumb_set TIM1_BRK_TIM15_IRQHandler,Default_Handler
 357              	
 358              		.weak	TIM1_UP_TIM16_IRQHandler
 359              		.thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler
 360              	
 361              		.weak	TIM1_TRG_COM_IRQHandler
 362              		.thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
 363              	
 364              		.weak	TIM1_CC_IRQHandler
 365              		.thumb_set TIM1_CC_IRQHandler,Default_Handler
 366              	
 367              		.weak	TIM2_IRQHandler
 368              		.thumb_set TIM2_IRQHandler,Default_Handler
 369              	
 370              		.weak	I2C1_EV_IRQHandler
 371              		.thumb_set I2C1_EV_IRQHandler,Default_Handler
 372              	
 373              		.weak	I2C1_ER_IRQHandler
 374              		.thumb_set I2C1_ER_IRQHandler,Default_Handler
 375              	
 376              		.weak	I2C2_EV_IRQHandler
 377              		.thumb_set I2C2_EV_IRQHandler,Default_Handler
 378              	
 379              		.weak	I2C2_ER_IRQHandler
 380              		.thumb_set I2C2_ER_IRQHandler,Default_Handler
 381              	
 382              		.weak	SPI1_IRQHandler
 383              		.thumb_set SPI1_IRQHandler,Default_Handler
 384              	
 385              		.weak	SPI2_IRQHandler
 386              		.thumb_set SPI2_IRQHandler,Default_Handler
 387              	
 388              		.weak	USART1_IRQHandler
 389              		.thumb_set USART1_IRQHandler,Default_Handler
 390              	
 391              		.weak	USART2_IRQHandler
 392              		.thumb_set USART2_IRQHandler,Default_Handler
 393              	
 394              		.weak	USART3_IRQHandler
 395              		.thumb_set USART3_IRQHandler,Default_Handler
 396              	
 397              		.weak	EXTI15_10_IRQHandler
 398              		.thumb_set EXTI15_10_IRQHandler,Default_Handler
 399              	
 400              		.weak	RTC_Alarm_IRQHandler
 401              		.thumb_set RTC_Alarm_IRQHandler,Default_Handler
 402              	
 403              		.weak	SDMMC1_IRQHandler
 404              		.thumb_set SDMMC1_IRQHandler,Default_Handler
 405              	
 406              		.weak	SPI3_IRQHandler
 407              		.thumb_set SPI3_IRQHandler,Default_Handler
 408              	
 409              		.weak	TIM6_DAC_IRQHandler
 410              		.thumb_set TIM6_DAC_IRQHandler,Default_Handler
 411              	
 412              		.weak	TIM7_IRQHandler
 413              		.thumb_set TIM7_IRQHandler,Default_Handler
 414              	
 415              		.weak	DMA2_Channel1_IRQHandler
 416              		.thumb_set DMA2_Channel1_IRQHandler,Default_Handler
 417              	
 418              		.weak	DMA2_Channel2_IRQHandler
 419              		.thumb_set DMA2_Channel2_IRQHandler,Default_Handler
 420              	
 421              		.weak	DMA2_Channel3_IRQHandler
 422              		.thumb_set DMA2_Channel3_IRQHandler,Default_Handler
 423              	
 424              		.weak	DMA2_Channel4_IRQHandler
 425              		.thumb_set DMA2_Channel4_IRQHandler,Default_Handler
 426              	
 427              		.weak	DMA2_Channel5_IRQHandler
 428              		.thumb_set DMA2_Channel5_IRQHandler,Default_Handler
 429              	
 430              		.weak	COMP_IRQHandler
 431              		.thumb_set COMP_IRQHandler,Default_Handler
 432              		
 433              		.weak	LPTIM1_IRQHandler
 434              		.thumb_set LPTIM1_IRQHandler,Default_Handler
 435              		
 436              		.weak	LPTIM2_IRQHandler
 437              		.thumb_set LPTIM2_IRQHandler,Default_Handler	
 438              		
 439              		.weak	USB_IRQHandler
 440              		.thumb_set USB_IRQHandler,Default_Handler	
 441              		
 442              		.weak	DMA2_Channel6_IRQHandler
 443              		.thumb_set DMA2_Channel6_IRQHandler,Default_Handler	
 444              		
 445              		.weak	DMA2_Channel7_IRQHandler
 446              		.thumb_set DMA2_Channel7_IRQHandler,Default_Handler	
 447              		
 448              		.weak	LPUART1_IRQHandler
 449              		.thumb_set LPUART1_IRQHandler,Default_Handler	
 450              		
 451              		.weak	QUADSPI_IRQHandler
 452              		.thumb_set QUADSPI_IRQHandler,Default_Handler	
 453              		
 454              		.weak	I2C3_EV_IRQHandler
 455              		.thumb_set I2C3_EV_IRQHandler,Default_Handler	
 456              		
 457              		.weak	I2C3_ER_IRQHandler
 458              		.thumb_set I2C3_ER_IRQHandler,Default_Handler	
 459              		
 460              		.weak	SAI1_IRQHandler
 461              		.thumb_set SAI1_IRQHandler,Default_Handler
 462              		
 463              		.weak	SWPMI1_IRQHandler
 464              		.thumb_set SWPMI1_IRQHandler,Default_Handler
 465              		
 466              		.weak	TSC_IRQHandler
 467              		.thumb_set TSC_IRQHandler,Default_Handler
 468              		
 469              		.weak	LCD_IRQHandler
 470              		.thumb_set LCD_IRQHandler,Default_Handler
 471              		
 472              		.weak	AES_IRQHandler
 473              		.thumb_set AES_IRQHandler,Default_Handler
 474              		
 475              		.weak	RNG_IRQHandler
 476              		.thumb_set RNG_IRQHandler,Default_Handler
 477              		
 478              		.weak	FPU_IRQHandler
 479              		.thumb_set FPU_IRQHandler,Default_Handler
 480              		
 481              		.weak	CRS_IRQHandler
 482              		.thumb_set CRS_IRQHandler,Default_Handler
DEFINED SYMBOLS
.././hal/stm32l4/startup_stm32l443xx.S:146    .isr_vector:0000000000000000 g_pfnVectors
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 Default_Handler
.././hal/stm32l4/startup_stm32l443xx.S:65     *ABS*:00000000f1e0f85f BootRAM
.././hal/stm32l4/startup_stm32l443xx.S:78     .text.Reset_Handler:0000000000000000 Reset_Handler
.././hal/stm32l4/startup_stm32l443xx.S:79     .text.Reset_Handler:0000000000000000 $t
.././hal/stm32l4/startup_stm32l443xx.S:91     .text.Reset_Handler:0000000000000010 LoopCopyDataInit
.././hal/stm32l4/startup_stm32l443xx.S:85     .text.Reset_Handler:0000000000000008 CopyDataInit
.././hal/stm32l4/startup_stm32l443xx.S:104    .text.Reset_Handler:0000000000000024 LoopFillZerobss
.././hal/stm32l4/startup_stm32l443xx.S:100    .text.Reset_Handler:000000000000001e FillZerobss
.././hal/stm32l4/startup_stm32l443xx.S:116    .text.Reset_Handler:0000000000000036 LoopForever
.././hal/stm32l4/startup_stm32l443xx.S:131    .text.Default_Handler:0000000000000000 Infinite_Loop
.././hal/stm32l4/startup_stm32l443xx.S:132    .text.Default_Handler:0000000000000000 $t
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 NMI_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 HardFault_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 MemManage_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 BusFault_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 UsageFault_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SVC_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DebugMon_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 PendSV_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SysTick_Handler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 WWDG_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 PVD_PVM_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TAMP_STAMP_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 RTC_WKUP_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 FLASH_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 RCC_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 EXTI0_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 EXTI1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 EXTI2_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 EXTI3_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 EXTI4_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA1_Channel1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA1_Channel2_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA1_Channel3_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA1_Channel4_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA1_Channel5_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA1_Channel6_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA1_Channel7_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 ADC1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 CAN1_TX_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 CAN1_RX0_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 CAN1_RX1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 CAN1_SCE_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 EXTI9_5_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TIM1_BRK_TIM15_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TIM1_UP_TIM16_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TIM1_TRG_COM_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TIM1_CC_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TIM2_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 I2C1_EV_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 I2C1_ER_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 I2C2_EV_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 I2C2_ER_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SPI1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SPI2_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 USART1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 USART2_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 USART3_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 EXTI15_10_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 RTC_Alarm_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SDMMC1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SPI3_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TIM6_DAC_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TIM7_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA2_Channel1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA2_Channel2_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA2_Channel3_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA2_Channel4_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA2_Channel5_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 COMP_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 LPTIM1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 LPTIM2_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 USB_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA2_Channel6_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 DMA2_Channel7_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 LPUART1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 QUADSPI_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 I2C3_EV_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 I2C3_ER_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SAI1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 SWPMI1_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 TSC_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 LCD_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 AES_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 RNG_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 FPU_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:130    .text.Default_Handler:0000000000000000 CRS_IRQHandler
.././hal/stm32l4/startup_stm32l443xx.S:482    .text.Reset_Handler:0000000000000038 $d
                            .text:0000000000000000 $d

UNDEFINED SYMBOLS
_sidata
_sdata
_edata
_sbss
_ebss
_estack
SystemInit
__libc_init_array
main
