


ARM Macro Assembler    Page 1 


    1 00000000         ;/****************************************Copyright (c)*
                       *************************************************
    2 00000000         ;**                                ÄÏÂùÈëÇÖ¿ª·¢×é
    3 00000000         ;**
    4 00000000         ;**--------------File Info------------------------------
                       -------------------------------------------------
    5 00000000         ;** File Name: IRQ.s
    6 00000000         ;** Last modified Date:  2004-06-14
    7 00000000         ;** Last Version: 1.1
    8 00000000         ;** Descriptions: The irq handle that what allow the int
                       errupt nesting. 
    9 00000000         ;**
   10 00000000         ;**-----------------------------------------------------
                       -------------------------------------------------
   11 00000000         ;*******************************************************
                       *************************************************/
   12 00000000         
   13 00000000         
   14 00000000                 INCLUDE          ..\Include\irq.inc ; Inport the
                                                             head file ÒýÈëÍ·ÎÄ
                                                            ¼þ
    1 00000000         ;/****************************************Copyright (c)*
                       *************************************************
    2 00000000         ;**                                ÄÏÂùÈëÇÖ¿ª·¢×é
    3 00000000         ;**
    4 00000000         ;**--------------ÎÄ¼þÐÅÏ¢-------------------------------
                       -------------------------------------------------
    5 00000000         ;**ÎÄ   ¼þ   Ãû: IRQ.inc
    6 00000000         ;**Ãè        Êö: ¶¨ÒåIRQ»ã±à½Ó¿Ú´úÂëºê
    7 00000000         ;**
    8 00000000         ;**--------------ÀúÊ·°æ±¾ÐÅÏ¢---------------------------
                       -------------------------------------------------
    9 00000000         ;**-----------------------------------------------------
                       -------------------------------------------------
   10 00000000         ;*******************************************************
                       *************************************************/
   11 00000000         
   12 00000000 00000080 
                       NoInt   EQU              0x80
   13 00000000         
   14 00000000 00000010 
                       USR32Mode
                               EQU              0x10
   15 00000000 00000013 
                       SVC32Mode
                               EQU              0x13
   16 00000000 0000001F 
                       SYS32Mode
                               EQU              0x1f
   17 00000000 00000012 
                       IRQ32Mode
                               EQU              0x12
   18 00000000 00000011 
                       FIQ32Mode
                               EQU              0x11
   19 00000000         
   20 00000000         
   21 00000000         ;ÒýÈëµÄÍâ²¿±êºÅÔÚÕâÉùÃ÷
   22 00000000                 IMPORT           OSIntCtxSw  ;ÈÎÎñÇÐ»»º¯Êý



ARM Macro Assembler    Page 2 


   23 00000000                 IMPORT           OSIntExit   ;ÖÐ¶ÏÍË³öº¯Êý
   24 00000000                 IMPORT           OSTCBCur
   25 00000000                 IMPORT           OSTCBHighRdy
   26 00000000                 IMPORT           OSIntNesting ;ÖÐ¶ÏÇ¶Ì×¼ÆÊýÆ÷
   27 00000000                 IMPORT           StackUsr
   28 00000000                 IMPORT           OsEnterSum
   29 00000000         
   30 00000000                 CODE32
   31 00000000         
   32 00000000                 AREA             IRQ,CODE,READONLY
   33 00000000         
   34 00000000                 MACRO
   35 00000000         $IRQ_Label
                               HANDLER          $IRQ_Exception_Function
   36 00000000         
   37 00000000                 EXPORT           $IRQ_Label  ; Êä³öµÄ±êºÅ
   38 00000000                 IMPORT           $IRQ_Exception_Function 
                                                            ; ÒýÓÃµÄÍâ²¿±êºÅ
   39 00000000         
   40 00000000         $IRQ_Label
   41 00000000                 SUB              LR, LR, #4  ; ¼ÆËã·µ»ØµØÖ·
   42 00000000                 STMFD            SP!, {R0-R3, R12, LR} 
                                                            ; ±£´æÈÎÎñ»·¾³
   43 00000000                 MRS              R3, SPSR    ; ±£´æ×´Ì¬
   44 00000000                 STMFD            SP, {R3, SP, LR}^ ; ±£´æÓÃ»§×´Ì
                                                            ¬µÄR3,SP,LR,×¢Òâ²»Ä
                                                            Ü»ØÐ´
   45 00000000         ; Èç¹û»ØÐ´µÄÊÇÓÃ»§µÄSP£¬ËùÒÔºóÃæÒªµ÷ÕûSP
   46 00000000                 LDR              R2,  =OSIntNesting 
                                                            ; OSIntNesting++
   47 00000000                 LDRB             R1, [R2]
   48 00000000                 ADD              R1, R1, #1
   49 00000000                 STRB             R1, [R2]
   50 00000000         
   51 00000000                 SUB              SP, SP, #4*3
   52 00000000         
   53 00000000                 MSR              CPSR_c, #(NoInt :OR: SYS32Mode)
 
                                                            ; ÇÐ»»µ½ÏµÍ³Ä£Ê½
   54 00000000                 CMP              R1, #1
   55 00000000                 LDREQ            SP, =StackUsr
   56 00000000         
   57 00000000                 BL               $IRQ_Exception_Function ; µ÷ÓÃc
                                                            ÓïÑÔµÄÖÐ¶Ï´¦Àí³ÌÐò
   58 00000000         
   59 00000000                 MSR              CPSR_c, #(NoInt :OR: SYS32Mode)
 
                                                            ; ÇÐ»»µ½ÏµÍ³Ä£Ê½
   60 00000000                 LDR              R2, =OsEnterSum ; OsEnterSum,Ê¹
                                                            OSIntExitÍË³öÊ±ÖÐ¶Ï
                                                            ¹Ø±Õ
   61 00000000                 MOV              R1, #1
   62 00000000                 STR              R1, [R2]
   63 00000000         
   64 00000000                 BL               OSIntExit
   65 00000000         
   66 00000000                 LDR              R2, =OsEnterSum ; ÒòÎªÖÐ¶Ï·þÎñ³
                                                            ÌÐòÒªÍË³ö£¬ËùÒÔOsEn
                                                            terSum=0



ARM Macro Assembler    Page 3 


   67 00000000                 MOV              R1, #0
   68 00000000                 STR              R1, [R2]
   69 00000000         
   70 00000000                 MSR              CPSR_c, #(NoInt :OR: IRQ32Mode)
 
                                                            ; ÇÐ»»»ØirqÄ£Ê½
   71 00000000                 LDMFD            SP, {R3, SP, LR}^ ; »Ö¸´ÓÃ»§×´Ì
                                                            ¬µÄR3,SP,LR,×¢Òâ²»Ä
                                                            Ü»ØÐ´
   72 00000000         ; Èç¹û»ØÐ´µÄÊÇÓÃ»§µÄSP£¬ËùÒÔºóÃæÒªµ÷ÕûSP
   73 00000000                 LDR              R0, =OSTCBHighRdy
   74 00000000                 LDR              R0, [R0]
   75 00000000                 LDR              R1, =OSTCBCur
   76 00000000                 LDR              R1, [R1]
   77 00000000                 CMP              R0, R1
   78 00000000         
   79 00000000                 ADD              SP, SP, #4*3 ; 
   80 00000000                 MSR              SPSR_cxsf, R3
   81 00000000                 LDMEQFD          SP!, {R0-R3, R12, PC}^ 
                                                            ; ²»½øÐÐÈÎÎñÇÐ»»
   82 00000000                 LDR              PC, =OSIntCtxSw ; ½øÐÐÈÎÎñÇÐ»»
   83 00000000                 MEND
   84 00000000         
   85 00000000                 END
   15 00000000         
   16 00000000                 CODE32
   17 00000000                 PRESERVE8
   18 00000000         
   19 00000000                 AREA             IRQ,CODE,READONLY
   20 00000000         
   21 00000000         
   22 00000000         ;/* ÒÔÏÂÌí¼ÓÖÐ¶Ï¾ä±ú£¬ÓÃ»§¸ù¾ÝÊµ¼ÊÇé¿ö¸Ä±ä */
   23 00000000         ;/* Add interrupt handler here£¬user could change it as 
                       needed */
   24 00000000         
   25 00000000         ;/*ÖÐ¶Ï*/
   26 00000000         ;/*Interrupt*/
   27 00000000         IRQ_Handler
                               HANDLER          IRQ_Exception
   36 00000000         
   37 00000000                 EXPORT           IRQ_Handler ; Êä³öµÄ±êºÅ
   38 00000000                 IMPORT           IRQ_Exception ; ÒýÓÃµÄÍâ²¿±êºÅ
   39 00000000         
   40 00000000         IRQ_Handler
   41 00000000 E24EE004        SUB              LR, LR, #4  ; ¼ÆËã·µ»ØµØÖ·
   42 00000004 E92D500F        STMFD            SP!, {R0-R3, R12, LR} 
                                                            ; ±£´æÈÎÎñ»·¾³
   43 00000008 E14F3000        MRS              R3, SPSR    ; ±£´æ×´Ì¬
   44 0000000C E94D6008        STMFD            SP, {R3, SP, LR}^ ; ±£´æÓÃ»§×´Ì
                                                            ¬µÄR3,SP,LR,×¢Òâ²»Ä
                                                            Ü»ØÐ´
   45 00000010         ; Èç¹û»ØÐ´µÄÊÇÓÃ»§µÄSP£¬ËùÒÔºóÃæÒªµ÷ÕûSP
   46 00000010 E59F20E8        LDR              R2,  =OSIntNesting 
                                                            ; OSIntNesting++
   47 00000014 E5D21000        LDRB             R1, [R2]
   48 00000018 E2811001        ADD              R1, R1, #1
   49 0000001C E5C21000        STRB             R1, [R2]
   50 00000020         
   51 00000020 E24DD00C        SUB              SP, SP, #4*3



ARM Macro Assembler    Page 4 


   52 00000024         
   53 00000024 E321F09F        MSR              CPSR_c, #(NoInt :OR: SYS32Mode)
 
                                                            ; ÇÐ»»µ½ÏµÍ³Ä£Ê½
   54 00000028 E3510001        CMP              R1, #1
   55 0000002C 059FD0D0        LDREQ            SP, =StackUsr
   56 00000030         
   57 00000030 EBFFFFFE        BL               IRQ_Exception ; µ÷ÓÃcÓïÑÔµÄÖÐ¶Ï
                                                            ´¦Àí³ÌÐò
   58 00000034         
   59 00000034 E321F09F        MSR              CPSR_c, #(NoInt :OR: SYS32Mode)
 
                                                            ; ÇÐ»»µ½ÏµÍ³Ä£Ê½
   60 00000038 E59F20C8        LDR              R2, =OsEnterSum ; OsEnterSum,Ê¹
                                                            OSIntExitÍË³öÊ±ÖÐ¶Ï
                                                            ¹Ø±Õ
   61 0000003C E3A01001        MOV              R1, #1
   62 00000040 E5821000        STR              R1, [R2]
   63 00000044         
   64 00000044 EBFFFFFE        BL               OSIntExit
   65 00000048         
   66 00000048 E59F20B8        LDR              R2, =OsEnterSum ; ÒòÎªÖÐ¶Ï·þÎñ³
                                                            ÌÐòÒªÍË³ö£¬ËùÒÔOsEn
                                                            terSum=0
   67 0000004C E3A01000        MOV              R1, #0
   68 00000050 E5821000        STR              R1, [R2]
   69 00000054         
   70 00000054 E321F092        MSR              CPSR_c, #(NoInt :OR: IRQ32Mode)
 
                                                            ; ÇÐ»»»ØirqÄ£Ê½
   71 00000058 E8DD6008        LDMFD            SP, {R3, SP, LR}^ ; »Ö¸´ÓÃ»§×´Ì
                                                            ¬µÄR3,SP,LR,×¢Òâ²»Ä
                                                            Ü»ØÐ´
   72 0000005C         ; Èç¹û»ØÐ´µÄÊÇÓÃ»§µÄSP£¬ËùÒÔºóÃæÒªµ÷ÕûSP
   73 0000005C E59F00A8        LDR              R0, =OSTCBHighRdy
   74 00000060 E5900000        LDR              R0, [R0]
   75 00000064 E59F10A4        LDR              R1, =OSTCBCur
   76 00000068 E5911000        LDR              R1, [R1]
   77 0000006C E1500001        CMP              R0, R1
   78 00000070         
   79 00000070 E28DD00C        ADD              SP, SP, #4*3 ; 
   80 00000074 E16FF003        MSR              SPSR_cxsf, R3
   81 00000078 08FD900F        LDMEQFD          SP!, {R0-R3, R12, PC}^ 
                                                            ; ²»½øÐÐÈÎÎñÇÐ»»
   82 0000007C E59FF090        LDR              PC, =OSIntCtxSw ; ½øÐÐÈÎÎñÇÐ»»
   28 00000080         
   29 00000080         
   30 00000080         ;/*¶¨Ê±Æ÷0ÖÐ¶Ï*/
   31 00000080         ;/*Time0 Interrupt*/
   32 00000080         Timer0_Handler
                               HANDLER          Timer0_Exception
   36 00000080         
   37 00000080                 EXPORT           Timer0_Handler ; Êä³öµÄ±êºÅ
   38 00000080                 IMPORT           Timer0_Exception 
                                                            ; ÒýÓÃµÄÍâ²¿±êºÅ
   39 00000080         
   40 00000080         Timer0_Handler
   41 00000080 E24EE004        SUB              LR, LR, #4  ; ¼ÆËã·µ»ØµØÖ·
   42 00000084 E92D500F        STMFD            SP!, {R0-R3, R12, LR} 



ARM Macro Assembler    Page 5 


                                                            ; ±£´æÈÎÎñ»·¾³
   43 00000088 E14F3000        MRS              R3, SPSR    ; ±£´æ×´Ì¬
   44 0000008C E94D6008        STMFD            SP, {R3, SP, LR}^ ; ±£´æÓÃ»§×´Ì
                                                            ¬µÄR3,SP,LR,×¢Òâ²»Ä
                                                            Ü»ØÐ´
   45 00000090         ; Èç¹û»ØÐ´µÄÊÇÓÃ»§µÄSP£¬ËùÒÔºóÃæÒªµ÷ÕûSP
   46 00000090 E59F2068        LDR              R2,  =OSIntNesting 
                                                            ; OSIntNesting++
   47 00000094 E5D21000        LDRB             R1, [R2]
   48 00000098 E2811001        ADD              R1, R1, #1
   49 0000009C E5C21000        STRB             R1, [R2]
   50 000000A0         
   51 000000A0 E24DD00C        SUB              SP, SP, #4*3
   52 000000A4         
   53 000000A4 E321F09F        MSR              CPSR_c, #(NoInt :OR: SYS32Mode)
 
                                                            ; ÇÐ»»µ½ÏµÍ³Ä£Ê½
   54 000000A8 E3510001        CMP              R1, #1
   55 000000AC 059FD050        LDREQ            SP, =StackUsr
   56 000000B0         
   57 000000B0 EBFFFFFE        BL               Timer0_Exception ; µ÷ÓÃcÓïÑÔµÄÖ
                                                            Ð¶Ï´¦Àí³ÌÐò
   58 000000B4         
   59 000000B4 E321F09F        MSR              CPSR_c, #(NoInt :OR: SYS32Mode)
 
                                                            ; ÇÐ»»µ½ÏµÍ³Ä£Ê½
   60 000000B8 E59F2048        LDR              R2, =OsEnterSum ; OsEnterSum,Ê¹
                                                            OSIntExitÍË³öÊ±ÖÐ¶Ï
                                                            ¹Ø±Õ
   61 000000BC E3A01001        MOV              R1, #1
   62 000000C0 E5821000        STR              R1, [R2]
   63 000000C4         
   64 000000C4 EBFFFFFE        BL               OSIntExit
   65 000000C8         
   66 000000C8 E59F2038        LDR              R2, =OsEnterSum ; ÒòÎªÖÐ¶Ï·þÎñ³
                                                            ÌÐòÒªÍË³ö£¬ËùÒÔOsEn
                                                            terSum=0
   67 000000CC E3A01000        MOV              R1, #0
   68 000000D0 E5821000        STR              R1, [R2]
   69 000000D4         
   70 000000D4 E321F092        MSR              CPSR_c, #(NoInt :OR: IRQ32Mode)
 
                                                            ; ÇÐ»»»ØirqÄ£Ê½
   71 000000D8 E8DD6008        LDMFD            SP, {R3, SP, LR}^ ; »Ö¸´ÓÃ»§×´Ì
                                                            ¬µÄR3,SP,LR,×¢Òâ²»Ä
                                                            Ü»ØÐ´
   72 000000DC         ; Èç¹û»ØÐ´µÄÊÇÓÃ»§µÄSP£¬ËùÒÔºóÃæÒªµ÷ÕûSP
   73 000000DC E59F0028        LDR              R0, =OSTCBHighRdy
   74 000000E0 E5900000        LDR              R0, [R0]
   75 000000E4 E59F1024        LDR              R1, =OSTCBCur
   76 000000E8 E5911000        LDR              R1, [R1]
   77 000000EC E1500001        CMP              R0, R1
   78 000000F0         
   79 000000F0 E28DD00C        ADD              SP, SP, #4*3 ; 
   80 000000F4 E16FF003        MSR              SPSR_cxsf, R3
   81 000000F8 08FD900F        LDMEQFD          SP!, {R0-R3, R12, PC}^ 
                                                            ; ²»½øÐÐÈÎÎñÇÐ»»
   82 000000FC E59FF010        LDR              PC, =OSIntCtxSw ; ½øÐÐÈÎÎñÇÐ»»
   33 00000100         



ARM Macro Assembler    Page 6 


   34 00000100                 END
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --apcs=interwork --depend=.\OutPut\IRQ.d -o.\OutPu
t\IRQ.o -IC:\Keil\ARM\INC -IC:\Keil\ARM\INC\Philips --list=.\IRQ.lst Target\IRQ
.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

IRQ 00000000

Symbol: IRQ
   Definitions
      At line 32 in file Target\..\Include\irq.inc
   Uses
      None
Comment: IRQ unused
IRQ_Handler 00000000

Symbol: IRQ_Handler
   Definitions
      At line 40 in macro ïhï
      at line 27 in file Target\IRQ.s
   Uses
      At line 37 in macro ïhï
      at line 27 in file Target\IRQ.s
Comment: IRQ_Handler used once
Timer0_Handler 00000080

Symbol: Timer0_Handler
   Definitions
      At line 40 in macro ïhï
      at line 32 in file Target\IRQ.s
   Uses
      At line 37 in macro ïhï
      at line 32 in file Target\IRQ.s
Comment: Timer0_Handler used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

FIQ32Mode 00000011

Symbol: FIQ32Mode
   Definitions
      At line 18 in file Target\..\Include\irq.inc
   Uses
      None
Comment: FIQ32Mode unused
IRQ32Mode 00000012

Symbol: IRQ32Mode
   Definitions
      At line 17 in file Target\..\Include\irq.inc
   Uses
      At line 70 in macro èóîóî
      at line 27 in file Target\IRQ.s
Comment: IRQ32Mode used once
NoInt 00000080

Symbol: NoInt
   Definitions
      At line 12 in file Target\..\Include\irq.inc
   Uses
      At line 53 in macro èóîóî
      at line 27 in file Target\IRQ.s
      At line 59 in macro èóîóî
      at line 27 in file Target\IRQ.s
      At line 70 in macro èóîóî
      at line 27 in file Target\IRQ.s

SVC32Mode 00000013

Symbol: SVC32Mode
   Definitions
      At line 15 in file Target\..\Include\irq.inc
   Uses
      None
Comment: SVC32Mode unused
SYS32Mode 0000001F

Symbol: SYS32Mode
   Definitions
      At line 16 in file Target\..\Include\irq.inc
   Uses
      At line 53 in macro èóîóî
      at line 27 in file Target\IRQ.s
      At line 59 in macro èóîóî
      at line 27 in file Target\IRQ.s

USR32Mode 00000010

Symbol: USR32Mode
   Definitions
      At line 14 in file Target\..\Include\irq.inc
   Uses
      None
Comment: USR32Mode unused
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

IRQ_Exception 00000000

Symbol: IRQ_Exception
   Definitions
      At line 38 in macro pïÈôî
      at line 27 in file Target\IRQ.s
   Uses
      At line 57 in macro pïÈôî
      at line 27 in file Target\IRQ.s
Comment: IRQ_Exception used once
OSIntCtxSw 00000000

Symbol: OSIntCtxSw
   Definitions
      At line 22 in file Target\..\Include\irq.inc
   Uses
      At line 82 in macro pïÈôî
      at line 27 in file Target\IRQ.s
Comment: OSIntCtxSw used once
OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 23 in file Target\..\Include\irq.inc
   Uses
      At line 64 in macro pïÈôî
      at line 27 in file Target\IRQ.s
Comment: OSIntExit used once
OSIntNesting 00000000

Symbol: OSIntNesting
   Definitions
      At line 26 in file Target\..\Include\irq.inc
   Uses
      At line 46 in macro pïÈôî
      at line 27 in file Target\IRQ.s
Comment: OSIntNesting used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 24 in file Target\..\Include\irq.inc
   Uses
      At line 75 in macro pïÈôî
      at line 27 in file Target\IRQ.s
Comment: OSTCBCur used once
OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 25 in file Target\..\Include\irq.inc
   Uses
      At line 73 in macro pïÈôî
      at line 27 in file Target\IRQ.s
Comment: OSTCBHighRdy used once
OsEnterSum 00000000

Symbol: OsEnterSum
   Definitions



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

      At line 28 in file Target\..\Include\irq.inc
   Uses
      At line 60 in macro pïÈôî
      at line 27 in file Target\IRQ.s
      At line 66 in macro pïÈôî
      at line 27 in file Target\IRQ.s

StackUsr 00000000

Symbol: StackUsr
   Definitions
      At line 27 in file Target\..\Include\irq.inc
   Uses
      At line 55 in macro pïÈôî
      at line 27 in file Target\IRQ.s
Comment: StackUsr used once
Timer0_Exception 00000000

Symbol: Timer0_Exception
   Definitions
      At line 38 in macro pïÈôî
      at line 32 in file Target\IRQ.s
   Uses
      At line 57 in macro pïÈôî
      at line 32 in file Target\IRQ.s
Comment: Timer0_Exception used once
9 symbols
344 symbols in table
