 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: RIPPLE                              Date:  7- 8-2023,  4:50PM
Device Used: XC9572XL-10-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
28 /72  ( 39%) 71  /360  ( 20%) 76 /216 ( 35%)   19 /72  ( 26%) 42 /52  ( 81%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18        2/54        2/90       9/13
FB2           5/18       31/54       22/90      13/13*
FB3           5/18       12/54        8/90      12/14
FB4          17/18       31/54       39/90       8/12
             -----       -----       -----      -----    
             28/72       76/216      71/360     42/52 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK7M' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'RESET_n' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   27          27    |  I/O              :    36      46
Output        :    9           9    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     42          42

** Power Data **

There are 28 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RIPPLE.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<12>' based upon the LOC
   constraint 'P16'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<13>' based upon the LOC
   constraint 'P15'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<11>' based upon the LOC
   constraint 'P17'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<14>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<15>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<9>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_13_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_12_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 14 Outputs **

Signal                     Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                       Pts   Inps          No.  Type    Use     Mode Rate State
CLK7M                      2     2     FB1_14  17~  GCK/I/O GCK/O   STD  SLOW 
DBUS<15>                   6     20    FB2_3   58   I/O     I/O     STD  SLOW RESET
IDEBUF_OE                  3     8     FB2_4   59   I/O     O       STD  SLOW 
DTACK_n                    1     3     FB2_10  1    I/O     O       STD  SLOW 
OVR_n                      1     2     FB3_6   34   I/O     O       STD  SLOW 
IDE_ROMEN                  2     4     FB3_11  33   I/O     O       STD  SLOW 
CFGOUT_n                   2     3     FB3_12  40   I/O     O       STD  SLOW SET
IOR_n                      2     2     FB4_2   43   I/O     O       STD  SLOW RESET
IOW_n                      2     4     FB4_5   44   I/O     O       STD  SLOW RESET
IDECS2_n                   1     4     FB4_6   49   I/O     O       STD  SLOW 
DBUS<12>                   7     21    FB4_12  52   I/O     I/O     STD  SLOW RESET
IDECS1_n                   1     4     FB4_14  50   I/O     O       STD  SLOW 
DBUS<13>                   5     20    FB4_15  56   I/O     I/O     STD  SLOW RESET
DBUS<14>                   6     20    FB4_17  57   I/O     I/O     STD  SLOW RESET

** 14 Buried Nodes **

Signal                     Total Total Loc     Pwr  Reg Init
Name                       Pts   Inps          Mode State
AUTOCONFIG/ide_base<3>     2     19    FB2_17  STD  RESET
$OpTx$INV$20               10    10    FB2_18  STD  
$OpTx$FX_DC$24             1     4     FB3_17  STD  
AUTOCONFIG/cfgin           2     2     FB3_18  STD  RESET
IDE/ide_enabled            1     4     FB4_3   STD  RESET
IDE/AS_n_sync<1>           1     1     FB4_4   STD  SET
IDE/AS_n_sync<0>           1     1     FB4_7   STD  SET
AUTOCONFIG/shutup          1     18    FB4_8   STD  RESET
AUTOCONFIG/ide_configured  1     18    FB4_9   STD  RESET
ide_dtack                  2     3     FB4_10  STD  RESET
AUTOCONFIG/ide_base<2>     2     19    FB4_11  STD  RESET
AUTOCONFIG/ide_base<1>     2     19    FB4_13  STD  RESET
AUTOCONFIG/ide_base<0>     2     19    FB4_16  STD  RESET
AUTOCONFIG/dtack           2     10    FB4_18  STD  RESET

** 28 Inputs **

Signal                     Loc     Pin  Pin     Pin     
Name                               No.  Type    Use     
ADDR<18>                   FB1_2   8    I/O     I
ADDR<17>                   FB1_5   9    I/O     I
ADDR<16>                   FB1_6   10   I/O     I
BERR_n                     FB1_8   11   I/O     I
ADDR<13>                   FB1_9   15   GCK/I/O I
ADDR<12>                   FB1_11  16   GCK/I/O I
ADDR<2>                    FB1_12  23   I/O     I
ADDR<1>                    FB1_17  20   I/O     I
AS_n                       FB2_2   60   I/O     I
UDS_n                      FB2_5   61   I/O     I
LDS_n                      FB2_6   62   I/O     I
RW                         FB2_8   63   I/O     I
RESET_n                    FB2_9   64   GSR/I/O GSR/I
ADDR<23>                   FB2_11  2    GTS/I/O I
ADDR<21>                   FB2_12  4    I/O     I
ADDR<22>                   FB2_14  5    GTS/I/O I
ADDR<20>                   FB2_15  6    I/O     I
ADDR<19>                   FB2_17  7    I/O     I
ADDR<8>                    FB3_2   22   I/O     I
ADDR<4>                    FB3_3   31   I/O     I
ADDR<5>                    FB3_4   32   I/O     I
ADDR<7>                    FB3_5   24   I/O     I
ADDR<3>                    FB3_8   25   I/O     I
ADDR<6>                    FB3_9   27   I/O     I
CFGIN_n                    FB3_10  39   I/O     I
C1n                        FB3_15  36   I/O     I
C3n                        FB3_17  38   I/O     I
IDEEN_n                    FB4_10  51   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   8     I/O     I
(unused)              0       0     0   5     FB1_3   12    I/O     
(unused)              0       0     0   5     FB1_4   13    I/O     
(unused)              0       0     0   5     FB1_5   9     I/O     I
(unused)              0       0     0   5     FB1_6   10    I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   11    I/O     I
(unused)              0       0     0   5     FB1_9   15    GCK/I/O I
(unused)              0       0     0   5     FB1_10  18    I/O     
(unused)              0       0     0   5     FB1_11  16    GCK/I/O I
(unused)              0       0     0   5     FB1_12  23    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
CLK7M                 2       0     0   3     FB1_14  17    GCK/I/O GCK/O
(unused)              0       0     0   5     FB1_15  19    I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  20    I/O     I
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: C1n                2: C3n              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CLK7M                XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\3   2     FB2_1         (b)     (b)
(unused)              0       0   \/1   4     FB2_2   60    I/O     I
DBUS<15>              6       1<-   0   0     FB2_3   58    I/O     I/O
IDEBUF_OE             3       0     0   2     FB2_4   59    I/O     O
(unused)              0       0     0   5     FB2_5   61    I/O     I
(unused)              0       0     0   5     FB2_6   62    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   63    I/O     I
(unused)              0       0     0   5     FB2_9   64    GSR/I/O GSR/I
DTACK_n               1       0     0   4     FB2_10  1     I/O     O
(unused)              0       0     0   5     FB2_11  2     GTS/I/O I
(unused)              0       0     0   5     FB2_12  4     I/O     I
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  5     GTS/I/O I
(unused)              0       0     0   5     FB2_15  6     I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
AUTOCONFIG/ide_base<3>
                      2       0   \/2   1     FB2_17  7     I/O     I
$OpTx$INV$20         10       5<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$24    12: ADDR<6>                 22: AUTOCONFIG/ide_configured 
  2: $OpTx$INV$20      13: ADDR<7>                 23: BERR_n 
  3: ADDR<16>          14: ADDR<8>                 24: CFGOUT_n 
  4: ADDR<17>          15: AS_n                    25: IDE/ide_enabled 
  5: ADDR<18>          16: AUTOCONFIG/cfgin        26: LDS_n 
  6: ADDR<19>          17: AUTOCONFIG/dtack        27: DBUS<15>.PIN 
  7: ADDR<1>           18: AUTOCONFIG/ide_base<0>  28: RESET_n 
  8: ADDR<2>           19: AUTOCONFIG/ide_base<1>  29: RW 
  9: ADDR<3>           20: AUTOCONFIG/ide_base<2>  30: UDS_n 
 10: ADDR<4>           21: AUTOCONFIG/ide_base<3>  31: ide_dtack 
 11: ADDR<5>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DBUS<15>             X.XXXXXXXXXXXX.XX.....XX...XXX.......... 20
IDEBUF_OE            .XX...........X.......X.XX..XX.......... 8
DTACK_n              .X............X...............X......... 3
AUTOCONFIG/ide_base<3> 
                     X.XXXXXXXXXXXX.XX......X..X.XX.......... 19
$OpTx$INV$20         X.XXXX...........XXXXX.................. 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   22    I/O     I
(unused)              0       0     0   5     FB3_3   31    I/O     I
(unused)              0       0     0   5     FB3_4   32    I/O     I
(unused)              0       0     0   5     FB3_5   24    I/O     I
OVR_n                 1       0     0   4     FB3_6   34    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   25    I/O     I
(unused)              0       0     0   5     FB3_9   27    I/O     I
(unused)              0       0     0   5     FB3_10  39    I/O     I
IDE_ROMEN             2       0     0   3     FB3_11  33    I/O     O
CFGOUT_n              2       0     0   3     FB3_12  40    I/O     O
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  35    I/O     
(unused)              0       0     0   5     FB3_15  36    I/O     I
(unused)              0       0     0   5     FB3_16  42    I/O     
$OpTx$FX_DC$24        1       0     0   4     FB3_17  38    I/O     I
AUTOCONFIG/cfgin      2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$20       5: ADDR<22>                    9: AUTOCONFIG/shutup 
  2: ADDR<16>           6: ADDR<23>                   10: BERR_n 
  3: ADDR<20>           7: AS_n                       11: CFGIN_n 
  4: ADDR<21>           8: AUTOCONFIG/ide_configured  12: IDE/ide_enabled 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OVR_n                X.....X................................. 2
IDE_ROMEN            XX.......X.X............................ 4
CFGOUT_n             ......XXX............................... 3
$OpTx$FX_DC$24       ..XXXX.................................. 4
AUTOCONFIG/cfgin     ......X...X............................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
IOR_n                 2       0     0   3     FB4_2   43    I/O     O
IDE/ide_enabled       1       0     0   4     FB4_3   46    I/O     (b)
IDE/AS_n_sync<1>      1       0     0   4     FB4_4   47    I/O     (b)
IOW_n                 2       0     0   3     FB4_5   44    I/O     O
IDECS2_n              1       0     0   4     FB4_6   49    I/O     O
IDE/AS_n_sync<0>      1       0     0   4     FB4_7         (b)     (b)
AUTOCONFIG/shutup     1       0     0   4     FB4_8   45    I/O     (b)
AUTOCONFIG/ide_configured
                      1       0     0   4     FB4_9         (b)     (b)
ide_dtack             2       0     0   3     FB4_10  51    I/O     I
AUTOCONFIG/ide_base<2>
                      2       0   \/1   2     FB4_11  48    I/O     (b)
DBUS<12>              7       2<-   0   0     FB4_12  52    I/O     I/O
AUTOCONFIG/ide_base<1>
                      2       0   /\1   2     FB4_13        (b)     (b)
IDECS1_n              1       0     0   4     FB4_14  50    I/O     O
DBUS<13>              5       0     0   0     FB4_15  56    I/O     I/O
AUTOCONFIG/ide_base<0>
                      2       0   \/1   2     FB4_16        (b)     (b)
DBUS<14>              6       1<-   0   0     FB4_17  57    I/O     I/O
AUTOCONFIG/dtack      2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$24    12: ADDR<4>           22: IDE/AS_n_sync<0> 
  2: $OpTx$INV$20      13: ADDR<5>           23: IDE/AS_n_sync<1> 
  3: ADDR<12>          14: ADDR<6>           24: IDE/ide_enabled 
  4: ADDR<13>          15: ADDR<7>           25: IDEEN_n 
  5: ADDR<16>          16: ADDR<8>           26: DBUS<14>.PIN 
  6: ADDR<17>          17: AS_n              27: DBUS<13>.PIN 
  7: ADDR<18>          18: AUTOCONFIG/cfgin  28: DBUS<12>.PIN 
  8: ADDR<19>          19: AUTOCONFIG/dtack  29: RESET_n 
  9: ADDR<1>           20: BERR_n            30: RW 
 10: ADDR<2>           21: CFGOUT_n          31: UDS_n 
 11: ADDR<3>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IOR_n                ................X............X.......... 2
IDE/ide_enabled      .X.....................XX....X.......... 4
IDE/AS_n_sync<1>     .....................X.................. 1
IOW_n                ................X....XX......X.......... 4
IDECS2_n             .X.XX..................X................ 4
IDE/AS_n_sync<0>     ................X....................... 1
AUTOCONFIG/shutup    X...XXXXXXXXXXXX.XX.X........XX......... 18
AUTOCONFIG/ide_configured 
                     X...XXXXXXXXXXXX.XX.X........XX......... 18
ide_dtack            .X..............X....X.................. 3
AUTOCONFIG/ide_base<2> 
                     X...XXXXXXXXXXXX.XX.X....X...XX......... 19
DBUS<12>             X...XXXXXXXXXXXX.XXXX...X...XXX......... 21
AUTOCONFIG/ide_base<1> 
                     X...XXXXXXXXXXXX.XX.X.....X..XX......... 19
IDECS1_n             .XX.X..................X................ 4
DBUS<13>             X...XXXXXXXXXXXX.XXXX.......XXX......... 20
AUTOCONFIG/ide_base<0> 
                     X...XXXXXXXXXXXX.XX.X......X.XX......... 19
DBUS<14>             X...XXXXXXXXXXXX.XXXX.......XXX......... 20
AUTOCONFIG/dtack     X...XXXX........XXX.X.........X......... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$FX_DC$24 = !ADDR<20> & ADDR<23> & ADDR<22> & ADDR<21>;    

$OpTx$INV$20 = !AUTOCONFIG/ide_configured
	# !$OpTx$FX_DC$24
	# AUTOCONFIG/ide_base<0> & !ADDR<16>
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>
;Imported pterms FB2_1
	# !AUTOCONFIG/ide_base<1> & ADDR<17>
	# AUTOCONFIG/ide_base<2> & !ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<18>
;Imported pterms FB2_17
	# !AUTOCONFIG/ide_base<0> & ADDR<16>
	# AUTOCONFIG/ide_base<1> & !ADDR<17>;    

AUTOCONFIG/cfgin.D = !CFGIN_n;
   AUTOCONFIG/cfgin.CLK = AS_n;
   !AUTOCONFIG/cfgin.AR = RESET_n;	// GSR    

AUTOCONFIG/dtack.D = AUTOCONFIG/dtack & !AS_n
	# !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & 
	AUTOCONFIG/cfgin & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;
   AUTOCONFIG/dtack.CLK = CLK7M;	// GCK
   !AUTOCONFIG/dtack.AR = RESET_n;	// GSR    

AUTOCONFIG/ide_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = CLK7M;	// GCK
   !AUTOCONFIG/ide_base<0>.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_base<0>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & ADDR<3> & 
	AUTOCONFIG/cfgin & ADDR<6> & !ADDR<5> & ADDR<1> & !RW & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	!ADDR<2> & CFGOUT_n & $OpTx$FX_DC$24;    

AUTOCONFIG/ide_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = CLK7M;	// GCK
   !AUTOCONFIG/ide_base<1>.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_base<1>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & ADDR<3> & 
	AUTOCONFIG/cfgin & ADDR<6> & !ADDR<5> & ADDR<1> & !RW & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	!ADDR<2> & CFGOUT_n & $OpTx$FX_DC$24;    

AUTOCONFIG/ide_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = CLK7M;	// GCK
   !AUTOCONFIG/ide_base<2>.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_base<2>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & ADDR<3> & 
	AUTOCONFIG/cfgin & ADDR<6> & !ADDR<5> & ADDR<1> & !RW & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	!ADDR<2> & CFGOUT_n & $OpTx$FX_DC$24;    

AUTOCONFIG/ide_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<3>.CLK = CLK7M;	// GCK
   !AUTOCONFIG/ide_base<3>.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_base<3>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & ADDR<3> & 
	AUTOCONFIG/cfgin & ADDR<6> & !ADDR<5> & ADDR<1> & !RW & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	!ADDR<2> & CFGOUT_n & $OpTx$FX_DC$24;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = CLK7M;	// GCK
   !AUTOCONFIG/ide_configured.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_configured.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & ADDR<3> & 
	AUTOCONFIG/cfgin & ADDR<6> & !ADDR<5> & ADDR<1> & !RW & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	!ADDR<2> & CFGOUT_n & $OpTx$FX_DC$24;    

AUTOCONFIG/shutup.D = Vcc;
   AUTOCONFIG/shutup.CLK = CLK7M;	// GCK
   !AUTOCONFIG/shutup.AR = RESET_n;	// GSR
   AUTOCONFIG/shutup.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & ADDR<3> & 
	AUTOCONFIG/cfgin & ADDR<6> & !ADDR<5> & !ADDR<1> & !RW & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	ADDR<2> & CFGOUT_n & $OpTx$FX_DC$24;    

CFGOUT_n.D = !AUTOCONFIG/ide_configured & !AUTOCONFIG/shutup;
   CFGOUT_n.CLK = AS_n;
   !CFGOUT_n.AP = RESET_n;	// GSR    

!CLK7M = C1n
	$ C3n;    

!DBUS<12>.D = !ADDR<3> & ADDR<6> & !ADDR<5> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>
	# !ADDR<3> & !ADDR<5> & ADDR<1> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>
	# !ADDR<3> & !ADDR<5> & !ADDR<4> & !ADDR<8> & 
	!ADDR<7> & !ADDR<2> & IDEEN_n
;Imported pterms FB4_11
	# !ADDR<3> & !ADDR<6> & !ADDR<5> & !ADDR<1> & 
	ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<2>
;Imported pterms FB4_13
	# !ADDR<3> & !ADDR<6> & ADDR<5> & ADDR<1> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & ADDR<2>;
   DBUS<12>.CLK = CLK7M;	// GCK
   !DBUS<12>.AR = RESET_n;	// GSR
   DBUS<12>.OE = RESET_n & !ADDR<16> & BERR_n & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;
   DBUS<12>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;    

!DBUS<13>.D = !ADDR<3> & ADDR<6> & !ADDR<5> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>
	# !ADDR<3> & !ADDR<6> & !ADDR<5> & ADDR<1> & 
	!ADDR<8> & !ADDR<7> & ADDR<2>
	# !ADDR<3> & !ADDR<5> & !ADDR<1> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>;
   DBUS<13>.CLK = CLK7M;	// GCK
   !DBUS<13>.AR = RESET_n;	// GSR
   DBUS<13>.OE = RESET_n & !ADDR<16> & BERR_n & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;
   DBUS<13>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;    

!DBUS<14>.D = !ADDR<3> & ADDR<6> & !ADDR<5> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>
	# !ADDR<3> & !ADDR<6> & !ADDR<5> & ADDR<1> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7>
	# !ADDR<3> & !ADDR<6> & !ADDR<5> & ADDR<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>
;Imported pterms FB4_16
	# !ADDR<3> & !ADDR<6> & !ADDR<5> & !ADDR<1> & 
	ADDR<4> & !ADDR<8> & !ADDR<7> & ADDR<2>;
   DBUS<14>.CLK = CLK7M;	// GCK
   !DBUS<14>.AR = RESET_n;	// GSR
   DBUS<14>.OE = RESET_n & !ADDR<16> & BERR_n & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;
   DBUS<14>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;    

!DBUS<15>.D = !ADDR<3> & ADDR<6> & !ADDR<5> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>
	# !ADDR<3> & !ADDR<5> & ADDR<1> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<2>
	# !ADDR<3> & !ADDR<6> & !ADDR<5> & ADDR<1> & 
	ADDR<4> & !ADDR<8> & !ADDR<7> & ADDR<2>
;Imported pterms FB2_2
	# ADDR<3> & !ADDR<6> & ADDR<5> & ADDR<1> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & ADDR<2>;
   DBUS<15>.CLK = CLK7M;	// GCK
   !DBUS<15>.AR = RESET_n;	// GSR
   DBUS<15>.OE = RESET_n & !ADDR<16> & BERR_n & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;
   DBUS<15>.CE = !AUTOCONFIG/dtack & !ADDR<16> & !UDS_n & 
	AUTOCONFIG/cfgin & RW & ADDR<19> & !ADDR<18> & !ADDR<17> & CFGOUT_n & 
	$OpTx$FX_DC$24;    

DTACK_n = Gnd;
   DTACK_n.OE = !AS_n & ide_dtack & !$OpTx$INV$20;    

IDE/AS_n_sync<0>.D = AS_n;
   IDE/AS_n_sync<0>.CLK = CLK7M;	// GCK    

IDE/AS_n_sync<1>.D = IDE/AS_n_sync<0>;
   IDE/AS_n_sync<1>.CLK = CLK7M;	// GCK    

IDE/ide_enabled.T = !IDE/ide_enabled & !RW & !IDEEN_n & !$OpTx$INV$20;
   IDE/ide_enabled.CLK = CLK7M;	// GCK
   !IDE/ide_enabled.AR = RESET_n;	// GSR    

!IDEBUF_OE = !ADDR<16> & IDE/ide_enabled & BERR_n & !UDS_n & 
	!AS_n & !$OpTx$INV$20
	# !ADDR<16> & IDE/ide_enabled & BERR_n & !AS_n & 
	!RW & !$OpTx$INV$20
	# !ADDR<16> & IDE/ide_enabled & BERR_n & !AS_n & 
	!LDS_n & !$OpTx$INV$20;    

!IDECS1_n = !ADDR<16> & ADDR<12> & IDE/ide_enabled & 
	!$OpTx$INV$20;    

!IDECS2_n = !ADDR<16> & ADDR<13> & IDE/ide_enabled & 
	!$OpTx$INV$20;    

!IDE_ROMEN = ADDR<16> & BERR_n & !$OpTx$INV$20
	# !IDE/ide_enabled & BERR_n & !$OpTx$INV$20;    

IOR_n.D = !RW;
   !IOR_n.CLK = CLK7M;	// GCK
   IOR_n.AP = AS_n;    

!IOW_n.D = !RW & !IDE/AS_n_sync<0> & IDE/AS_n_sync<1>;
   IOW_n.CLK = CLK7M;	// GCK
   IOW_n.AP = AS_n;    

OVR_n = Gnd;
   OVR_n.OE = !AS_n & !$OpTx$INV$20;    

ide_dtack.D = !IDE/AS_n_sync<0> & !$OpTx$INV$20;
   ide_dtack.CLK = CLK7M;	// GCK
   ide_dtack.AR = AS_n;    

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56              XC9572XL-10-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 DTACK_n                          33 IDE_ROMEN                     
  2 ADDR<23>                         34 OVR_n                         
  3 VCC                              35 KPR                           
  4 ADDR<21>                         36 C1n                           
  5 ADDR<22>                         37 VCC                           
  6 ADDR<20>                         38 C3n                           
  7 ADDR<19>                         39 CFGIN_n                       
  8 ADDR<18>                         40 CFGOUT_n                      
  9 ADDR<17>                         41 GND                           
 10 ADDR<16>                         42 KPR                           
 11 BERR_n                           43 IOR_n                         
 12 KPR                              44 IOW_n                         
 13 KPR                              45 KPR                           
 14 GND                              46 KPR                           
 15 ADDR<13>                         47 KPR                           
 16 ADDR<12>                         48 KPR                           
 17 CLK7M                            49 IDECS2_n                      
 18 KPR                              50 IDECS1_n                      
 19 KPR                              51 IDEEN_n                       
 20 ADDR<1>                          52 DBUS<12>                      
 21 GND                              53 TDO                           
 22 ADDR<8>                          54 GND                           
 23 ADDR<2>                          55 VCC                           
 24 ADDR<7>                          56 DBUS<13>                      
 25 ADDR<3>                          57 DBUS<14>                      
 26 VCC                              58 DBUS<15>                      
 27 ADDR<6>                          59 IDEBUF_OE                     
 28 TDI                              60 AS_n                          
 29 TMS                              61 UDS_n                         
 30 TCK                              62 LDS_n                         
 31 ADDR<4>                          63 RW                            
 32 ADDR<5>                          64 RESET_n                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC9572XL-10-VQ64
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : ON
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
