

================================================================
== Vivado HLS Report for 'calculate'
================================================================
* Date:           Fri Apr  9 14:19:35 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        CNN_prototype
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.286 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      135|      135| 1.350 us | 1.350 us |   16|   16| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 136


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 136
* Pipeline : 1
  Pipeline-0 : II = 16, D = 136, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%b_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %b_offset)" [./math_functions.h:19]   --->   Operation 137 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_543 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %b_offset_read, i5 0)" [./math_functions.h:19]   --->   Operation 138 'bitconcatenate' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %tmp_543 to i64" [./math_functions.h:19]   --->   Operation 139 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [96 x float]* %b, i64 0, i64 %zext_ln19" [./math_functions.h:19]   --->   Operation 140 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln19 = or i7 %tmp_543, 1" [./math_functions.h:19]   --->   Operation 141 'or' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_544 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19)" [./math_functions.h:19]   --->   Operation 142 'bitconcatenate' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_544" [./math_functions.h:19]   --->   Operation 143 'getelementptr' 'b_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [128 x float]* %a, i64 0, i64 0" [./math_functions.h:15]   --->   Operation 144 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (1.35ns)   --->   "%a_load = load float* %a_addr, align 4" [./math_functions.h:15]   --->   Operation 145 'load' 'a_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [128 x float]* %a, i64 0, i64 1" [./math_functions.h:15]   --->   Operation 146 'getelementptr' 'a_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (1.35ns)   --->   "%a_load_32 = load float* %a_addr_32, align 4" [./math_functions.h:15]   --->   Operation 147 'load' 'a_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 148 [2/2] (1.35ns)   --->   "%b_load = load float* %b_addr, align 4" [./math_functions.h:19]   --->   Operation 148 'load' 'b_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 149 [2/2] (1.35ns)   --->   "%b_load_413 = load float* %b_addr_32, align 4" [./math_functions.h:19]   --->   Operation 149 'load' 'b_load_413' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln19_409 = or i7 %tmp_543, 2" [./math_functions.h:19]   --->   Operation 150 'or' 'or_ln19_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_545 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_409)" [./math_functions.h:19]   --->   Operation 151 'bitconcatenate' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%b_addr_33 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_545" [./math_functions.h:19]   --->   Operation 152 'getelementptr' 'b_addr_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln19_410 = or i7 %tmp_543, 3" [./math_functions.h:19]   --->   Operation 153 'or' 'or_ln19_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_546 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_410)" [./math_functions.h:19]   --->   Operation 154 'bitconcatenate' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%b_addr_34 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_546" [./math_functions.h:19]   --->   Operation 155 'getelementptr' 'b_addr_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/2] (1.35ns)   --->   "%a_load = load float* %a_addr, align 4" [./math_functions.h:15]   --->   Operation 156 'load' 'a_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 157 [1/2] (1.35ns)   --->   "%a_load_32 = load float* %a_addr_32, align 4" [./math_functions.h:15]   --->   Operation 157 'load' 'a_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%a_addr_33 = getelementptr [128 x float]* %a, i64 0, i64 2" [./math_functions.h:15]   --->   Operation 158 'getelementptr' 'a_addr_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (1.35ns)   --->   "%a_load_33 = load float* %a_addr_33, align 4" [./math_functions.h:15]   --->   Operation 159 'load' 'a_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%a_addr_34 = getelementptr [128 x float]* %a, i64 0, i64 3" [./math_functions.h:15]   --->   Operation 160 'getelementptr' 'a_addr_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (1.35ns)   --->   "%a_load_34 = load float* %a_addr_34, align 4" [./math_functions.h:15]   --->   Operation 161 'load' 'a_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 162 [1/2] (1.35ns)   --->   "%b_load = load float* %b_addr, align 4" [./math_functions.h:19]   --->   Operation 162 'load' 'b_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 163 [1/2] (1.35ns)   --->   "%b_load_413 = load float* %b_addr_32, align 4" [./math_functions.h:19]   --->   Operation 163 'load' 'b_load_413' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 164 [2/2] (1.35ns)   --->   "%b_load_414 = load float* %b_addr_33, align 4" [./math_functions.h:19]   --->   Operation 164 'load' 'b_load_414' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 165 [2/2] (1.35ns)   --->   "%b_load_415 = load float* %b_addr_34, align 4" [./math_functions.h:19]   --->   Operation 165 'load' 'b_load_415' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln19_411 = or i7 %tmp_543, 4" [./math_functions.h:19]   --->   Operation 166 'or' 'or_ln19_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_547 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_411)" [./math_functions.h:19]   --->   Operation 167 'bitconcatenate' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%b_addr_35 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_547" [./math_functions.h:19]   --->   Operation 168 'getelementptr' 'b_addr_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln19_412 = or i7 %tmp_543, 5" [./math_functions.h:19]   --->   Operation 169 'or' 'or_ln19_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_548 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_412)" [./math_functions.h:19]   --->   Operation 170 'bitconcatenate' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%b_addr_36 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_548" [./math_functions.h:19]   --->   Operation 171 'getelementptr' 'b_addr_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (1.35ns)   --->   "%a_load_33 = load float* %a_addr_33, align 4" [./math_functions.h:15]   --->   Operation 172 'load' 'a_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 173 [1/2] (1.35ns)   --->   "%a_load_34 = load float* %a_addr_34, align 4" [./math_functions.h:15]   --->   Operation 173 'load' 'a_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%a_addr_35 = getelementptr [128 x float]* %a, i64 0, i64 4" [./math_functions.h:15]   --->   Operation 174 'getelementptr' 'a_addr_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [2/2] (1.35ns)   --->   "%a_load_35 = load float* %a_addr_35, align 4" [./math_functions.h:15]   --->   Operation 175 'load' 'a_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%a_addr_36 = getelementptr [128 x float]* %a, i64 0, i64 5" [./math_functions.h:15]   --->   Operation 176 'getelementptr' 'a_addr_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [2/2] (1.35ns)   --->   "%a_load_36 = load float* %a_addr_36, align 4" [./math_functions.h:15]   --->   Operation 177 'load' 'a_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 178 [1/2] (1.35ns)   --->   "%b_load_414 = load float* %b_addr_33, align 4" [./math_functions.h:19]   --->   Operation 178 'load' 'b_load_414' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 179 [1/2] (1.35ns)   --->   "%b_load_415 = load float* %b_addr_34, align 4" [./math_functions.h:19]   --->   Operation 179 'load' 'b_load_415' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 180 [2/2] (1.35ns)   --->   "%b_load_416 = load float* %b_addr_35, align 4" [./math_functions.h:19]   --->   Operation 180 'load' 'b_load_416' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 181 [2/2] (1.35ns)   --->   "%b_load_417 = load float* %b_addr_36, align 4" [./math_functions.h:19]   --->   Operation 181 'load' 'b_load_417' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 182 [3/3] (8.28ns)   --->   "%tmp = fmul float %a_load, %b_load" [./math_functions.h:24]   --->   Operation 182 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %a_load_32, %b_load_413" [./math_functions.h:24]   --->   Operation 183 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln19_413 = or i7 %tmp_543, 6" [./math_functions.h:19]   --->   Operation 184 'or' 'or_ln19_413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_549 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_413)" [./math_functions.h:19]   --->   Operation 185 'bitconcatenate' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%b_addr_37 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_549" [./math_functions.h:19]   --->   Operation 186 'getelementptr' 'b_addr_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln19_414 = or i7 %tmp_543, 7" [./math_functions.h:19]   --->   Operation 187 'or' 'or_ln19_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_550 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_414)" [./math_functions.h:19]   --->   Operation 188 'bitconcatenate' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%b_addr_38 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_550" [./math_functions.h:19]   --->   Operation 189 'getelementptr' 'b_addr_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/2] (1.35ns)   --->   "%a_load_35 = load float* %a_addr_35, align 4" [./math_functions.h:15]   --->   Operation 190 'load' 'a_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 191 [1/2] (1.35ns)   --->   "%a_load_36 = load float* %a_addr_36, align 4" [./math_functions.h:15]   --->   Operation 191 'load' 'a_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%a_addr_37 = getelementptr [128 x float]* %a, i64 0, i64 6" [./math_functions.h:15]   --->   Operation 192 'getelementptr' 'a_addr_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [2/2] (1.35ns)   --->   "%a_load_37 = load float* %a_addr_37, align 4" [./math_functions.h:15]   --->   Operation 193 'load' 'a_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%a_addr_38 = getelementptr [128 x float]* %a, i64 0, i64 7" [./math_functions.h:15]   --->   Operation 194 'getelementptr' 'a_addr_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [2/2] (1.35ns)   --->   "%a_load_38 = load float* %a_addr_38, align 4" [./math_functions.h:15]   --->   Operation 195 'load' 'a_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 196 [1/2] (1.35ns)   --->   "%b_load_416 = load float* %b_addr_35, align 4" [./math_functions.h:19]   --->   Operation 196 'load' 'b_load_416' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 197 [1/2] (1.35ns)   --->   "%b_load_417 = load float* %b_addr_36, align 4" [./math_functions.h:19]   --->   Operation 197 'load' 'b_load_417' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 198 [2/2] (1.35ns)   --->   "%b_load_418 = load float* %b_addr_37, align 4" [./math_functions.h:19]   --->   Operation 198 'load' 'b_load_418' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 199 [2/2] (1.35ns)   --->   "%b_load_419 = load float* %b_addr_38, align 4" [./math_functions.h:19]   --->   Operation 199 'load' 'b_load_419' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 200 [2/3] (8.28ns)   --->   "%tmp = fmul float %a_load, %b_load" [./math_functions.h:24]   --->   Operation 200 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %a_load_32, %b_load_413" [./math_functions.h:24]   --->   Operation 201 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %a_load_33, %b_load_414" [./math_functions.h:24]   --->   Operation 202 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [3/3] (8.28ns)   --->   "%tmp_3 = fmul float %a_load_34, %b_load_415" [./math_functions.h:24]   --->   Operation 203 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln19_415 = or i7 %tmp_543, 8" [./math_functions.h:19]   --->   Operation 204 'or' 'or_ln19_415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_551 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_415)" [./math_functions.h:19]   --->   Operation 205 'bitconcatenate' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%b_addr_39 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_551" [./math_functions.h:19]   --->   Operation 206 'getelementptr' 'b_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln19_416 = or i7 %tmp_543, 9" [./math_functions.h:19]   --->   Operation 207 'or' 'or_ln19_416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_552 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_416)" [./math_functions.h:19]   --->   Operation 208 'bitconcatenate' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%b_addr_40 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_552" [./math_functions.h:19]   --->   Operation 209 'getelementptr' 'b_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/2] (1.35ns)   --->   "%a_load_37 = load float* %a_addr_37, align 4" [./math_functions.h:15]   --->   Operation 210 'load' 'a_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 211 [1/2] (1.35ns)   --->   "%a_load_38 = load float* %a_addr_38, align 4" [./math_functions.h:15]   --->   Operation 211 'load' 'a_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%a_addr_39 = getelementptr [128 x float]* %a, i64 0, i64 8" [./math_functions.h:15]   --->   Operation 212 'getelementptr' 'a_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [2/2] (1.35ns)   --->   "%a_load_39 = load float* %a_addr_39, align 4" [./math_functions.h:15]   --->   Operation 213 'load' 'a_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%a_addr_40 = getelementptr [128 x float]* %a, i64 0, i64 9" [./math_functions.h:15]   --->   Operation 214 'getelementptr' 'a_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [2/2] (1.35ns)   --->   "%a_load_40 = load float* %a_addr_40, align 4" [./math_functions.h:15]   --->   Operation 215 'load' 'a_load_40' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 216 [1/2] (1.35ns)   --->   "%b_load_418 = load float* %b_addr_37, align 4" [./math_functions.h:19]   --->   Operation 216 'load' 'b_load_418' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 217 [1/2] (1.35ns)   --->   "%b_load_419 = load float* %b_addr_38, align 4" [./math_functions.h:19]   --->   Operation 217 'load' 'b_load_419' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 218 [2/2] (1.35ns)   --->   "%b_load_420 = load float* %b_addr_39, align 4" [./math_functions.h:19]   --->   Operation 218 'load' 'b_load_420' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 219 [2/2] (1.35ns)   --->   "%b_load_421 = load float* %b_addr_40, align 4" [./math_functions.h:19]   --->   Operation 219 'load' 'b_load_421' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 220 [1/3] (8.28ns)   --->   "%tmp = fmul float %a_load, %b_load" [./math_functions.h:24]   --->   Operation 220 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %a_load_32, %b_load_413" [./math_functions.h:24]   --->   Operation 221 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %a_load_33, %b_load_414" [./math_functions.h:24]   --->   Operation 222 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [2/3] (8.28ns)   --->   "%tmp_3 = fmul float %a_load_34, %b_load_415" [./math_functions.h:24]   --->   Operation 223 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [3/3] (8.28ns)   --->   "%tmp_4 = fmul float %a_load_35, %b_load_416" [./math_functions.h:24]   --->   Operation 224 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [3/3] (8.28ns)   --->   "%tmp_5 = fmul float %a_load_36, %b_load_417" [./math_functions.h:24]   --->   Operation 225 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln19_417 = or i7 %tmp_543, 10" [./math_functions.h:19]   --->   Operation 226 'or' 'or_ln19_417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_553 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_417)" [./math_functions.h:19]   --->   Operation 227 'bitconcatenate' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%b_addr_41 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_553" [./math_functions.h:19]   --->   Operation 228 'getelementptr' 'b_addr_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln19_418 = or i7 %tmp_543, 11" [./math_functions.h:19]   --->   Operation 229 'or' 'or_ln19_418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_554 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_418)" [./math_functions.h:19]   --->   Operation 230 'bitconcatenate' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%b_addr_42 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_554" [./math_functions.h:19]   --->   Operation 231 'getelementptr' 'b_addr_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/2] (1.35ns)   --->   "%a_load_39 = load float* %a_addr_39, align 4" [./math_functions.h:15]   --->   Operation 232 'load' 'a_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 233 [1/2] (1.35ns)   --->   "%a_load_40 = load float* %a_addr_40, align 4" [./math_functions.h:15]   --->   Operation 233 'load' 'a_load_40' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%a_addr_41 = getelementptr [128 x float]* %a, i64 0, i64 10" [./math_functions.h:15]   --->   Operation 234 'getelementptr' 'a_addr_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [2/2] (1.35ns)   --->   "%a_load_41 = load float* %a_addr_41, align 4" [./math_functions.h:15]   --->   Operation 235 'load' 'a_load_41' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%a_addr_42 = getelementptr [128 x float]* %a, i64 0, i64 11" [./math_functions.h:15]   --->   Operation 236 'getelementptr' 'a_addr_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [2/2] (1.35ns)   --->   "%a_load_42 = load float* %a_addr_42, align 4" [./math_functions.h:15]   --->   Operation 237 'load' 'a_load_42' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 238 [1/2] (1.35ns)   --->   "%b_load_420 = load float* %b_addr_39, align 4" [./math_functions.h:19]   --->   Operation 238 'load' 'b_load_420' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 239 [1/2] (1.35ns)   --->   "%b_load_421 = load float* %b_addr_40, align 4" [./math_functions.h:19]   --->   Operation 239 'load' 'b_load_421' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 240 [2/2] (1.35ns)   --->   "%b_load_422 = load float* %b_addr_41, align 4" [./math_functions.h:19]   --->   Operation 240 'load' 'b_load_422' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 241 [2/2] (1.35ns)   --->   "%b_load_423 = load float* %b_addr_42, align 4" [./math_functions.h:19]   --->   Operation 241 'load' 'b_load_423' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 242 [4/4] (7.71ns)   --->   "%product = fadd float %tmp, 0.000000e+00" [./math_functions.h:24]   --->   Operation 242 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %a_load_33, %b_load_414" [./math_functions.h:24]   --->   Operation 243 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/3] (8.28ns)   --->   "%tmp_3 = fmul float %a_load_34, %b_load_415" [./math_functions.h:24]   --->   Operation 244 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [2/3] (8.28ns)   --->   "%tmp_4 = fmul float %a_load_35, %b_load_416" [./math_functions.h:24]   --->   Operation 245 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [2/3] (8.28ns)   --->   "%tmp_5 = fmul float %a_load_36, %b_load_417" [./math_functions.h:24]   --->   Operation 246 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [3/3] (8.28ns)   --->   "%tmp_6 = fmul float %a_load_37, %b_load_418" [./math_functions.h:24]   --->   Operation 247 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %a_load_38, %b_load_419" [./math_functions.h:24]   --->   Operation 248 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln19_419 = or i7 %tmp_543, 12" [./math_functions.h:19]   --->   Operation 249 'or' 'or_ln19_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_555 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_419)" [./math_functions.h:19]   --->   Operation 250 'bitconcatenate' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%b_addr_43 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_555" [./math_functions.h:19]   --->   Operation 251 'getelementptr' 'b_addr_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln19_420 = or i7 %tmp_543, 13" [./math_functions.h:19]   --->   Operation 252 'or' 'or_ln19_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_556 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_420)" [./math_functions.h:19]   --->   Operation 253 'bitconcatenate' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%b_addr_44 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_556" [./math_functions.h:19]   --->   Operation 254 'getelementptr' 'b_addr_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/2] (1.35ns)   --->   "%a_load_41 = load float* %a_addr_41, align 4" [./math_functions.h:15]   --->   Operation 255 'load' 'a_load_41' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 256 [1/2] (1.35ns)   --->   "%a_load_42 = load float* %a_addr_42, align 4" [./math_functions.h:15]   --->   Operation 256 'load' 'a_load_42' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%a_addr_43 = getelementptr [128 x float]* %a, i64 0, i64 12" [./math_functions.h:15]   --->   Operation 257 'getelementptr' 'a_addr_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [2/2] (1.35ns)   --->   "%a_load_43 = load float* %a_addr_43, align 4" [./math_functions.h:15]   --->   Operation 258 'load' 'a_load_43' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%a_addr_44 = getelementptr [128 x float]* %a, i64 0, i64 13" [./math_functions.h:15]   --->   Operation 259 'getelementptr' 'a_addr_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [2/2] (1.35ns)   --->   "%a_load_44 = load float* %a_addr_44, align 4" [./math_functions.h:15]   --->   Operation 260 'load' 'a_load_44' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 261 [1/2] (1.35ns)   --->   "%b_load_422 = load float* %b_addr_41, align 4" [./math_functions.h:19]   --->   Operation 261 'load' 'b_load_422' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 262 [1/2] (1.35ns)   --->   "%b_load_423 = load float* %b_addr_42, align 4" [./math_functions.h:19]   --->   Operation 262 'load' 'b_load_423' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 263 [2/2] (1.35ns)   --->   "%b_load_424 = load float* %b_addr_43, align 4" [./math_functions.h:19]   --->   Operation 263 'load' 'b_load_424' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 264 [2/2] (1.35ns)   --->   "%b_load_425 = load float* %b_addr_44, align 4" [./math_functions.h:19]   --->   Operation 264 'load' 'b_load_425' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 265 [3/4] (7.71ns)   --->   "%product = fadd float %tmp, 0.000000e+00" [./math_functions.h:24]   --->   Operation 265 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/3] (8.28ns)   --->   "%tmp_4 = fmul float %a_load_35, %b_load_416" [./math_functions.h:24]   --->   Operation 266 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/3] (8.28ns)   --->   "%tmp_5 = fmul float %a_load_36, %b_load_417" [./math_functions.h:24]   --->   Operation 267 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [2/3] (8.28ns)   --->   "%tmp_6 = fmul float %a_load_37, %b_load_418" [./math_functions.h:24]   --->   Operation 268 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %a_load_38, %b_load_419" [./math_functions.h:24]   --->   Operation 269 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %a_load_39, %b_load_420" [./math_functions.h:24]   --->   Operation 270 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [3/3] (8.28ns)   --->   "%tmp_9 = fmul float %a_load_40, %b_load_421" [./math_functions.h:24]   --->   Operation 271 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln19_421 = or i7 %tmp_543, 14" [./math_functions.h:19]   --->   Operation 272 'or' 'or_ln19_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_557 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_421)" [./math_functions.h:19]   --->   Operation 273 'bitconcatenate' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%b_addr_45 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_557" [./math_functions.h:19]   --->   Operation 274 'getelementptr' 'b_addr_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln19_422 = or i7 %tmp_543, 15" [./math_functions.h:19]   --->   Operation 275 'or' 'or_ln19_422' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_558 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_422)" [./math_functions.h:19]   --->   Operation 276 'bitconcatenate' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%b_addr_46 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_558" [./math_functions.h:19]   --->   Operation 277 'getelementptr' 'b_addr_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/2] (1.35ns)   --->   "%a_load_43 = load float* %a_addr_43, align 4" [./math_functions.h:15]   --->   Operation 278 'load' 'a_load_43' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 279 [1/2] (1.35ns)   --->   "%a_load_44 = load float* %a_addr_44, align 4" [./math_functions.h:15]   --->   Operation 279 'load' 'a_load_44' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%a_addr_45 = getelementptr [128 x float]* %a, i64 0, i64 14" [./math_functions.h:15]   --->   Operation 280 'getelementptr' 'a_addr_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [2/2] (1.35ns)   --->   "%a_load_45 = load float* %a_addr_45, align 4" [./math_functions.h:15]   --->   Operation 281 'load' 'a_load_45' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%a_addr_46 = getelementptr [128 x float]* %a, i64 0, i64 15" [./math_functions.h:15]   --->   Operation 282 'getelementptr' 'a_addr_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [2/2] (1.35ns)   --->   "%a_load_46 = load float* %a_addr_46, align 4" [./math_functions.h:15]   --->   Operation 283 'load' 'a_load_46' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 284 [1/2] (1.35ns)   --->   "%b_load_424 = load float* %b_addr_43, align 4" [./math_functions.h:19]   --->   Operation 284 'load' 'b_load_424' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 285 [1/2] (1.35ns)   --->   "%b_load_425 = load float* %b_addr_44, align 4" [./math_functions.h:19]   --->   Operation 285 'load' 'b_load_425' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 286 [2/2] (1.35ns)   --->   "%b_load_426 = load float* %b_addr_45, align 4" [./math_functions.h:19]   --->   Operation 286 'load' 'b_load_426' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 287 [2/2] (1.35ns)   --->   "%b_load_427 = load float* %b_addr_46, align 4" [./math_functions.h:19]   --->   Operation 287 'load' 'b_load_427' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 288 [2/4] (7.71ns)   --->   "%product = fadd float %tmp, 0.000000e+00" [./math_functions.h:24]   --->   Operation 288 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/3] (8.28ns)   --->   "%tmp_6 = fmul float %a_load_37, %b_load_418" [./math_functions.h:24]   --->   Operation 289 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %a_load_38, %b_load_419" [./math_functions.h:24]   --->   Operation 290 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %a_load_39, %b_load_420" [./math_functions.h:24]   --->   Operation 291 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [2/3] (8.28ns)   --->   "%tmp_9 = fmul float %a_load_40, %b_load_421" [./math_functions.h:24]   --->   Operation 292 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [3/3] (8.28ns)   --->   "%tmp_10 = fmul float %a_load_41, %b_load_422" [./math_functions.h:24]   --->   Operation 293 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [3/3] (8.28ns)   --->   "%tmp_11 = fmul float %a_load_42, %b_load_423" [./math_functions.h:24]   --->   Operation 294 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.28>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln19_423 = or i7 %tmp_543, 16" [./math_functions.h:19]   --->   Operation 295 'or' 'or_ln19_423' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_559 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_423)" [./math_functions.h:19]   --->   Operation 296 'bitconcatenate' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%b_addr_47 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_559" [./math_functions.h:19]   --->   Operation 297 'getelementptr' 'b_addr_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln19_424 = or i7 %tmp_543, 17" [./math_functions.h:19]   --->   Operation 298 'or' 'or_ln19_424' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_560 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_424)" [./math_functions.h:19]   --->   Operation 299 'bitconcatenate' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%b_addr_48 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_560" [./math_functions.h:19]   --->   Operation 300 'getelementptr' 'b_addr_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/2] (1.35ns)   --->   "%a_load_45 = load float* %a_addr_45, align 4" [./math_functions.h:15]   --->   Operation 301 'load' 'a_load_45' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 302 [1/2] (1.35ns)   --->   "%a_load_46 = load float* %a_addr_46, align 4" [./math_functions.h:15]   --->   Operation 302 'load' 'a_load_46' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%a_addr_47 = getelementptr [128 x float]* %a, i64 0, i64 16" [./math_functions.h:15]   --->   Operation 303 'getelementptr' 'a_addr_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [2/2] (1.35ns)   --->   "%a_load_47 = load float* %a_addr_47, align 4" [./math_functions.h:15]   --->   Operation 304 'load' 'a_load_47' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%a_addr_48 = getelementptr [128 x float]* %a, i64 0, i64 17" [./math_functions.h:15]   --->   Operation 305 'getelementptr' 'a_addr_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [2/2] (1.35ns)   --->   "%a_load_48 = load float* %a_addr_48, align 4" [./math_functions.h:15]   --->   Operation 306 'load' 'a_load_48' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 307 [1/2] (1.35ns)   --->   "%b_load_426 = load float* %b_addr_45, align 4" [./math_functions.h:19]   --->   Operation 307 'load' 'b_load_426' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 308 [1/2] (1.35ns)   --->   "%b_load_427 = load float* %b_addr_46, align 4" [./math_functions.h:19]   --->   Operation 308 'load' 'b_load_427' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 309 [2/2] (1.35ns)   --->   "%b_load_428 = load float* %b_addr_47, align 4" [./math_functions.h:19]   --->   Operation 309 'load' 'b_load_428' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 310 [2/2] (1.35ns)   --->   "%b_load_429 = load float* %b_addr_48, align 4" [./math_functions.h:19]   --->   Operation 310 'load' 'b_load_429' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 311 [1/4] (7.71ns)   --->   "%product = fadd float %tmp, 0.000000e+00" [./math_functions.h:24]   --->   Operation 311 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %a_load_39, %b_load_420" [./math_functions.h:24]   --->   Operation 312 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/3] (8.28ns)   --->   "%tmp_9 = fmul float %a_load_40, %b_load_421" [./math_functions.h:24]   --->   Operation 313 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [2/3] (8.28ns)   --->   "%tmp_10 = fmul float %a_load_41, %b_load_422" [./math_functions.h:24]   --->   Operation 314 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [2/3] (8.28ns)   --->   "%tmp_11 = fmul float %a_load_42, %b_load_423" [./math_functions.h:24]   --->   Operation 315 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [3/3] (8.28ns)   --->   "%tmp_12 = fmul float %a_load_43, %b_load_424" [./math_functions.h:24]   --->   Operation 316 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [3/3] (8.28ns)   --->   "%tmp_13 = fmul float %a_load_44, %b_load_425" [./math_functions.h:24]   --->   Operation 317 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.28>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln19_425 = or i7 %tmp_543, 18" [./math_functions.h:19]   --->   Operation 318 'or' 'or_ln19_425' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_561 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_425)" [./math_functions.h:19]   --->   Operation 319 'bitconcatenate' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%b_addr_49 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_561" [./math_functions.h:19]   --->   Operation 320 'getelementptr' 'b_addr_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln19_426 = or i7 %tmp_543, 19" [./math_functions.h:19]   --->   Operation 321 'or' 'or_ln19_426' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_562 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_426)" [./math_functions.h:19]   --->   Operation 322 'bitconcatenate' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%b_addr_50 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_562" [./math_functions.h:19]   --->   Operation 323 'getelementptr' 'b_addr_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/2] (1.35ns)   --->   "%a_load_47 = load float* %a_addr_47, align 4" [./math_functions.h:15]   --->   Operation 324 'load' 'a_load_47' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 325 [1/2] (1.35ns)   --->   "%a_load_48 = load float* %a_addr_48, align 4" [./math_functions.h:15]   --->   Operation 325 'load' 'a_load_48' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%a_addr_49 = getelementptr [128 x float]* %a, i64 0, i64 18" [./math_functions.h:15]   --->   Operation 326 'getelementptr' 'a_addr_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [2/2] (1.35ns)   --->   "%a_load_49 = load float* %a_addr_49, align 4" [./math_functions.h:15]   --->   Operation 327 'load' 'a_load_49' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%a_addr_50 = getelementptr [128 x float]* %a, i64 0, i64 19" [./math_functions.h:15]   --->   Operation 328 'getelementptr' 'a_addr_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [2/2] (1.35ns)   --->   "%a_load_50 = load float* %a_addr_50, align 4" [./math_functions.h:15]   --->   Operation 329 'load' 'a_load_50' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 330 [1/2] (1.35ns)   --->   "%b_load_428 = load float* %b_addr_47, align 4" [./math_functions.h:19]   --->   Operation 330 'load' 'b_load_428' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 331 [1/2] (1.35ns)   --->   "%b_load_429 = load float* %b_addr_48, align 4" [./math_functions.h:19]   --->   Operation 331 'load' 'b_load_429' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 332 [2/2] (1.35ns)   --->   "%b_load_430 = load float* %b_addr_49, align 4" [./math_functions.h:19]   --->   Operation 332 'load' 'b_load_430' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 333 [2/2] (1.35ns)   --->   "%b_load_431 = load float* %b_addr_50, align 4" [./math_functions.h:19]   --->   Operation 333 'load' 'b_load_431' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_10 : Operation 334 [4/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [./math_functions.h:24]   --->   Operation 334 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/3] (8.28ns)   --->   "%tmp_10 = fmul float %a_load_41, %b_load_422" [./math_functions.h:24]   --->   Operation 335 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 336 [1/3] (8.28ns)   --->   "%tmp_11 = fmul float %a_load_42, %b_load_423" [./math_functions.h:24]   --->   Operation 336 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [2/3] (8.28ns)   --->   "%tmp_12 = fmul float %a_load_43, %b_load_424" [./math_functions.h:24]   --->   Operation 337 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 338 [2/3] (8.28ns)   --->   "%tmp_13 = fmul float %a_load_44, %b_load_425" [./math_functions.h:24]   --->   Operation 338 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [3/3] (8.28ns)   --->   "%tmp_14 = fmul float %a_load_45, %b_load_426" [./math_functions.h:24]   --->   Operation 339 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [3/3] (8.28ns)   --->   "%tmp_15 = fmul float %a_load_46, %b_load_427" [./math_functions.h:24]   --->   Operation 340 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.28>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln19_427 = or i7 %tmp_543, 20" [./math_functions.h:19]   --->   Operation 341 'or' 'or_ln19_427' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_563 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_427)" [./math_functions.h:19]   --->   Operation 342 'bitconcatenate' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%b_addr_51 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_563" [./math_functions.h:19]   --->   Operation 343 'getelementptr' 'b_addr_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln19_428 = or i7 %tmp_543, 21" [./math_functions.h:19]   --->   Operation 344 'or' 'or_ln19_428' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_564 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_428)" [./math_functions.h:19]   --->   Operation 345 'bitconcatenate' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%b_addr_52 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_564" [./math_functions.h:19]   --->   Operation 346 'getelementptr' 'b_addr_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/2] (1.35ns)   --->   "%a_load_49 = load float* %a_addr_49, align 4" [./math_functions.h:15]   --->   Operation 347 'load' 'a_load_49' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 348 [1/2] (1.35ns)   --->   "%a_load_50 = load float* %a_addr_50, align 4" [./math_functions.h:15]   --->   Operation 348 'load' 'a_load_50' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%a_addr_51 = getelementptr [128 x float]* %a, i64 0, i64 20" [./math_functions.h:15]   --->   Operation 349 'getelementptr' 'a_addr_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [2/2] (1.35ns)   --->   "%a_load_51 = load float* %a_addr_51, align 4" [./math_functions.h:15]   --->   Operation 350 'load' 'a_load_51' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%a_addr_52 = getelementptr [128 x float]* %a, i64 0, i64 21" [./math_functions.h:15]   --->   Operation 351 'getelementptr' 'a_addr_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [2/2] (1.35ns)   --->   "%a_load_52 = load float* %a_addr_52, align 4" [./math_functions.h:15]   --->   Operation 352 'load' 'a_load_52' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 353 [1/2] (1.35ns)   --->   "%b_load_430 = load float* %b_addr_49, align 4" [./math_functions.h:19]   --->   Operation 353 'load' 'b_load_430' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 354 [1/2] (1.35ns)   --->   "%b_load_431 = load float* %b_addr_50, align 4" [./math_functions.h:19]   --->   Operation 354 'load' 'b_load_431' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 355 [2/2] (1.35ns)   --->   "%b_load_432 = load float* %b_addr_51, align 4" [./math_functions.h:19]   --->   Operation 355 'load' 'b_load_432' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 356 [2/2] (1.35ns)   --->   "%b_load_433 = load float* %b_addr_52, align 4" [./math_functions.h:19]   --->   Operation 356 'load' 'b_load_433' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 357 [3/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [./math_functions.h:24]   --->   Operation 357 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/3] (8.28ns)   --->   "%tmp_12 = fmul float %a_load_43, %b_load_424" [./math_functions.h:24]   --->   Operation 358 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/3] (8.28ns)   --->   "%tmp_13 = fmul float %a_load_44, %b_load_425" [./math_functions.h:24]   --->   Operation 359 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [2/3] (8.28ns)   --->   "%tmp_14 = fmul float %a_load_45, %b_load_426" [./math_functions.h:24]   --->   Operation 360 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [2/3] (8.28ns)   --->   "%tmp_15 = fmul float %a_load_46, %b_load_427" [./math_functions.h:24]   --->   Operation 361 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [3/3] (8.28ns)   --->   "%tmp_16 = fmul float %a_load_47, %b_load_428" [./math_functions.h:24]   --->   Operation 362 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [3/3] (8.28ns)   --->   "%tmp_17 = fmul float %a_load_48, %b_load_429" [./math_functions.h:24]   --->   Operation 363 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln19_429 = or i7 %tmp_543, 22" [./math_functions.h:19]   --->   Operation 364 'or' 'or_ln19_429' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_565 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_429)" [./math_functions.h:19]   --->   Operation 365 'bitconcatenate' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%b_addr_53 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_565" [./math_functions.h:19]   --->   Operation 366 'getelementptr' 'b_addr_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln19_430 = or i7 %tmp_543, 23" [./math_functions.h:19]   --->   Operation 367 'or' 'or_ln19_430' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_566 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_430)" [./math_functions.h:19]   --->   Operation 368 'bitconcatenate' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%b_addr_54 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_566" [./math_functions.h:19]   --->   Operation 369 'getelementptr' 'b_addr_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/2] (1.35ns)   --->   "%a_load_51 = load float* %a_addr_51, align 4" [./math_functions.h:15]   --->   Operation 370 'load' 'a_load_51' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 371 [1/2] (1.35ns)   --->   "%a_load_52 = load float* %a_addr_52, align 4" [./math_functions.h:15]   --->   Operation 371 'load' 'a_load_52' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%a_addr_53 = getelementptr [128 x float]* %a, i64 0, i64 22" [./math_functions.h:15]   --->   Operation 372 'getelementptr' 'a_addr_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [2/2] (1.35ns)   --->   "%a_load_53 = load float* %a_addr_53, align 4" [./math_functions.h:15]   --->   Operation 373 'load' 'a_load_53' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%a_addr_54 = getelementptr [128 x float]* %a, i64 0, i64 23" [./math_functions.h:15]   --->   Operation 374 'getelementptr' 'a_addr_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [2/2] (1.35ns)   --->   "%a_load_54 = load float* %a_addr_54, align 4" [./math_functions.h:15]   --->   Operation 375 'load' 'a_load_54' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 376 [1/2] (1.35ns)   --->   "%b_load_432 = load float* %b_addr_51, align 4" [./math_functions.h:19]   --->   Operation 376 'load' 'b_load_432' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 377 [1/2] (1.35ns)   --->   "%b_load_433 = load float* %b_addr_52, align 4" [./math_functions.h:19]   --->   Operation 377 'load' 'b_load_433' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 378 [2/2] (1.35ns)   --->   "%b_load_434 = load float* %b_addr_53, align 4" [./math_functions.h:19]   --->   Operation 378 'load' 'b_load_434' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 379 [2/2] (1.35ns)   --->   "%b_load_435 = load float* %b_addr_54, align 4" [./math_functions.h:19]   --->   Operation 379 'load' 'b_load_435' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 380 [2/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [./math_functions.h:24]   --->   Operation 380 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/3] (8.28ns)   --->   "%tmp_14 = fmul float %a_load_45, %b_load_426" [./math_functions.h:24]   --->   Operation 381 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [1/3] (8.28ns)   --->   "%tmp_15 = fmul float %a_load_46, %b_load_427" [./math_functions.h:24]   --->   Operation 382 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [2/3] (8.28ns)   --->   "%tmp_16 = fmul float %a_load_47, %b_load_428" [./math_functions.h:24]   --->   Operation 383 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [2/3] (8.28ns)   --->   "%tmp_17 = fmul float %a_load_48, %b_load_429" [./math_functions.h:24]   --->   Operation 384 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [3/3] (8.28ns)   --->   "%tmp_18 = fmul float %a_load_49, %b_load_430" [./math_functions.h:24]   --->   Operation 385 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [3/3] (8.28ns)   --->   "%tmp_19 = fmul float %a_load_50, %b_load_431" [./math_functions.h:24]   --->   Operation 386 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.28>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%or_ln19_431 = or i7 %tmp_543, 24" [./math_functions.h:19]   --->   Operation 387 'or' 'or_ln19_431' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_567 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_431)" [./math_functions.h:19]   --->   Operation 388 'bitconcatenate' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%b_addr_55 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_567" [./math_functions.h:19]   --->   Operation 389 'getelementptr' 'b_addr_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln19_432 = or i7 %tmp_543, 25" [./math_functions.h:19]   --->   Operation 390 'or' 'or_ln19_432' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_568 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_432)" [./math_functions.h:19]   --->   Operation 391 'bitconcatenate' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 392 [1/1] (0.00ns)   --->   "%b_addr_56 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_568" [./math_functions.h:19]   --->   Operation 392 'getelementptr' 'b_addr_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 393 [1/2] (1.35ns)   --->   "%a_load_53 = load float* %a_addr_53, align 4" [./math_functions.h:15]   --->   Operation 393 'load' 'a_load_53' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 394 [1/2] (1.35ns)   --->   "%a_load_54 = load float* %a_addr_54, align 4" [./math_functions.h:15]   --->   Operation 394 'load' 'a_load_54' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%a_addr_55 = getelementptr [128 x float]* %a, i64 0, i64 24" [./math_functions.h:15]   --->   Operation 395 'getelementptr' 'a_addr_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 396 [2/2] (1.35ns)   --->   "%a_load_55 = load float* %a_addr_55, align 4" [./math_functions.h:15]   --->   Operation 396 'load' 'a_load_55' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%a_addr_56 = getelementptr [128 x float]* %a, i64 0, i64 25" [./math_functions.h:15]   --->   Operation 397 'getelementptr' 'a_addr_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 398 [2/2] (1.35ns)   --->   "%a_load_56 = load float* %a_addr_56, align 4" [./math_functions.h:15]   --->   Operation 398 'load' 'a_load_56' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 399 [1/2] (1.35ns)   --->   "%b_load_434 = load float* %b_addr_53, align 4" [./math_functions.h:19]   --->   Operation 399 'load' 'b_load_434' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 400 [1/2] (1.35ns)   --->   "%b_load_435 = load float* %b_addr_54, align 4" [./math_functions.h:19]   --->   Operation 400 'load' 'b_load_435' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 401 [2/2] (1.35ns)   --->   "%b_load_436 = load float* %b_addr_55, align 4" [./math_functions.h:19]   --->   Operation 401 'load' 'b_load_436' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 402 [2/2] (1.35ns)   --->   "%b_load_437 = load float* %b_addr_56, align 4" [./math_functions.h:19]   --->   Operation 402 'load' 'b_load_437' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 403 [1/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [./math_functions.h:24]   --->   Operation 403 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/3] (8.28ns)   --->   "%tmp_16 = fmul float %a_load_47, %b_load_428" [./math_functions.h:24]   --->   Operation 404 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/3] (8.28ns)   --->   "%tmp_17 = fmul float %a_load_48, %b_load_429" [./math_functions.h:24]   --->   Operation 405 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [2/3] (8.28ns)   --->   "%tmp_18 = fmul float %a_load_49, %b_load_430" [./math_functions.h:24]   --->   Operation 406 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [2/3] (8.28ns)   --->   "%tmp_19 = fmul float %a_load_50, %b_load_431" [./math_functions.h:24]   --->   Operation 407 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [3/3] (8.28ns)   --->   "%tmp_20 = fmul float %a_load_51, %b_load_432" [./math_functions.h:24]   --->   Operation 408 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [3/3] (8.28ns)   --->   "%tmp_21 = fmul float %a_load_52, %b_load_433" [./math_functions.h:24]   --->   Operation 409 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.28>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln19_433 = or i7 %tmp_543, 26" [./math_functions.h:19]   --->   Operation 410 'or' 'or_ln19_433' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_569 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_433)" [./math_functions.h:19]   --->   Operation 411 'bitconcatenate' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%b_addr_57 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_569" [./math_functions.h:19]   --->   Operation 412 'getelementptr' 'b_addr_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln19_434 = or i7 %tmp_543, 27" [./math_functions.h:19]   --->   Operation 413 'or' 'or_ln19_434' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_570 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_434)" [./math_functions.h:19]   --->   Operation 414 'bitconcatenate' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%b_addr_58 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_570" [./math_functions.h:19]   --->   Operation 415 'getelementptr' 'b_addr_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 416 [1/2] (1.35ns)   --->   "%a_load_55 = load float* %a_addr_55, align 4" [./math_functions.h:15]   --->   Operation 416 'load' 'a_load_55' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 417 [1/2] (1.35ns)   --->   "%a_load_56 = load float* %a_addr_56, align 4" [./math_functions.h:15]   --->   Operation 417 'load' 'a_load_56' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%a_addr_57 = getelementptr [128 x float]* %a, i64 0, i64 26" [./math_functions.h:15]   --->   Operation 418 'getelementptr' 'a_addr_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 419 [2/2] (1.35ns)   --->   "%a_load_57 = load float* %a_addr_57, align 4" [./math_functions.h:15]   --->   Operation 419 'load' 'a_load_57' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%a_addr_58 = getelementptr [128 x float]* %a, i64 0, i64 27" [./math_functions.h:15]   --->   Operation 420 'getelementptr' 'a_addr_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [2/2] (1.35ns)   --->   "%a_load_58 = load float* %a_addr_58, align 4" [./math_functions.h:15]   --->   Operation 421 'load' 'a_load_58' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 422 [1/2] (1.35ns)   --->   "%b_load_436 = load float* %b_addr_55, align 4" [./math_functions.h:19]   --->   Operation 422 'load' 'b_load_436' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 423 [1/2] (1.35ns)   --->   "%b_load_437 = load float* %b_addr_56, align 4" [./math_functions.h:19]   --->   Operation 423 'load' 'b_load_437' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 424 [2/2] (1.35ns)   --->   "%b_load_438 = load float* %b_addr_57, align 4" [./math_functions.h:19]   --->   Operation 424 'load' 'b_load_438' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 425 [2/2] (1.35ns)   --->   "%b_load_439 = load float* %b_addr_58, align 4" [./math_functions.h:19]   --->   Operation 425 'load' 'b_load_439' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_14 : Operation 426 [4/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [./math_functions.h:24]   --->   Operation 426 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [1/3] (8.28ns)   --->   "%tmp_18 = fmul float %a_load_49, %b_load_430" [./math_functions.h:24]   --->   Operation 427 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/3] (8.28ns)   --->   "%tmp_19 = fmul float %a_load_50, %b_load_431" [./math_functions.h:24]   --->   Operation 428 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [2/3] (8.28ns)   --->   "%tmp_20 = fmul float %a_load_51, %b_load_432" [./math_functions.h:24]   --->   Operation 429 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 430 [2/3] (8.28ns)   --->   "%tmp_21 = fmul float %a_load_52, %b_load_433" [./math_functions.h:24]   --->   Operation 430 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [3/3] (8.28ns)   --->   "%tmp_22 = fmul float %a_load_53, %b_load_434" [./math_functions.h:24]   --->   Operation 431 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 432 [3/3] (8.28ns)   --->   "%tmp_23 = fmul float %a_load_54, %b_load_435" [./math_functions.h:24]   --->   Operation 432 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.28>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln19_435 = or i7 %tmp_543, 28" [./math_functions.h:19]   --->   Operation 433 'or' 'or_ln19_435' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_571 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_435)" [./math_functions.h:19]   --->   Operation 434 'bitconcatenate' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%b_addr_59 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_571" [./math_functions.h:19]   --->   Operation 435 'getelementptr' 'b_addr_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln19_436 = or i7 %tmp_543, 29" [./math_functions.h:19]   --->   Operation 436 'or' 'or_ln19_436' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_572 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_436)" [./math_functions.h:19]   --->   Operation 437 'bitconcatenate' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%b_addr_60 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_572" [./math_functions.h:19]   --->   Operation 438 'getelementptr' 'b_addr_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 439 [1/2] (1.35ns)   --->   "%a_load_57 = load float* %a_addr_57, align 4" [./math_functions.h:15]   --->   Operation 439 'load' 'a_load_57' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 440 [1/2] (1.35ns)   --->   "%a_load_58 = load float* %a_addr_58, align 4" [./math_functions.h:15]   --->   Operation 440 'load' 'a_load_58' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 441 [1/1] (0.00ns)   --->   "%a_addr_59 = getelementptr [128 x float]* %a, i64 0, i64 28" [./math_functions.h:15]   --->   Operation 441 'getelementptr' 'a_addr_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 442 [2/2] (1.35ns)   --->   "%a_load_59 = load float* %a_addr_59, align 4" [./math_functions.h:15]   --->   Operation 442 'load' 'a_load_59' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%a_addr_60 = getelementptr [128 x float]* %a, i64 0, i64 29" [./math_functions.h:15]   --->   Operation 443 'getelementptr' 'a_addr_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 444 [2/2] (1.35ns)   --->   "%a_load_60 = load float* %a_addr_60, align 4" [./math_functions.h:15]   --->   Operation 444 'load' 'a_load_60' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 445 [1/2] (1.35ns)   --->   "%b_load_438 = load float* %b_addr_57, align 4" [./math_functions.h:19]   --->   Operation 445 'load' 'b_load_438' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 446 [1/2] (1.35ns)   --->   "%b_load_439 = load float* %b_addr_58, align 4" [./math_functions.h:19]   --->   Operation 446 'load' 'b_load_439' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 447 [2/2] (1.35ns)   --->   "%b_load_440 = load float* %b_addr_59, align 4" [./math_functions.h:19]   --->   Operation 447 'load' 'b_load_440' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 448 [2/2] (1.35ns)   --->   "%b_load_441 = load float* %b_addr_60, align 4" [./math_functions.h:19]   --->   Operation 448 'load' 'b_load_441' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_15 : Operation 449 [3/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [./math_functions.h:24]   --->   Operation 449 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 450 [1/3] (8.28ns)   --->   "%tmp_20 = fmul float %a_load_51, %b_load_432" [./math_functions.h:24]   --->   Operation 450 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 451 [1/3] (8.28ns)   --->   "%tmp_21 = fmul float %a_load_52, %b_load_433" [./math_functions.h:24]   --->   Operation 451 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 452 [2/3] (8.28ns)   --->   "%tmp_22 = fmul float %a_load_53, %b_load_434" [./math_functions.h:24]   --->   Operation 452 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 453 [2/3] (8.28ns)   --->   "%tmp_23 = fmul float %a_load_54, %b_load_435" [./math_functions.h:24]   --->   Operation 453 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [3/3] (8.28ns)   --->   "%tmp_24 = fmul float %a_load_55, %b_load_436" [./math_functions.h:24]   --->   Operation 454 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 455 [3/3] (8.28ns)   --->   "%tmp_25 = fmul float %a_load_56, %b_load_437" [./math_functions.h:24]   --->   Operation 455 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.28>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln19_437 = or i7 %tmp_543, 30" [./math_functions.h:19]   --->   Operation 456 'or' 'or_ln19_437' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_573 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_437)" [./math_functions.h:19]   --->   Operation 457 'bitconcatenate' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%b_addr_61 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_573" [./math_functions.h:19]   --->   Operation 458 'getelementptr' 'b_addr_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln19_438 = or i7 %tmp_543, 31" [./math_functions.h:19]   --->   Operation 459 'or' 'or_ln19_438' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_574 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_438)" [./math_functions.h:19]   --->   Operation 460 'bitconcatenate' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%b_addr_62 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_574" [./math_functions.h:19]   --->   Operation 461 'getelementptr' 'b_addr_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 462 [1/2] (1.35ns)   --->   "%a_load_59 = load float* %a_addr_59, align 4" [./math_functions.h:15]   --->   Operation 462 'load' 'a_load_59' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 463 [1/2] (1.35ns)   --->   "%a_load_60 = load float* %a_addr_60, align 4" [./math_functions.h:15]   --->   Operation 463 'load' 'a_load_60' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 464 [1/1] (0.00ns)   --->   "%a_addr_61 = getelementptr [128 x float]* %a, i64 0, i64 30" [./math_functions.h:15]   --->   Operation 464 'getelementptr' 'a_addr_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 465 [2/2] (1.35ns)   --->   "%a_load_61 = load float* %a_addr_61, align 4" [./math_functions.h:15]   --->   Operation 465 'load' 'a_load_61' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 466 [1/1] (0.00ns)   --->   "%a_addr_62 = getelementptr [128 x float]* %a, i64 0, i64 31" [./math_functions.h:15]   --->   Operation 466 'getelementptr' 'a_addr_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 467 [2/2] (1.35ns)   --->   "%a_load_62 = load float* %a_addr_62, align 4" [./math_functions.h:15]   --->   Operation 467 'load' 'a_load_62' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 468 [1/2] (1.35ns)   --->   "%b_load_440 = load float* %b_addr_59, align 4" [./math_functions.h:19]   --->   Operation 468 'load' 'b_load_440' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 469 [1/2] (1.35ns)   --->   "%b_load_441 = load float* %b_addr_60, align 4" [./math_functions.h:19]   --->   Operation 469 'load' 'b_load_441' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 470 [2/2] (1.35ns)   --->   "%b_load_442 = load float* %b_addr_61, align 4" [./math_functions.h:19]   --->   Operation 470 'load' 'b_load_442' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 471 [2/2] (1.35ns)   --->   "%b_load_443 = load float* %b_addr_62, align 4" [./math_functions.h:19]   --->   Operation 471 'load' 'b_load_443' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_16 : Operation 472 [2/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [./math_functions.h:24]   --->   Operation 472 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [1/3] (8.28ns)   --->   "%tmp_22 = fmul float %a_load_53, %b_load_434" [./math_functions.h:24]   --->   Operation 473 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 474 [1/3] (8.28ns)   --->   "%tmp_23 = fmul float %a_load_54, %b_load_435" [./math_functions.h:24]   --->   Operation 474 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 475 [2/3] (8.28ns)   --->   "%tmp_24 = fmul float %a_load_55, %b_load_436" [./math_functions.h:24]   --->   Operation 475 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 476 [2/3] (8.28ns)   --->   "%tmp_25 = fmul float %a_load_56, %b_load_437" [./math_functions.h:24]   --->   Operation 476 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [3/3] (8.28ns)   --->   "%tmp_26 = fmul float %a_load_57, %b_load_438" [./math_functions.h:24]   --->   Operation 477 'fmul' 'tmp_26' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 478 [3/3] (8.28ns)   --->   "%tmp_27 = fmul float %a_load_58, %b_load_439" [./math_functions.h:24]   --->   Operation 478 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.28>
ST_17 : Operation 479 [1/2] (1.35ns)   --->   "%a_load_61 = load float* %a_addr_61, align 4" [./math_functions.h:15]   --->   Operation 479 'load' 'a_load_61' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_17 : Operation 480 [1/2] (1.35ns)   --->   "%a_load_62 = load float* %a_addr_62, align 4" [./math_functions.h:15]   --->   Operation 480 'load' 'a_load_62' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_17 : Operation 481 [1/2] (1.35ns)   --->   "%b_load_442 = load float* %b_addr_61, align 4" [./math_functions.h:19]   --->   Operation 481 'load' 'b_load_442' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_17 : Operation 482 [1/2] (1.35ns)   --->   "%b_load_443 = load float* %b_addr_62, align 4" [./math_functions.h:19]   --->   Operation 482 'load' 'b_load_443' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_17 : Operation 483 [1/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [./math_functions.h:24]   --->   Operation 483 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 484 [1/3] (8.28ns)   --->   "%tmp_24 = fmul float %a_load_55, %b_load_436" [./math_functions.h:24]   --->   Operation 484 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 485 [1/3] (8.28ns)   --->   "%tmp_25 = fmul float %a_load_56, %b_load_437" [./math_functions.h:24]   --->   Operation 485 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 486 [2/3] (8.28ns)   --->   "%tmp_26 = fmul float %a_load_57, %b_load_438" [./math_functions.h:24]   --->   Operation 486 'fmul' 'tmp_26' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 487 [2/3] (8.28ns)   --->   "%tmp_27 = fmul float %a_load_58, %b_load_439" [./math_functions.h:24]   --->   Operation 487 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 488 [3/3] (8.28ns)   --->   "%tmp_28 = fmul float %a_load_59, %b_load_440" [./math_functions.h:24]   --->   Operation 488 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 489 [3/3] (8.28ns)   --->   "%tmp_29 = fmul float %a_load_60, %b_load_441" [./math_functions.h:24]   --->   Operation 489 'fmul' 'tmp_29' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.28>
ST_18 : Operation 490 [4/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [./math_functions.h:24]   --->   Operation 490 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [1/3] (8.28ns)   --->   "%tmp_26 = fmul float %a_load_57, %b_load_438" [./math_functions.h:24]   --->   Operation 491 'fmul' 'tmp_26' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 492 [1/3] (8.28ns)   --->   "%tmp_27 = fmul float %a_load_58, %b_load_439" [./math_functions.h:24]   --->   Operation 492 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 493 [2/3] (8.28ns)   --->   "%tmp_28 = fmul float %a_load_59, %b_load_440" [./math_functions.h:24]   --->   Operation 493 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 494 [2/3] (8.28ns)   --->   "%tmp_29 = fmul float %a_load_60, %b_load_441" [./math_functions.h:24]   --->   Operation 494 'fmul' 'tmp_29' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 495 [3/3] (8.28ns)   --->   "%tmp_30 = fmul float %a_load_61, %b_load_442" [./math_functions.h:24]   --->   Operation 495 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 496 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %a_load_62, %b_load_443" [./math_functions.h:24]   --->   Operation 496 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.28>
ST_19 : Operation 497 [3/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [./math_functions.h:24]   --->   Operation 497 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 498 [1/3] (8.28ns)   --->   "%tmp_28 = fmul float %a_load_59, %b_load_440" [./math_functions.h:24]   --->   Operation 498 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 499 [1/3] (8.28ns)   --->   "%tmp_29 = fmul float %a_load_60, %b_load_441" [./math_functions.h:24]   --->   Operation 499 'fmul' 'tmp_29' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 500 [2/3] (8.28ns)   --->   "%tmp_30 = fmul float %a_load_61, %b_load_442" [./math_functions.h:24]   --->   Operation 500 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 501 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %a_load_62, %b_load_443" [./math_functions.h:24]   --->   Operation 501 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.28>
ST_20 : Operation 502 [2/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [./math_functions.h:24]   --->   Operation 502 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 503 [1/3] (8.28ns)   --->   "%tmp_30 = fmul float %a_load_61, %b_load_442" [./math_functions.h:24]   --->   Operation 503 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %a_load_62, %b_load_443" [./math_functions.h:24]   --->   Operation 504 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.71>
ST_21 : Operation 505 [1/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [./math_functions.h:24]   --->   Operation 505 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.71>
ST_22 : Operation 506 [4/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [./math_functions.h:24]   --->   Operation 506 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.71>
ST_23 : Operation 507 [3/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [./math_functions.h:24]   --->   Operation 507 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.71>
ST_24 : Operation 508 [2/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [./math_functions.h:24]   --->   Operation 508 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.71>
ST_25 : Operation 509 [1/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [./math_functions.h:24]   --->   Operation 509 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.71>
ST_26 : Operation 510 [4/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [./math_functions.h:24]   --->   Operation 510 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.71>
ST_27 : Operation 511 [3/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [./math_functions.h:24]   --->   Operation 511 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.71>
ST_28 : Operation 512 [2/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [./math_functions.h:24]   --->   Operation 512 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.71>
ST_29 : Operation 513 [1/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [./math_functions.h:24]   --->   Operation 513 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.71>
ST_30 : Operation 514 [4/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [./math_functions.h:24]   --->   Operation 514 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.71>
ST_31 : Operation 515 [3/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [./math_functions.h:24]   --->   Operation 515 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.71>
ST_32 : Operation 516 [2/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [./math_functions.h:24]   --->   Operation 516 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.71>
ST_33 : Operation 517 [1/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [./math_functions.h:24]   --->   Operation 517 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.71>
ST_34 : Operation 518 [4/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [./math_functions.h:24]   --->   Operation 518 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.71>
ST_35 : Operation 519 [3/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [./math_functions.h:24]   --->   Operation 519 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.71>
ST_36 : Operation 520 [2/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [./math_functions.h:24]   --->   Operation 520 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.71>
ST_37 : Operation 521 [1/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [./math_functions.h:24]   --->   Operation 521 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.71>
ST_39 : Operation 522 [4/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [./math_functions.h:24]   --->   Operation 522 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.71>
ST_40 : Operation 523 [3/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [./math_functions.h:24]   --->   Operation 523 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.71>
ST_41 : Operation 524 [2/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [./math_functions.h:24]   --->   Operation 524 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.71>
ST_42 : Operation 525 [1/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [./math_functions.h:24]   --->   Operation 525 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.71>
ST_43 : Operation 526 [4/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [./math_functions.h:24]   --->   Operation 526 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.71>
ST_44 : Operation 527 [3/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [./math_functions.h:24]   --->   Operation 527 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.71>
ST_45 : Operation 528 [2/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [./math_functions.h:24]   --->   Operation 528 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.71>
ST_46 : Operation 529 [1/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [./math_functions.h:24]   --->   Operation 529 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.71>
ST_47 : Operation 530 [4/4] (7.71ns)   --->   "%product_10 = fadd float %product_9, %tmp_10" [./math_functions.h:24]   --->   Operation 530 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.71>
ST_48 : Operation 531 [3/4] (7.71ns)   --->   "%product_10 = fadd float %product_9, %tmp_10" [./math_functions.h:24]   --->   Operation 531 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.71>
ST_49 : Operation 532 [2/4] (7.71ns)   --->   "%product_10 = fadd float %product_9, %tmp_10" [./math_functions.h:24]   --->   Operation 532 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.71>
ST_50 : Operation 533 [1/4] (7.71ns)   --->   "%product_10 = fadd float %product_9, %tmp_10" [./math_functions.h:24]   --->   Operation 533 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.71>
ST_51 : Operation 534 [4/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [./math_functions.h:24]   --->   Operation 534 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.71>
ST_52 : Operation 535 [3/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [./math_functions.h:24]   --->   Operation 535 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.71>
ST_53 : Operation 536 [2/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [./math_functions.h:24]   --->   Operation 536 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.71>
ST_54 : Operation 537 [1/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [./math_functions.h:24]   --->   Operation 537 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.71>
ST_55 : Operation 538 [4/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [./math_functions.h:24]   --->   Operation 538 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.71>
ST_56 : Operation 539 [3/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [./math_functions.h:24]   --->   Operation 539 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.71>
ST_57 : Operation 540 [2/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [./math_functions.h:24]   --->   Operation 540 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.71>
ST_58 : Operation 541 [1/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [./math_functions.h:24]   --->   Operation 541 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.71>
ST_59 : Operation 542 [4/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [./math_functions.h:24]   --->   Operation 542 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.71>
ST_60 : Operation 543 [3/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [./math_functions.h:24]   --->   Operation 543 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.71>
ST_61 : Operation 544 [2/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [./math_functions.h:24]   --->   Operation 544 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.71>
ST_62 : Operation 545 [1/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [./math_functions.h:24]   --->   Operation 545 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.71>
ST_63 : Operation 546 [4/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [./math_functions.h:24]   --->   Operation 546 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.71>
ST_64 : Operation 547 [3/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [./math_functions.h:24]   --->   Operation 547 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.71>
ST_65 : Operation 548 [2/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [./math_functions.h:24]   --->   Operation 548 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.71>
ST_66 : Operation 549 [1/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [./math_functions.h:24]   --->   Operation 549 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.71>
ST_67 : Operation 550 [4/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [./math_functions.h:24]   --->   Operation 550 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.71>
ST_68 : Operation 551 [3/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [./math_functions.h:24]   --->   Operation 551 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.71>
ST_69 : Operation 552 [2/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [./math_functions.h:24]   --->   Operation 552 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.71>
ST_70 : Operation 553 [1/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [./math_functions.h:24]   --->   Operation 553 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 0.00>

State 72 <SV = 71> <Delay = 7.71>
ST_72 : Operation 554 [4/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [./math_functions.h:24]   --->   Operation 554 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.71>
ST_73 : Operation 555 [3/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [./math_functions.h:24]   --->   Operation 555 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.71>
ST_74 : Operation 556 [2/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [./math_functions.h:24]   --->   Operation 556 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.71>
ST_75 : Operation 557 [1/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [./math_functions.h:24]   --->   Operation 557 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.71>
ST_76 : Operation 558 [4/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [./math_functions.h:24]   --->   Operation 558 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.71>
ST_77 : Operation 559 [3/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [./math_functions.h:24]   --->   Operation 559 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.71>
ST_78 : Operation 560 [2/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [./math_functions.h:24]   --->   Operation 560 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.71>
ST_79 : Operation 561 [1/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [./math_functions.h:24]   --->   Operation 561 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.71>
ST_80 : Operation 562 [4/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [./math_functions.h:24]   --->   Operation 562 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.71>
ST_81 : Operation 563 [3/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [./math_functions.h:24]   --->   Operation 563 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.71>
ST_82 : Operation 564 [2/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [./math_functions.h:24]   --->   Operation 564 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.71>
ST_83 : Operation 565 [1/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [./math_functions.h:24]   --->   Operation 565 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.71>
ST_84 : Operation 566 [4/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [./math_functions.h:24]   --->   Operation 566 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.71>
ST_85 : Operation 567 [3/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [./math_functions.h:24]   --->   Operation 567 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.71>
ST_86 : Operation 568 [2/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [./math_functions.h:24]   --->   Operation 568 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.71>
ST_87 : Operation 569 [1/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [./math_functions.h:24]   --->   Operation 569 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.71>
ST_88 : Operation 570 [4/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [./math_functions.h:24]   --->   Operation 570 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.71>
ST_89 : Operation 571 [3/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [./math_functions.h:24]   --->   Operation 571 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.71>
ST_90 : Operation 572 [2/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [./math_functions.h:24]   --->   Operation 572 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.71>
ST_91 : Operation 573 [1/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [./math_functions.h:24]   --->   Operation 573 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.71>
ST_92 : Operation 574 [4/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [./math_functions.h:24]   --->   Operation 574 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.71>
ST_93 : Operation 575 [3/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [./math_functions.h:24]   --->   Operation 575 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.71>
ST_94 : Operation 576 [2/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [./math_functions.h:24]   --->   Operation 576 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.71>
ST_95 : Operation 577 [1/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [./math_functions.h:24]   --->   Operation 577 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.71>
ST_96 : Operation 578 [4/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [./math_functions.h:24]   --->   Operation 578 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.71>
ST_97 : Operation 579 [3/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [./math_functions.h:24]   --->   Operation 579 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.71>
ST_98 : Operation 580 [2/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [./math_functions.h:24]   --->   Operation 580 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.71>
ST_99 : Operation 581 [1/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [./math_functions.h:24]   --->   Operation 581 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.71>
ST_100 : Operation 582 [4/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [./math_functions.h:24]   --->   Operation 582 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.71>
ST_101 : Operation 583 [3/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [./math_functions.h:24]   --->   Operation 583 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.71>
ST_102 : Operation 584 [2/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [./math_functions.h:24]   --->   Operation 584 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.71>
ST_103 : Operation 585 [1/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [./math_functions.h:24]   --->   Operation 585 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 0.00>

State 105 <SV = 104> <Delay = 7.71>
ST_105 : Operation 586 [4/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [./math_functions.h:24]   --->   Operation 586 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.71>
ST_106 : Operation 587 [3/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [./math_functions.h:24]   --->   Operation 587 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.71>
ST_107 : Operation 588 [2/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [./math_functions.h:24]   --->   Operation 588 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.71>
ST_108 : Operation 589 [1/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [./math_functions.h:24]   --->   Operation 589 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.71>
ST_109 : Operation 590 [4/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [./math_functions.h:24]   --->   Operation 590 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.71>
ST_110 : Operation 591 [3/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [./math_functions.h:24]   --->   Operation 591 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.71>
ST_111 : Operation 592 [2/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [./math_functions.h:24]   --->   Operation 592 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.71>
ST_112 : Operation 593 [1/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [./math_functions.h:24]   --->   Operation 593 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.71>
ST_113 : Operation 594 [4/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [./math_functions.h:24]   --->   Operation 594 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.71>
ST_114 : Operation 595 [3/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [./math_functions.h:24]   --->   Operation 595 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.71>
ST_115 : Operation 596 [2/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [./math_functions.h:24]   --->   Operation 596 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.71>
ST_116 : Operation 597 [1/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [./math_functions.h:24]   --->   Operation 597 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.71>
ST_117 : Operation 598 [4/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [./math_functions.h:24]   --->   Operation 598 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.71>
ST_118 : Operation 599 [3/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [./math_functions.h:24]   --->   Operation 599 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.71>
ST_119 : Operation 600 [2/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [./math_functions.h:24]   --->   Operation 600 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.71>
ST_120 : Operation 601 [1/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [./math_functions.h:24]   --->   Operation 601 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.71>
ST_121 : Operation 602 [4/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [./math_functions.h:24]   --->   Operation 602 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.71>
ST_122 : Operation 603 [3/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [./math_functions.h:24]   --->   Operation 603 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.71>
ST_123 : Operation 604 [2/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [./math_functions.h:24]   --->   Operation 604 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.71>
ST_124 : Operation 605 [1/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [./math_functions.h:24]   --->   Operation 605 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.71>
ST_125 : Operation 606 [4/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [./math_functions.h:24]   --->   Operation 606 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.71>
ST_126 : Operation 607 [3/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [./math_functions.h:24]   --->   Operation 607 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.71>
ST_127 : Operation 608 [2/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [./math_functions.h:24]   --->   Operation 608 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.71>
ST_128 : Operation 609 [1/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [./math_functions.h:24]   --->   Operation 609 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.71>
ST_129 : Operation 610 [4/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [./math_functions.h:24]   --->   Operation 610 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.71>
ST_130 : Operation 611 [3/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [./math_functions.h:24]   --->   Operation 611 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.71>
ST_131 : Operation 612 [2/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [./math_functions.h:24]   --->   Operation 612 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.71>
ST_132 : Operation 613 [1/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [./math_functions.h:24]   --->   Operation 613 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.71>
ST_133 : Operation 614 [4/4] (7.71ns)   --->   "%product_s = fadd float %product_30, %tmp_s" [./math_functions.h:24]   --->   Operation 614 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.71>
ST_134 : Operation 615 [3/4] (7.71ns)   --->   "%product_s = fadd float %product_30, %tmp_s" [./math_functions.h:24]   --->   Operation 615 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.71>
ST_135 : Operation 616 [2/4] (7.71ns)   --->   "%product_s = fadd float %product_30, %tmp_s" [./math_functions.h:24]   --->   Operation 616 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.71>
ST_136 : Operation 617 [1/4] (7.71ns)   --->   "%product_s = fadd float %product_30, %tmp_s" [./math_functions.h:24]   --->   Operation 617 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 618 [1/1] (0.00ns)   --->   "ret float %product_s" [./math_functions.h:24]   --->   Operation 618 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	wire read on port 'b_offset' (./math_functions.h:19) [4]  (0 ns)
	'getelementptr' operation ('b_addr', ./math_functions.h:19) [7]  (0 ns)
	'load' operation ('dot<float, 32, 0>.b_int[0]', ./math_functions.h:19) on array 'b' [165]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln19_409', ./math_functions.h:19) [11]  (0 ns)
	'getelementptr' operation ('b_addr_33', ./math_functions.h:19) [13]  (0 ns)
	'load' operation ('dot<float, 32, 0>.b_int[2]', ./math_functions.h:19) on array 'b' [167]  (1.35 ns)

 <State 3>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', ./math_functions.h:24) [197]  (8.29 ns)

 <State 4>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', ./math_functions.h:24) [197]  (8.29 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', ./math_functions.h:24) [197]  (8.29 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', ./math_functions.h:24) [201]  (8.29 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', ./math_functions.h:24) [205]  (8.29 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', ./math_functions.h:24) [209]  (8.29 ns)

 <State 9>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', ./math_functions.h:24) [213]  (8.29 ns)

 <State 10>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', ./math_functions.h:24) [217]  (8.29 ns)

 <State 11>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ./math_functions.h:24) [221]  (8.29 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_14', ./math_functions.h:24) [225]  (8.29 ns)

 <State 13>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_16', ./math_functions.h:24) [229]  (8.29 ns)

 <State 14>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', ./math_functions.h:24) [233]  (8.29 ns)

 <State 15>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', ./math_functions.h:24) [237]  (8.29 ns)

 <State 16>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_22', ./math_functions.h:24) [241]  (8.29 ns)

 <State 17>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', ./math_functions.h:24) [245]  (8.29 ns)

 <State 18>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_26', ./math_functions.h:24) [249]  (8.29 ns)

 <State 19>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', ./math_functions.h:24) [253]  (8.29 ns)

 <State 20>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', ./math_functions.h:24) [257]  (8.29 ns)

 <State 21>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_3', ./math_functions.h:24) [204]  (7.72 ns)

 <State 22>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_4', ./math_functions.h:24) [206]  (7.72 ns)

 <State 23>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_4', ./math_functions.h:24) [206]  (7.72 ns)

 <State 24>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_4', ./math_functions.h:24) [206]  (7.72 ns)

 <State 25>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_4', ./math_functions.h:24) [206]  (7.72 ns)

 <State 26>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_5', ./math_functions.h:24) [208]  (7.72 ns)

 <State 27>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_5', ./math_functions.h:24) [208]  (7.72 ns)

 <State 28>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_5', ./math_functions.h:24) [208]  (7.72 ns)

 <State 29>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_5', ./math_functions.h:24) [208]  (7.72 ns)

 <State 30>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_6', ./math_functions.h:24) [210]  (7.72 ns)

 <State 31>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_6', ./math_functions.h:24) [210]  (7.72 ns)

 <State 32>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_6', ./math_functions.h:24) [210]  (7.72 ns)

 <State 33>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_6', ./math_functions.h:24) [210]  (7.72 ns)

 <State 34>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_7', ./math_functions.h:24) [212]  (7.72 ns)

 <State 35>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_7', ./math_functions.h:24) [212]  (7.72 ns)

 <State 36>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_7', ./math_functions.h:24) [212]  (7.72 ns)

 <State 37>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_7', ./math_functions.h:24) [212]  (7.72 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_8', ./math_functions.h:24) [214]  (7.72 ns)

 <State 40>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_8', ./math_functions.h:24) [214]  (7.72 ns)

 <State 41>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_8', ./math_functions.h:24) [214]  (7.72 ns)

 <State 42>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_8', ./math_functions.h:24) [214]  (7.72 ns)

 <State 43>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_9', ./math_functions.h:24) [216]  (7.72 ns)

 <State 44>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_9', ./math_functions.h:24) [216]  (7.72 ns)

 <State 45>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_9', ./math_functions.h:24) [216]  (7.72 ns)

 <State 46>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_9', ./math_functions.h:24) [216]  (7.72 ns)

 <State 47>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_10', ./math_functions.h:24) [218]  (7.72 ns)

 <State 48>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_10', ./math_functions.h:24) [218]  (7.72 ns)

 <State 49>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_10', ./math_functions.h:24) [218]  (7.72 ns)

 <State 50>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_10', ./math_functions.h:24) [218]  (7.72 ns)

 <State 51>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_11', ./math_functions.h:24) [220]  (7.72 ns)

 <State 52>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_11', ./math_functions.h:24) [220]  (7.72 ns)

 <State 53>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_11', ./math_functions.h:24) [220]  (7.72 ns)

 <State 54>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_11', ./math_functions.h:24) [220]  (7.72 ns)

 <State 55>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_12', ./math_functions.h:24) [222]  (7.72 ns)

 <State 56>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_12', ./math_functions.h:24) [222]  (7.72 ns)

 <State 57>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_12', ./math_functions.h:24) [222]  (7.72 ns)

 <State 58>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_12', ./math_functions.h:24) [222]  (7.72 ns)

 <State 59>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_13', ./math_functions.h:24) [224]  (7.72 ns)

 <State 60>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_13', ./math_functions.h:24) [224]  (7.72 ns)

 <State 61>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_13', ./math_functions.h:24) [224]  (7.72 ns)

 <State 62>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_13', ./math_functions.h:24) [224]  (7.72 ns)

 <State 63>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_14', ./math_functions.h:24) [226]  (7.72 ns)

 <State 64>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_14', ./math_functions.h:24) [226]  (7.72 ns)

 <State 65>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_14', ./math_functions.h:24) [226]  (7.72 ns)

 <State 66>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_14', ./math_functions.h:24) [226]  (7.72 ns)

 <State 67>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_15', ./math_functions.h:24) [228]  (7.72 ns)

 <State 68>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_15', ./math_functions.h:24) [228]  (7.72 ns)

 <State 69>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_15', ./math_functions.h:24) [228]  (7.72 ns)

 <State 70>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_15', ./math_functions.h:24) [228]  (7.72 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_16', ./math_functions.h:24) [230]  (7.72 ns)

 <State 73>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_16', ./math_functions.h:24) [230]  (7.72 ns)

 <State 74>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_16', ./math_functions.h:24) [230]  (7.72 ns)

 <State 75>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_16', ./math_functions.h:24) [230]  (7.72 ns)

 <State 76>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_17', ./math_functions.h:24) [232]  (7.72 ns)

 <State 77>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_17', ./math_functions.h:24) [232]  (7.72 ns)

 <State 78>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_17', ./math_functions.h:24) [232]  (7.72 ns)

 <State 79>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_17', ./math_functions.h:24) [232]  (7.72 ns)

 <State 80>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_18', ./math_functions.h:24) [234]  (7.72 ns)

 <State 81>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_18', ./math_functions.h:24) [234]  (7.72 ns)

 <State 82>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_18', ./math_functions.h:24) [234]  (7.72 ns)

 <State 83>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_18', ./math_functions.h:24) [234]  (7.72 ns)

 <State 84>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_19', ./math_functions.h:24) [236]  (7.72 ns)

 <State 85>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_19', ./math_functions.h:24) [236]  (7.72 ns)

 <State 86>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_19', ./math_functions.h:24) [236]  (7.72 ns)

 <State 87>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_19', ./math_functions.h:24) [236]  (7.72 ns)

 <State 88>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_20', ./math_functions.h:24) [238]  (7.72 ns)

 <State 89>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_20', ./math_functions.h:24) [238]  (7.72 ns)

 <State 90>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_20', ./math_functions.h:24) [238]  (7.72 ns)

 <State 91>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_20', ./math_functions.h:24) [238]  (7.72 ns)

 <State 92>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_21', ./math_functions.h:24) [240]  (7.72 ns)

 <State 93>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_21', ./math_functions.h:24) [240]  (7.72 ns)

 <State 94>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_21', ./math_functions.h:24) [240]  (7.72 ns)

 <State 95>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_21', ./math_functions.h:24) [240]  (7.72 ns)

 <State 96>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_22', ./math_functions.h:24) [242]  (7.72 ns)

 <State 97>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_22', ./math_functions.h:24) [242]  (7.72 ns)

 <State 98>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_22', ./math_functions.h:24) [242]  (7.72 ns)

 <State 99>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_22', ./math_functions.h:24) [242]  (7.72 ns)

 <State 100>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_23', ./math_functions.h:24) [244]  (7.72 ns)

 <State 101>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_23', ./math_functions.h:24) [244]  (7.72 ns)

 <State 102>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_23', ./math_functions.h:24) [244]  (7.72 ns)

 <State 103>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_23', ./math_functions.h:24) [244]  (7.72 ns)

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_24', ./math_functions.h:24) [246]  (7.72 ns)

 <State 106>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_24', ./math_functions.h:24) [246]  (7.72 ns)

 <State 107>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_24', ./math_functions.h:24) [246]  (7.72 ns)

 <State 108>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_24', ./math_functions.h:24) [246]  (7.72 ns)

 <State 109>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_25', ./math_functions.h:24) [248]  (7.72 ns)

 <State 110>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_25', ./math_functions.h:24) [248]  (7.72 ns)

 <State 111>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_25', ./math_functions.h:24) [248]  (7.72 ns)

 <State 112>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_25', ./math_functions.h:24) [248]  (7.72 ns)

 <State 113>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_26', ./math_functions.h:24) [250]  (7.72 ns)

 <State 114>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_26', ./math_functions.h:24) [250]  (7.72 ns)

 <State 115>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_26', ./math_functions.h:24) [250]  (7.72 ns)

 <State 116>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_26', ./math_functions.h:24) [250]  (7.72 ns)

 <State 117>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_27', ./math_functions.h:24) [252]  (7.72 ns)

 <State 118>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_27', ./math_functions.h:24) [252]  (7.72 ns)

 <State 119>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_27', ./math_functions.h:24) [252]  (7.72 ns)

 <State 120>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_27', ./math_functions.h:24) [252]  (7.72 ns)

 <State 121>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_28', ./math_functions.h:24) [254]  (7.72 ns)

 <State 122>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_28', ./math_functions.h:24) [254]  (7.72 ns)

 <State 123>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_28', ./math_functions.h:24) [254]  (7.72 ns)

 <State 124>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_28', ./math_functions.h:24) [254]  (7.72 ns)

 <State 125>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_29', ./math_functions.h:24) [256]  (7.72 ns)

 <State 126>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_29', ./math_functions.h:24) [256]  (7.72 ns)

 <State 127>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_29', ./math_functions.h:24) [256]  (7.72 ns)

 <State 128>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_29', ./math_functions.h:24) [256]  (7.72 ns)

 <State 129>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_30', ./math_functions.h:24) [258]  (7.72 ns)

 <State 130>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_30', ./math_functions.h:24) [258]  (7.72 ns)

 <State 131>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_30', ./math_functions.h:24) [258]  (7.72 ns)

 <State 132>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_30', ./math_functions.h:24) [258]  (7.72 ns)

 <State 133>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_s', ./math_functions.h:24) [260]  (7.72 ns)

 <State 134>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_s', ./math_functions.h:24) [260]  (7.72 ns)

 <State 135>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_s', ./math_functions.h:24) [260]  (7.72 ns)

 <State 136>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_s', ./math_functions.h:24) [260]  (7.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
