#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu May  4 16:24:41 2023
# Process ID: 6804
# Current directory: C:/Users/p962w792/Downloads/final_project_443/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19932 C:\Users\p962w792\Downloads\final_project_443\vivado_proj\final_project.xpr
# Log file: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/vivado.log
# Journal file: C:/Users/p962w792/Downloads/final_project_443/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/src/other/Nexys4_all.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/src/ip/ddr/mig.prj'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/ip/ddr/mig_a.prj'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/Nexys-A7-100T-OOB.board'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 904.168 ; gain = 230.438
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/src/ip/ddr/mig.prj] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/ip/ddr/mig_a.prj] -no_script -reset -force -quiet
remove_files  {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/src/ip/ddr/mig.prj C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/ip/ddr/mig_a.prj}
export_ip_user_files -of_objects  [get_files C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/mig_a.prj] -no_script -reset -force -quiet
remove_files  C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/mig_a.prj
export_ip_user_files -of_objects  [get_files C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/src/other/Nexys4_all.coe] -no_script -reset -force -quiet
remove_files  C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/src/other/Nexys4_all.coe
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr'...
[Thu May  4 16:26:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/synth_1/runme.log
[Thu May  4 16:26:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1167.898 ; gain = 263.730
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2.1
  **** Build date : Dec  5 2019 at 05:23:28
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.562 ; gain = 11.801
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F001A
set_property PROGRAM.FILE {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2913.656 ; gain = 243.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/top.vhd:101]
INFO: [Synth 8-3491] module 'ClkGen' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.v:71' bound to instance 'Inst_ClkGen' of component 'ClkGen' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/top.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'ClkGen' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.v:71]
INFO: [Synth 8-6157] synthesizing module 'ClkGen_clk_wiz' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 11.875000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'ClkGen_clk_wiz' (4#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'ClkGen' (5#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.v:71]
INFO: [Synth 8-3491] module 'AudioDemo' declared at 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:45' bound to instance 'Inst_Audio' of component 'AudioDemo' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/top.vhd:242]
INFO: [Synth 8-638] synthesizing module 'AudioDemo' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:87]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Dbncr.vhd:35' bound to instance 'Btnu' of component 'Dbncr' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:297]
INFO: [Synth 8-638] synthesizing module 'Dbncr' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dbncr' (6#1) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Dbncr.vhd:46]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmDes' declared at 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmDes.vhd:39' bound to instance 'Deserializer' of component 'PdmDes' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:308]
INFO: [Synth 8-638] synthesizing module 'PdmDes' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmDes.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmDes' (7#1) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmDes.vhd:61]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-3491] module 'RamCntrl' declared at 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/RamCntrl.vhd:23' bound to instance 'RAM' of component 'RamCntrl' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:327]
INFO: [Synth 8-638] synthesizing module 'RamCntrl' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/RamCntrl.vhd:54]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/RamCntrl.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'RamCntrl' (8#1) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/RamCntrl.vhd:54]
INFO: [Synth 8-3491] module 'Ram2Ddr' declared at 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:26' bound to instance 'DDR' of component 'Ram2Ddr' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:353]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "GRAY" *) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:137]
INFO: [Synth 8-3491] module 'ddr' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd:73' bound to instance 'Inst_DDR' of component 'ddr' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:192]
INFO: [Synth 8-638] synthesizing module 'ddr' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd:117]
INFO: [Synth 8-3491] module 'ddr_mig' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:77' bound to instance 'u_ddr_mig' of component 'ddr_mig' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ddr_mig' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:522]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 15 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_iodelay_ctrl' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80' bound to instance 'u_iodelay_ctrl' of component 'mig_7series_v4_2_iodelay_ctrl' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1156]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:142]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (10#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_clk_ibuf' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68' bound to instance 'u_ddr2_clk_ibuf' of component 'mig_7series_v4_2_clk_ibuf' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1182]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (11#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_tempmon' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69' bound to instance 'u_tempmon' of component 'mig_7series_v4_2_tempmon' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1198]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:133]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (12#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 15 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_infrastructure' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78' bound to instance 'u_ddr2_infrastructure' of component 'mig_7series_v4_2_infrastructure' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1221]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 15 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 4.999000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 833 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1666 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 3332 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 53312 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 13328 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 6664 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT3_PERIOD_NS bound to: 13.328000 - type: double 
	Parameter CLKOUT4_PERIOD_NS bound to: 6.664000 - type: double 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: double 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 840 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 839 - type: integer 
	Parameter QCNTR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 13.328000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 30.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 4.999000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (14#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (15#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: FALSE - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_memc_ui_top_std' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:72' bound to instance 'u_memc_ui_top_std' of component 'mig_7series_v4_2_memc_ui_top_std' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1275]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_std' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 4410 - type: integer 
	Parameter CWL_T bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nFAW bound to: 14 - type: integer 
	Parameter nRFC bound to: 39 - type: integer 
	Parameter nWR_CK bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nRRD_CK bound to: 4 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter CL_M bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 15 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 15 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 14 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 14 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 11 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 3 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78356]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (16#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78356]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (17#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 15 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 4 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (18#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (18#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (19#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (20#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRFC bound to: 39 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 13 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (21#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (22#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (23#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 4 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (24#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 39 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 10 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (25#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (25#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (26#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (27#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (28#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (29#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (30#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (31#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (32#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:371]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1407]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1408]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1409]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1411]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1412]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1413]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1414]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1415]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1416]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1417]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1418]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1419]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1420]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1421]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1422]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1423]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1424]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1425]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1426]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_ddr_mc_phy_wrapper' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71' bound to instance 'u_ddr_mc_phy_wrapper' of component 'mig_7series_v4_2_ddr_mc_phy_wrapper' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1765]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.249603 - type: double 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: double 
	Parameter MC_OCLK_DELAY bound to: 0.050022 - type: double 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (33#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46504]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (34#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46504]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36834]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (35#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36834]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36411]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (36#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36411]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (37#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (37#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 3333 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 3333 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1666.000000 - type: double 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.666000 - type: double 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: double 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 919.468800 - type: double 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: double 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 944.718800 - type: double 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 604.849600 - type: double 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1549.568400 - type: double 
	Parameter PO_S2_TAPS_SIZE bound to: 13.015625 - type: double 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: double 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1783.431600 - type: double 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 13.015625 - type: double 
	Parameter PI_MAX_STG2_DELAY bound to: 819.984375 - type: double 
	Parameter PI_INTRINSIC_DELAY bound to: 919.468800 - type: double 
	Parameter PO_INTRINSIC_DELAY bound to: 1549.568400 - type: double 
	Parameter PO_DELAY bound to: 2330.505900 - type: double 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2119 - type: integer 
	Parameter PO_DELAY_INT bound to: 2331 - type: integer 
	Parameter PI_OFFSET bound to: 212 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 212.000000 - type: double 
	Parameter PI_STG2_DELAY bound to: 212.000000 - type: double 
	Parameter DEFAULT_RCLK_DELAY bound to: 16 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 16 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 16 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:371]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 16 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 16 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:750]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.666500 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (38#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (38#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61102]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.333000 - type: double 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 3.333000 - type: double 
	Parameter REFCLK_PERIOD bound to: 1.666500 - type: double 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (39#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61102]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36128]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (40#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36128]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61239]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.333000 - type: double 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: double 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.666500 - type: double 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (41#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61239]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50403]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (42#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50403]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (43#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (44#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (45#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (45#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (46#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (47#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (48#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 16 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.666500 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61239]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.333000 - type: double 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: double 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.666500 - type: double 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (48#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61239]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50403]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (48#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50403]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (48#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (48#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (48#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.666500 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (48#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (48#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 16 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.666500 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.333000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (49#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3333.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (49#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (49#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (50#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61330]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (51#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61330]
INFO: [Synth 8-226] default block is never used [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61314]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (52#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61314]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (53#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (54#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (55#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_ddr_calib_top' declared at 'c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82' bound to instance 'u_ddr_calib_top' of component 'mig_7series_v4_2_ddr_calib_top' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1966]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 4410 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl_off_delay' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl_off_delay' (56#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1119]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' (57#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:81]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' (58#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' (59#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_init' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
	Parameter tCK bound to: 3333 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 4410 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 3333 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 16 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 16 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 30 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 21 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 5 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5303]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1799]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_done_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1800]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element ddr3_lm_done_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2772]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element extend_cal_pat_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3638]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-6014] Unused sequential element victim_byte_cnt_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-6014] Unused sequential element calib_cas_slot_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[1].mr2_r_reg[1] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[1].mr1_r_reg[1] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[2].mr2_r_reg[2] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[2].mr1_r_reg[2] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[3].mr2_r_reg[3] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[3].mr1_r_reg[3] was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_init' (60#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' (61#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' (62#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
WARNING: [Synth 8-6014] Unused sequential element gen_byte_sel_div2.ctl_lane_sel_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:963]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:903]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_mux_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_calib_top' (63#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_2_ddr_phy_top' (64#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:371]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mem_intfc' (65#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_top' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_cmd' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_cmd' (66#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_wr_data' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_wr_data' (67#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_rd_data' [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_rd_data' (68#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_top' (69#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_std does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:417]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_memc_ui_top_std' (70#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:72]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr_mig does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1040]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr_mig does not have driver. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1041]
INFO: [Synth 8-256] done synthesizing module 'ddr_mig' (71#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'ddr' (72#1) [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd:117]
WARNING: [Synth 8-614] signal 'ram_wen_int' is read in the process but is not in the sensitivity list [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:267]
WARNING: [Synth 8-614] signal 'ram_oen_int' is read in the process but is not in the sensitivity list [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:267]
INFO: [Synth 8-226] default block is never used [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:459]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (73#1) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmSer' declared at 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmSer.vhd:41' bound to instance 'Serializer' of component 'PdmSer' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:406]
INFO: [Synth 8-638] synthesizing module 'PdmSer' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmSer.vhd:59]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmSer' (74#1) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmSer.vhd:59]
INFO: [Synth 8-226] default block is never used [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:476]
INFO: [Synth 8-226] default block is never used [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:524]
WARNING: [Synth 8-6014] Unused sequential element en_leds_reg was removed.  [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:482]
WARNING: [Synth 8-6014] Unused sequential element rnl_int_reg was removed.  [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:483]
INFO: [Synth 8-4471] merging register 'en_ser_reg' into 'rnw_int_reg' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element en_ser_reg was removed.  [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:413]
WARNING: [Synth 8-3848] Net leds_o in module/entity AudioDemo does not have driver. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'AudioDemo' (75#1) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd:87]
WARNING: [Synth 8-3848] Net fpgaTempValue in module/entity top does not have driver. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/top.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'top' (76#1) [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/top.vhd:101]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port rd_data_addr[4]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port rd_data_addr[3]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port rd_data_addr[2]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port rd_data_addr[1]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port rd_data_addr[0]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port rd_data_offset
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[7]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[6]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[5]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[4]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[3]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[2]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[1]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_multiple[0]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[7]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[6]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[5]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[4]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[3]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[2]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[1]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_rd_data has unconnected port ecc_single[0]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[7]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[6]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[5]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[4]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[3]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[2]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[1]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_wr_data has unconnected port app_raw_not_ecc[0]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_top has unconnected port wr_data_addr[4]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ui_top has unconnected port accept
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[11]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[10]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[9]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[8]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[7]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[6]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[5]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[4]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[3]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[2]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[1]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_tempmon has unconnected port calib_device_temp[0]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[99]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[98]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[97]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[96]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[95]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[94]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[93]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[16]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[15]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[14]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[12]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[11]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[10]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dbg_phy_wrcal[9]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_wrcal has unconnected port dqsfound_retry_done
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port calib_aux_out[3]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port calib_aux_out[2]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port calib_aux_out[1]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port calib_aux_out[0]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[255]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[254]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[253]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[252]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[251]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[250]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[249]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[248]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[247]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[246]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[245]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[244]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[243]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[242]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[241]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[240]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[239]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[238]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[237]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[236]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[235]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[234]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[233]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[232]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[231]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[230]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[229]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[228]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[227]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[226]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[225]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[224]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[223]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[222]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[221]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[220]
WARNING: [Synth 8-3331] design mig_7series_v4_2_ddr_phy_init has unconnected port dbg_phy_init[219]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3138.629 ; gain = 467.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3161.504 ; gain = 490.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3161.504 ; gain = 490.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.264 . Memory (MB): peak = 3173.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:792]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc:334]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc:341]
Finished Parsing XDC File [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen_board.xdc] for cell 'Inst_ClkGen/inst'
Finished Parsing XDC File [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen_board.xdc] for cell 'Inst_ClkGen/inst'
Parsing XDC File [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.xdc] for cell 'Inst_ClkGen/inst'
Finished Parsing XDC File [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.xdc] for cell 'Inst_ClkGen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[*]/D} -hier'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:261]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[*]/D} -hier]'. [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:261]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3269.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3333.461 ; gain = 662.805
309 Infos, 291 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.461 ; gain = 848.047
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B0F001A
generate_target Simulation [get_files C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr'...
WARNING: [IP_Flow 19-519] IP 'ddr' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3627.691 ; gain = 6.691
export_ip_user_files -of_objects [get_files C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr.xci] -directory C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.ip_user_files -ipstatic_source_dir C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.cache/compile_simlib/questa} {riviera=C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkGen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mig_7series_v4_2_ddr_phy_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddr_mig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AudioDemo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Dbncr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dbncr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmDes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PdmDes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmSer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PdmSer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ram2Ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/RamCntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RamCntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3627.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim'
"xelab -wto d64ed920e0494315bd006e11c39edc6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d64ed920e0494315bd006e11c39edc6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=11.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ClkGen_clk_wiz
Compiling module xil_defaultlib.ClkGen
Compiling architecture behavioral of entity xil_defaultlib.Dbncr [dbncr_default]
Compiling architecture behavioral of entity xil_defaultlib.PdmDes [\PdmDes(c_sys_clk_freq_mhz=100)\]
Compiling architecture behavioral of entity xil_defaultlib.RamCntrl [\RamCntrl(c_rw_cycle_ns=1200)\]
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=6,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(T...
Compiling architecture arch_ddr_phy_top of entity xil_defaultlib.mig_7series_v4_2_ddr_phy_top [\mig_7series_v4_2_ddr_phy_top(ca...]
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling architecture arch_ddr_mig of entity xil_defaultlib.ddr_mig [\ddr_mig(1,3)(1,3)(1,15)(1,3)(1,...]
Compiling architecture arch_ddr of entity xil_defaultlib.ddr [ddr_default]
Compiling architecture behavioral of entity xil_defaultlib.Ram2Ddr [ram2ddr_default]
Compiling architecture behavioral of entity xil_defaultlib.PdmSer [\PdmSer(c_sys_clk_freq_mhz=100)\]
Compiling architecture behavioral of entity xil_defaultlib.AudioDemo [audiodemo_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May  4 17:00:09 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May  4 17:00:09 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3627.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 fs
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    4999
CLKIN1_PERIOD    =   4.999
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       6
VCO_PERIOD       =   833.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1666
CLKOUT1_PERIOD   =    3332
CLKOUT2_PERIOD   =   53312
CLKOUT3_PERIOD   =   13328
CLKOUT4_PERIOD   =    6664
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          15
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1666.00 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3333 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 13.02 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1783.43 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 944.72 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 604.85 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1549.57 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1549.57 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2330.51 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 919.47 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 919.47 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 819.98 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 212.00 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 212.00 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 212.00 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 16 
top.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 3668.223 ; gain = 40.531
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3668.223 ; gain = 40.531
reset_run impl_1
launch_runs impl_1 -jobs 8
[Thu May  4 17:01:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 4060.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 4262.582 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 4262.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4262.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 104 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4340.254 ; gain = 279.855
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4367.469 ; gain = 19.066
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/synth_1

INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F001A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  4 17:10:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/synth_1/runme.log
[Thu May  4 17:10:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  4 17:25:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/synth_1/runme.log
[Thu May  4 17:25:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May  4 17:30:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 4509.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 4614.074 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 4614.074 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4614.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 104 instances
  SRLC32E => SRL16E: 1 instance 

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4614.074 ; gain = 0.000
INFO: [Common 17-344] 'open_report' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  4 17:33:37 2023...
