;redcode
;assert 1
	SPL 0, <-22
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-128
	SUB -207, <-128
	JMN <-127, 100
	JMN <-127, 100
	SUB @127, 106
	SUB -207, <-128
	SUB -207, <-128
	SUB @127, 106
	SUB 207, @-128
	DJN <-127, 160
	ADD 110, 0
	SUB @127, 106
	SUB 210, 30
	JMN <-725, #100
	JMN <-725, #100
	SUB 1, @420
	SUB @127, 106
	SUB -207, <-128
	SUB 0, @-42
	JMN <-147, 400
	JMN <-147, 400
	SUB 0, @-42
	JMN <-725, #100
	JMN <-725, #100
	CMP -702, -1
	ADD #223, <1
	ADD #270, <0
	ADD 110, 0
	JMN <-127, 100
	SUB -207, <-128
	SUB 1, @420
	SUB 1, @420
	JMN <-127, 100
	SUB @-122, 100
	SUB 1, @420
	SUB 214, 30
	ADD 210, 760
	SUB -207, <-128
	DJN -1, @-20
	SUB -207, <-128
	DJN -1, @-20
	SPL 0, <-22
	ADD 210, 60
	SPL 0, <-22
	CMP -232, <-120
	ADD 210, 760
	MOV -1, <-20
