// Seed: 2418685549
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  assign id_3 = -1;
  assign module_1.id_9 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    inout tri id_8,
    input wand id_9,
    output wor id_10
);
  logic [-1 : -1] id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_8
  );
endmodule
