{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714177316575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714177316575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 17:21:56 2024 " "Processing started: Fri Apr 26 17:21:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714177316575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177316575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_pv -c lab5_pv " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_pv -c lab5_pv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177316576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714177316984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714177316984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W_reg w_reg lab5.sv(159) " "Verilog HDL Declaration information at lab5.sv(159): object \"W_reg\" differs only in case from object \"w_reg\" in the same scope" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714177323464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc lab5.sv(159) " "Verilog HDL Declaration information at lab5.sv(159): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714177323464 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 ../lab5.sv " "Entity \"mux41\" obtained from \"../lab5.sv\" instead of from Quartus Prime megafunction library" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1714177323467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pknad/documents/eee333_verilog/lab5/lab5.sv 15 15 " "Found 15 design units, including 15 entities, in source file /users/pknad/documents/eee333_verilog/lab5/lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1 " "Found entity 2: mux16_1" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "3 add " "Found entity 3: add" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub " "Found entity 4: sub" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu " "Found entity 5: alu" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "6 RegFile " "Found entity 6: RegFile" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "7 ROM " "Found entity 7: ROM" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "8 Dreg " "Found entity 8: Dreg" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "9 mcu_control " "Found entity 9: mcu_control" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab5 " "Found entity 10: lab5" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab5_tb " "Found entity 11: lab5_tb" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "12 freq_div " "Found entity 12: freq_div" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "13 ASCII27Seg " "Found entity 13: ASCII27Seg" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "14 to_Ascii " "Found entity 14: to_Ascii" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab5_pv " "Found entity 15: lab5_pv" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177323467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177323467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_pv " "Elaborating entity \"lab5_pv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714177323540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII27Seg ASCII27Seg:A1 " "Elaborating entity \"ASCII27Seg\" for hierarchy \"ASCII27Seg:A1\"" {  } { { "../lab5.sv" "A1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_Ascii to_Ascii:T1 " "Elaborating entity \"to_Ascii\" for hierarchy \"to_Ascii:T1\"" {  } { { "../lab5.sv" "T1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "../lab5.sv" "f1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:L1 " "Elaborating entity \"lab5\" for hierarchy \"lab5:L1\"" {  } { { "../lab5.sv" "L1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM lab5:L1\|ROM:R1 " "Elaborating entity \"ROM\" for hierarchy \"lab5:L1\|ROM:R1\"" {  } { { "../lab5.sv" "R1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile lab5:L1\|RegFile:RF " "Elaborating entity \"RegFile\" for hierarchy \"lab5:L1\|RegFile:RF\"" {  } { { "../lab5.sv" "RF" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu lab5:L1\|alu:A1 " "Elaborating entity \"alu\" for hierarchy \"lab5:L1\|alu:A1\"" {  } { { "../lab5.sv" "A1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add lab5:L1\|alu:A1\|add:A1 " "Elaborating entity \"add\" for hierarchy \"lab5:L1\|alu:A1\|add:A1\"" {  } { { "../lab5.sv" "A1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub lab5:L1\|alu:A1\|sub:S1 " "Elaborating entity \"sub\" for hierarchy \"lab5:L1\|alu:A1\|sub:S1\"" {  } { { "../lab5.sv" "S1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 lab5:L1\|alu:A1\|mux16_1:m1 " "Elaborating entity \"mux16_1\" for hierarchy \"lab5:L1\|alu:A1\|mux16_1:m1\"" {  } { { "../lab5.sv" "m1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 lab5:L1\|alu:A1\|mux16_1:m1\|mux41:m1 " "Elaborating entity \"mux41\" for hierarchy \"lab5:L1\|alu:A1\|mux16_1:m1\|mux41:m1\"" {  } { { "../lab5.sv" "m1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 lab5:L1\|alu:A1\|mux16_1:m2 " "Elaborating entity \"mux16_1\" for hierarchy \"lab5:L1\|alu:A1\|mux16_1:m2\"" {  } { { "../lab5.sv" "m2" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 lab5:L1\|alu:A1\|mux16_1:m2\|mux41:m1 " "Elaborating entity \"mux41\" for hierarchy \"lab5:L1\|alu:A1\|mux16_1:m2\|mux41:m1\"" {  } { { "../lab5.sv" "m1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg lab5:L1\|Dreg:w_reg " "Elaborating entity \"Dreg\" for hierarchy \"lab5:L1\|Dreg:w_reg\"" {  } { { "../lab5.sv" "w_reg" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_control lab5:L1\|mcu_control:MC " "Elaborating entity \"mcu_control\" for hierarchy \"lab5:L1\|mcu_control:MC\"" {  } { { "../lab5.sv" "MC" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg lab5:L1\|mcu_control:MC\|Dreg:D1 " "Elaborating entity \"Dreg\" for hierarchy \"lab5:L1\|mcu_control:MC\|Dreg:D1\"" {  } { { "../lab5.sv" "D1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 lab5:L1\|mcu_control:MC\|mux41:M1 " "Elaborating entity \"mux41\" for hierarchy \"lab5:L1\|mcu_control:MC\|mux41:M1\"" {  } { { "../lab5.sv" "M1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177323664 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "comb~0 " "Found clock multiplexer comb~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1714177323827 "|lab5_pv|comb~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1714177323827 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab5:L1\|alu:A1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab5:L1\|alu:A1\|Div0\"" {  } { { "../lab5.sv" "Div0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab5:L1\|alu:A1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab5:L1\|alu:A1\|Mult0\"" {  } { { "../lab5.sv" "Mult0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T4\|Div0\"" {  } { { "../lab5.sv" "Div0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 487 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T3\|Div0\"" {  } { { "../lab5.sv" "Div0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 487 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T1\|Div0\"" {  } { { "../lab5.sv" "Div0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 487 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T2\|Mod0\"" {  } { { "../lab5.sv" "Mod0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T2\|Div1\"" {  } { { "../lab5.sv" "Div1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T1\|Mod0\"" {  } { { "../lab5.sv" "Mod0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T1\|Div1\"" {  } { { "../lab5.sv" "Div1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T3\|Mod0\"" {  } { { "../lab5.sv" "Mod0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T3\|Div1\"" {  } { { "../lab5.sv" "Div1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T4\|Mod0\"" {  } { { "../lab5.sv" "Mod0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T4\|Div1\"" {  } { { "../lab5.sv" "Div1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T2\|Mod1\"" {  } { { "../lab5.sv" "Mod1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 489 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T1\|Mod1\"" {  } { { "../lab5.sv" "Mod1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 489 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T3\|Mod1\"" {  } { { "../lab5.sv" "Mod1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 489 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "to_Ascii:T4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"to_Ascii:T4\|Mod1\"" {  } { { "../lab5.sv" "Mod1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 489 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177324071 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714177324071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:L1\|alu:A1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lab5:L1\|alu:A1\|lpm_divide:Div0\"" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177324121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:L1\|alu:A1\|lpm_divide:Div0 " "Instantiated megafunction \"lab5:L1\|alu:A1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324121 ""}  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714177324121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dsl " "Found entity 1: lpm_divide_dsl" {  } { { "db/lpm_divide_dsl.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_dsl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:L1\|alu:A1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab5:L1\|alu:A1\|lpm_mult:Mult0\"" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177324292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:L1\|alu:A1\|lpm_mult:Mult0 " "Instantiated megafunction \"lab5:L1\|alu:A1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324292 ""}  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714177324292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "to_Ascii:T4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"to_Ascii:T4\|lpm_divide:Div0\"" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177324339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "to_Ascii:T4\|lpm_divide:Div0 " "Instantiated megafunction \"to_Ascii:T4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324339 ""}  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714177324339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_csl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_csl " "Found entity 1: lpm_divide_csl" {  } { { "db/lpm_divide_csl.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_csl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6fe " "Found entity 1: alt_u_div_6fe" {  } { { "db/alt_u_div_6fe.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_6fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "to_Ascii:T2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"to_Ascii:T2\|lpm_divide:Mod0\"" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177324416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "to_Ascii:T2\|lpm_divide:Mod0 " "Instantiated megafunction \"to_Ascii:T2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324417 ""}  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714177324417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkl " "Found entity 1: lpm_divide_fkl" {  } { { "db/lpm_divide_fkl.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_fkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "to_Ascii:T2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"to_Ascii:T2\|lpm_divide:Div1\"" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177324460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "to_Ascii:T2\|lpm_divide:Div1 " "Instantiated megafunction \"to_Ascii:T2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324460 ""}  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714177324460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "to_Ascii:T1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"to_Ascii:T1\|lpm_divide:Mod0\"" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177324528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "to_Ascii:T1\|lpm_divide:Mod0 " "Instantiated megafunction \"to_Ascii:T1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324528 ""}  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 488 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714177324528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "to_Ascii:T2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"to_Ascii:T2\|lpm_divide:Mod1\"" {  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 489 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177324558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "to_Ascii:T2\|lpm_divide:Mod1 " "Instantiated megafunction \"to_Ascii:T2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714177324558 ""}  } { { "../lab5.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv" 489 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714177324558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_bkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714177324593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177324593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714177331537 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "to_Ascii:T2\|lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"to_Ascii:T2\|lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_uee.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714177332681 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1714177332681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/output_files/lab5_pv.map.smsg " "Generated suppressed messages file C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/output_files/lab5_pv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177332719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714177332861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714177332861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1322 " "Implemented 1322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714177332957 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714177332957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1264 " "Implemented 1264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714177332957 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714177332957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714177332957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714177332974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 17:22:12 2024 " "Processing ended: Fri Apr 26 17:22:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714177332974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714177332974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714177332974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714177332974 ""}
