vendor_name = ModelSim
source_file = 1, /home/iamprasann/Desktop/EE214/Lab4/Q1/DUT.vhd
source_file = 1, /home/iamprasann/Desktop/EE214/Lab4/Q1/Gates.vhd
source_file = 1, /home/iamprasann/Desktop/EE214/Lab4/Q1/Testbench.vhd
source_file = 1, /home/iamprasann/Desktop/EE214/Lab4/Q1/Check_Prime.vhd
source_file = 1, /home/iamprasann/Desktop/EE214/Lab4/Q1/OR_4.vhd
source_file = 1, /home/iamprasann/Desktop/EE214/Lab4/Q1/AND_3.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/iamprasann/Desktop/EE214/Lab4/Q1/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[3]~I\, input_vector[3], DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \add_instance|or_final|or_final|Y~0\, add_instance|or_final|or_final|Y~0, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
