Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\XilinxProjects\Lab-09\xor_gate.vhd" into library work
Parsing entity <xor_gate>.
Parsing architecture <gatelevel> of entity <xor_gate>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\and_gate.vhd" into library work
Parsing entity <and_gate>.
Parsing architecture <gatelevel> of entity <and_gate>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\or_gate.vhd" into library work
Parsing entity <or_gate>.
Parsing architecture <gatelevel> of entity <or_gate>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\half_adder.vhd" into library work
Parsing entity <half_adder>.
Parsing architecture <structure> of entity <half_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <structure> of entity <full_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\mux2.vhd" into library work
Parsing entity <mux2>.
Parsing architecture <mux2_arc> of entity <mux2>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\carry_ripple_adder.vhd" into library work
Parsing entity <carry_ripple_adder>.
Parsing architecture <carry_ripple_adder_arc> of entity <carry_ripple_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\Divider.vhd" into library work
Parsing entity <Divider>.
Parsing architecture <Behavioral> of entity <divider>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\carry_select_adder.vhd" into library work
Parsing entity <carry_select_adder>.
Parsing architecture <carry_select_adder_arc> of entity <carry_select_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\array_multiplier.vhd" into library work
Parsing entity <array_multiplier>.
Parsing architecture <structure> of entity <array_multiplier>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <carry_select_adder> (architecture <carry_select_adder_arc>) from library <work>.

Elaborating entity <full_adder> (architecture <structure>) from library <work>.

Elaborating entity <half_adder> (architecture <structure>) from library <work>.

Elaborating entity <xor_gate> (architecture <gatelevel>) from library <work>.

Elaborating entity <and_gate> (architecture <gatelevel>) from library <work>.

Elaborating entity <or_gate> (architecture <gatelevel>) from library <work>.

Elaborating entity <mux2> (architecture <mux2_arc>) from library <work>.

Elaborating entity <array_multiplier> (architecture <structure>) from library <work>.

Elaborating entity <carry_ripple_adder> (architecture <carry_ripple_adder_arc>) from library <work>.

Elaborating entity <Divider> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\XilinxProjects\Lab-09\ALU.vhd".
    Found 1-bit register for signal <CF>.
    Found 8-bit register for signal <temp3>.
    Found 8-bit 16-to-1 multiplexer for signal <C[3]_temp1[7]_wide_mux_9_OUT> created at line 82.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <carry_select_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\carry_select_adder.vhd".
    Summary:
	no macro.
Unit <carry_select_adder> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\full_adder.vhd".
    Summary:
	no macro.
Unit <full_adder> synthesized.

Synthesizing Unit <half_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\half_adder.vhd".
    Summary:
	no macro.
Unit <half_adder> synthesized.

Synthesizing Unit <xor_gate>.
    Related source file is "C:\XilinxProjects\Lab-09\xor_gate.vhd".
    Summary:
Unit <xor_gate> synthesized.

Synthesizing Unit <and_gate>.
    Related source file is "C:\XilinxProjects\Lab-09\and_gate.vhd".
    Summary:
	no macro.
Unit <and_gate> synthesized.

Synthesizing Unit <or_gate>.
    Related source file is "C:\XilinxProjects\Lab-09\or_gate.vhd".
    Summary:
	no macro.
Unit <or_gate> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "C:\XilinxProjects\Lab-09\mux2.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

Synthesizing Unit <array_multiplier>.
    Related source file is "C:\XilinxProjects\Lab-09\array_multiplier.vhd".
    Summary:
	no macro.
Unit <array_multiplier> synthesized.

Synthesizing Unit <carry_ripple_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\carry_ripple_adder.vhd".
    Summary:
	no macro.
Unit <carry_ripple_adder> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "C:\XilinxProjects\Lab-09\Divider.vhd".
    Found 4-bit subtractor for signal <GND_18_o_GND_18_o_sub_2_OUT<3:0>> created at line 46.
    Found 4-bit subtractor for signal <GND_18_o_GND_18_o_sub_4_OUT<3:0>> created at line 46.
    Found 4-bit subtractor for signal <GND_18_o_GND_18_o_sub_6_OUT<3:0>> created at line 46.
    Found 5-bit comparator lessequal for signal <n0000> created at line 45
    Found 5-bit comparator lessequal for signal <n0007> created at line 45
    Found 5-bit comparator lessequal for signal <n0014> created at line 45
    Found 5-bit comparator lessequal for signal <n0021> created at line 45
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit subtractor                                      : 3
# Registers                                            : 2
 1-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator lessequal                            : 4
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 31
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 89
 1-bit xor2                                            : 88
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit subtractor                                      : 3
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 4
 5-bit comparator lessequal                            : 4
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 31
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 89
 1-bit xor2                                            : 88
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <carry_select_adder> ...

Optimizing unit <Divider> ...

Optimizing unit <array_multiplier> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 109
#      LUT2                        : 15
#      LUT3                        : 11
#      LUT4                        : 10
#      LUT5                        : 22
#      LUT6                        : 47
#      MUXF7                       : 4
# FlipFlops/Latches                : 9
#      FD                          : 8
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 20
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  105  out of  63400     0%  
    Number used as Logic:               105  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    105
   Number with an unused Flip Flop:     105  out of    105   100%  
   Number with an unused LUT:             0  out of    105     0%  
   Number of fully used LUT-FF pairs:     0  out of    105     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    210    14%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 9.360ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3880 / 10
-------------------------------------------------------------------------
Offset:              9.360ns (Levels of Logic = 15)
  Source:            temp2<1> (PAD)
  Destination:       temp3_0 (FF)
  Destination Clock: clk rising

  Data Path: temp2<1> to temp3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   0.001   0.662  temp2_1_IBUF (temp2_1_IBUF)
     LUT4:I0->O            1   0.097   0.683  div1/Z<3>13_SW0 (N8)
     LUT6:I1->O            6   0.097   0.706  div1/Z<3>13 (tmp4<3>)
     LUT5:I0->O            2   0.097   0.697  div1/Mmux_dividend[4]_GND_18_o_MUX_10_o11 (div1/dividend[4]_GND_18_o_MUX_10_o)
     LUT6:I0->O            2   0.097   0.688  div1/Z<2>2 (div1/Msub_GND_18_o_GND_18_o_sub_4_OUT<3:0>_cy<2>)
     LUT6:I1->O            7   0.097   0.721  div1/Z<2>11 (tmp4<2>)
     LUT6:I0->O            3   0.097   0.703  div1/Mmux_dividend[3]_GND_18_o_MUX_15_o11 (div1/dividend[3]_GND_18_o_MUX_15_o)
     LUT6:I0->O            1   0.097   0.683  div1/Z<1>2 (div1/Z<1>1)
     LUT6:I1->O            5   0.097   0.712  div1/Z<1>11 (tmp4<1>)
     LUT6:I0->O            1   0.097   0.693  div1/Mmux_dividend[2]_GND_18_o_MUX_20_o11 (div1/dividend[2]_GND_18_o_MUX_20_o)
     LUT6:I0->O            2   0.097   0.383  div1/Z<0>2 (div1/Z<0>1)
     LUT6:I4->O            1   0.097   0.000  Mmux_C[3]_temp1[7]_wide_mux_9_OUT_71_SW0_G (N17)
     MUXF7:I1->O           1   0.279   0.295  Mmux_C[3]_temp1[7]_wide_mux_9_OUT_71_SW0 (N6)
     LUT6:I5->O            1   0.097   0.000  C<3>8_G (N11)
     MUXF7:I1->O           1   0.279   0.000  C<3>8 (C[3]_temp1[7]_wide_mux_9_OUT<0>)
     FD:D                      0.008          temp3_0
    ----------------------------------------
    Total                      9.360ns (1.731ns logic, 7.629ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            temp3_7 (FF)
  Destination:       temp3<7> (PAD)
  Source Clock:      clk rising

  Data Path: temp3_7 to temp3<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  temp3_7 (temp3_7)
     OBUF:I->O                 0.000          temp3_7_OBUF (temp3<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.12 secs
 
--> 

Total memory usage is 4692556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

