#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 24 16:57:20 2022
# Process ID: 31900
# Current directory: C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45932 C:\Users\ignac\OneDrive\Documentos\U. Catolica\8vo semestre\ArquiComp\Proyecto Base Actividad 2\Proyecto Base Actividad 2\Proyecto Base.xpr
# Log file: C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2/vivado.log
# Journal file: C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2'
INFO: [Project 1-313] Project file moved from 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Recuperativo/Proyecto Base/Proyecto Base.ip_user_files', nor could it be found using path 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Recuperativo/Proyecto Base/Proyecto Base.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 757.691 ; gain = 78.910
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Sep 24 17:02:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/synth_1/runme.log
[Sat Sep 24 17:02:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Sep 24 17:04:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-02:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 822.918 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736389A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1989.934 ; gain = 1167.016
set_property PROGRAM.FILE {C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2288.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2963.660 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2963.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2963.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3184.352 ; gain = 1140.773
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ignac/OneDrive/Documentos/U. Catolica/8vo semestre/ArquiComp/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736389A
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 24 17:09:29 2022...
