// Seed: 1444851899
module module_0 (
    output wor id_0,
    input supply0 id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    output tri0 id_9,
    output supply0 id_10,
    output wor id_11,
    input uwire id_12,
    input wor id_13
    , id_25,
    input uwire id_14,
    input wire id_15,
    input uwire id_16,
    input wire id_17,
    input uwire id_18,
    output logic id_19,
    output supply0 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wire id_23
);
  assign id_20 = id_4;
  always begin : LABEL_0
    id_19 <= id_14;
  end
  module_0 modCall_1 (
      id_20,
      id_6
  );
  logic id_26 = id_18;
endmodule
