2:23:19 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 14:24:30 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:24:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:24:30 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:24:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:24:31 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 14:24:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     48   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:24:32 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 14:24:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.63ns		 108 /        48
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               48         U400_SDRAM.TA_EN_i
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 14:24:33 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.801

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      64.9 MHz      25.000        15.399        4.801     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      20.933  |  25.000      11.883  |  12.500      4.801  |  12.500      8.370
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.801 
U400_SDRAM.RAM_CYCLE              CLK40         SB_DFFNR     Q       RAM_CYCLE              0.540       8.370 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       11.883
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       11.918
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       11.947
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       12.003
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       12.010
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       12.052
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[5]     0.540       12.073
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       13.654
==============================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                              Required          
Instance                    Reference     Type          Pin     Net               Time         Slack
                            Clock                                                                   
----------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]     CLK40         SB_DFFNS      D       SDRAM_CMD         12.395       4.801
U400_SDRAM.SDRAM_CMD[2]     CLK40         SB_DFFNS      D       SDRAM_CMD_1       12.395       4.801
U400_SDRAM.BANK0            CLK40         SB_DFFNR      D       BANK0             12.395       4.829
U400_SDRAM.BANK1            CLK40         SB_DFFNR      D       BANK1             12.395       4.829
U400_SDRAM.SDRAM_CMD[1]     CLK40         SB_DFFNS      D       SDRAM_CMD_0       12.395       4.864
U400_SDRAM.WRITE_CYCLE      CLK40         SB_DFFNR      D       WRITE_CYCLE_0     12.395       6.529
U400_SDRAM.CS0_EN           CLK40         SB_DFFNR      D       CS0_EN_0          12.395       6.550
U400_SDRAM.CS1_EN           CLK40         SB_DFFNR      D       CS1_EN_0          12.395       6.550
U400_SDRAM.TA_EN_i          CLK40         SB_DFFNES     D       SDRAM_CMD12_i     12.395       6.550
U400_SDRAM.RAM_CYCLE        CLK40         SB_DFFNR      D       RAM_CYCLE_0       12.395       6.578
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.801

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net          -        -       1.599     -           9         
U400_SDRAM.RAM_CYCLE_START_RNIT93Q2      SB_LUT4      I2       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNIT93Q2      SB_LUT4      O        Out     0.379     2.518       -         
N_118                                    Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI12S46[1]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNI12S46[1]     SB_LUT4      O        Out     0.449     4.338       -         
SDRAM_COUNTER_RNI12S46[1]                Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         5.708       -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     6.087       -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFNS     D        In      -         7.594       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNES       1 use
SB_DFFNR        24 uses
SB_DFFNS        9 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         98 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 98 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 98 = 98 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:24:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 14:26:02 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:26:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:26:03 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:26:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:26:04 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 14:26:04 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     48   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:26:04 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 14:26:04 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.63ns		 108 /        48
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               48         U400_SDRAM.TA_EN_i
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 14:26:06 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.801

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      64.9 MHz      25.000        15.399        4.801     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      20.933  |  25.000      11.883  |  12.500      4.801  |  12.500      8.370
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.801 
U400_SDRAM.RAM_CYCLE              CLK40         SB_DFFNR     Q       RAM_CYCLE              0.540       8.370 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       11.883
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       11.918
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       11.947
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       12.003
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       12.010
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       12.052
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[5]     0.540       12.073
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       13.654
==============================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                              Required          
Instance                    Reference     Type          Pin     Net               Time         Slack
                            Clock                                                                   
----------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]     CLK40         SB_DFFNS      D       SDRAM_CMD         12.395       4.801
U400_SDRAM.SDRAM_CMD[2]     CLK40         SB_DFFNS      D       SDRAM_CMD_1       12.395       4.801
U400_SDRAM.BANK0            CLK40         SB_DFFNR      D       BANK0             12.395       4.829
U400_SDRAM.BANK1            CLK40         SB_DFFNR      D       BANK1             12.395       4.829
U400_SDRAM.SDRAM_CMD[1]     CLK40         SB_DFFNS      D       SDRAM_CMD_0       12.395       4.864
U400_SDRAM.WRITE_CYCLE      CLK40         SB_DFFNR      D       WRITE_CYCLE_0     12.395       6.529
U400_SDRAM.CS0_EN           CLK40         SB_DFFNR      D       CS0_EN_0          12.395       6.550
U400_SDRAM.CS1_EN           CLK40         SB_DFFNR      D       CS1_EN_0          12.395       6.550
U400_SDRAM.TA_EN_i          CLK40         SB_DFFNES     D       SDRAM_CMD12_i     12.395       6.550
U400_SDRAM.RAM_CYCLE        CLK40         SB_DFFNR      D       RAM_CYCLE_0       12.395       6.578
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.801

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net          -        -       1.599     -           9         
U400_SDRAM.RAM_CYCLE_START_RNIT93Q2      SB_LUT4      I2       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNIT93Q2      SB_LUT4      O        Out     0.379     2.518       -         
N_118                                    Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI12S46[1]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNI12S46[1]     SB_LUT4      O        Out     0.449     4.338       -         
SDRAM_COUNTER_RNI12S46[1]                Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         5.708       -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     6.087       -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFNS     D        In      -         7.594       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNES       1 use
SB_DFFNR        24 uses
SB_DFFNS        9 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         98 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 98 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 98 = 98 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:26:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	98
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	102
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	52
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	102/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	102/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 131.51 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 677
used logic cells: 102
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 677
used logic cells: 102
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 172 
I1212: Iteration  1 :    55 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 14:32:17 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:32:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:32:17 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:32:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:32:18 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 14:32:19 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     48   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:32:19 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 14:32:19 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 109 /        48
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               48         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 14:32:20 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.578

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      77.1 MHz      25.000        12.963        6.578     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      20.933  |  25.000      12.038  |  12.500      6.578  |  12.500      8.370
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       6.578 
U400_SDRAM.RAM_CYCLE              CLK40         SB_DFFNR     Q       RAM_CYCLE              0.540       8.370 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       12.038
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       12.087
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       12.108
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       12.171
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       13.752
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       13.801
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[5]     0.540       13.822
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[3]       0.540       13.906
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                             Required          
Instance                        Reference     Type         Pin     Net               Time         Slack
                                Clock                                                                  
-------------------------------------------------------------------------------------------------------
U400_SDRAM.BANK0                CLK40         SB_DFFNR     D       BANK0             12.395       6.578
U400_SDRAM.BANK1                CLK40         SB_DFFNR     D       BANK1             12.395       6.578
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR     D       CS0_EN_0          12.395       6.599
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR     D       CS1_EN_0          12.395       6.599
U400_SDRAM.RAM_CYCLE            CLK40         SB_DFFNR     D       RAM_CYCLE_0       12.395       6.599
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR     D       WRITE_CYCLE_0     12.395       6.599
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFNS     D       SDRAM_CMD         12.395       6.662
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFNS     D       SDRAM_CMD_0       12.395       6.662
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFNS     D       SDRAM_CMD_1       12.395       6.662
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNR     D       N_38_i            12.395       6.684
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.578

    Number of logic level(s):                2
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.BANK0 / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START              SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                         Net          -        -       1.599     -           10        
U400_SDRAM.RAM_CYCLE_START_RNI9VSD4     SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNI9VSD4     SB_LUT4      O        Out     0.400     2.539       -         
N_65                                    Net          -        -       1.371     -           2         
U400_SDRAM.BANK0_RNO                    SB_LUT4      I1       In      -         3.910       -         
U400_SDRAM.BANK0_RNO                    SB_LUT4      O        Out     0.400     4.309       -         
BANK0                                   Net          -        -       1.507     -           1         
U400_SDRAM.BANK0                        SB_DFFNR     D        In      -         5.816       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNR        25 uses
SB_DFFNS        9 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         97 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 97 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 97 = 97 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:32:20 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	97
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	103/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.5 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	103/1280
    PLBs                        :	37/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 151.05 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 684
used logic cells: 103
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 684
used logic cells: 103
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    45 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 14:43:52 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register RAM_CYCLE. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:43:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:43:53 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:43:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:43:54 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 14:43:54 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:43:54 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 14:43:54 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":131:0:131:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 108 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               47         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 14:43:55 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.780

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      64.8 MHz      25.000        15.441        4.780     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      12.038  |  12.500      4.780  |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.780 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       12.038
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       12.080
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       12.108
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       12.171
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       13.724
U400_SDRAM.SDRAM_COUNTER[0]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[0]       0.540       13.738
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[3]       0.540       13.766
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       13.780
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       13.829
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                  Required          
Instance                        Reference     Type         Pin     Net                    Time         Slack
                                Clock                                                                       
------------------------------------------------------------------------------------------------------------
U400_SDRAM.BANK0                CLK40         SB_DFFNR     D       BANK0                  12.395       4.780
U400_SDRAM.BANK1                CLK40         SB_DFFNR     D       BANK1                  12.395       4.780
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR     D       WRITE_CYCLE_0          12.395       6.480
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNR     D       N_7_i                  12.395       6.550
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNR     D       N_21_i                 12.395       6.641
U400_SDRAM.SDRAM_COUNTER[2]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[2]     12.395       6.641
U400_SDRAM.SDRAM_COUNTER[3]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[3]     12.395       6.641
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR     D       CS0_EN_0               12.395       6.662
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR     D       CS1_EN_0               12.395       6.662
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFNS     D       SDRAM_CMD              12.395       6.662
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.780

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.BANK0 / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net          -        -       1.599     -           5         
U400_SDRAM.RAM_CYCLE_START_RNIDHDT       SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNIDHDT       SB_LUT4      O        Out     0.449     2.588       -         
N_38                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIKFPK4[1]     SB_LUT4      I2       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIKFPK4[1]     SB_LUT4      O        Out     0.379     4.338       -         
N_44                                     Net          -        -       1.371     -           2         
U400_SDRAM.BANK0_RNO                     SB_LUT4      I1       In      -         5.708       -         
U400_SDRAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     6.108       -         
BANK0                                    Net          -        -       1.507     -           1         
U400_SDRAM.BANK0                         SB_DFFNR     D        In      -         7.615       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNR        24 uses
SB_DFFNS        9 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         96 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 96 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 96 = 96 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:43:55 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	96
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	100
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	100/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
Phase 6
I2088: Phase 6, elapsed time : 11.2 (sec)

Final Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	100/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 111.44 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 664
used logic cells: 100
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 664
used logic cells: 100
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 165 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 14:49:45 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register RAM_CYCLE. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Optimizing register bit TA_OUT to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register TA_OUT. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:49:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:49:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:49:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:49:46 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 14:49:47 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     46   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:49:47 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 14:49:47 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":131:0:131:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 111 /        46
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               46         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 14:49:48 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.850

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      65.4 MHz      25.000        15.301        4.850     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      11.890  |  12.500      4.850  |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.850 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       11.890
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       11.939
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       11.960
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       12.024
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[3]       0.540       13.759
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       13.878
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       13.885
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[5]     0.540       13.914
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       15.467
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                  Required          
Instance                        Reference     Type         Pin     Net                    Time         Slack
                                Clock                                                                       
------------------------------------------------------------------------------------------------------------
U400_SDRAM.BANK0                CLK40         SB_DFFNR     D       BANK0                  12.395       4.850
U400_SDRAM.BANK1                CLK40         SB_DFFNR     D       BANK1                  12.395       4.850
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR     D       WRITE_CYCLE_0          12.395       6.529
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[1]     12.395       6.550
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNR     D       N_22_i                 12.395       6.641
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFNS     D       SDRAM_CMD              12.395       6.684
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFNS     D       SDRAM_CMD_0            12.395       6.684
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFNS     D       SDRAM_CMD_1            12.395       6.684
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR     D       CS0_EN_0               12.395       6.747
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR     D       CS1_EN_0               12.395       6.747
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.850

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.BANK0 / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START              SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                         Net          -        -       1.599     -           5         
U400_SDRAM.RAM_CYCLE_START_RNITSSV1     SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNITSSV1     SB_LUT4      O        Out     0.400     2.539       -         
N_75                                    Net          -        -       1.371     -           4         
U400_SDRAM.BANK0_RNO_0                  SB_LUT4      I1       In      -         3.910       -         
U400_SDRAM.BANK0_RNO_0                  SB_LUT4      O        Out     0.379     4.288       -         
BANK0_4_iv_i_i_0                        Net          -        -       1.371     -           1         
U400_SDRAM.BANK0_RNO                    SB_LUT4      I2       In      -         5.659       -         
U400_SDRAM.BANK0_RNO                    SB_LUT4      O        Out     0.379     6.038       -         
BANK0                                   Net          -        -       1.507     -           1         
U400_SDRAM.BANK0                        SB_DFFNR     D        In      -         7.545       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNR        24 uses
SB_DFFNS        8 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         96 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   46 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 96 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 96 = 96 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:49:48 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	96
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	102
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	52
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	102/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.7 (sec)

Final Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	102/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 112.14 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 717
used logic cells: 102
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 717
used logic cells: 102
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 169 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 14:58:23 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register RAM_CYCLE. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:58:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:58:24 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:58:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 14:58:25 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 14:58:25 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:58:25 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 14:58:25 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":131:0:131:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.23ns		 119 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               47         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 14:58:26 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.960

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      52.4 MHz      25.000        19.080        2.960     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      11.897  |  12.500      2.960  |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       2.960 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       11.897
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       11.946
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       11.967
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       12.031
U400_SDRAM.REFRESH_COUNTER[6]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[6]     0.540       12.101
U400_SDRAM.REFRESH_COUNTER[7]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[7]     0.540       12.143
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       13.717
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[3]       0.540       13.766
U400_SDRAM.SDRAM_COUNTER[0]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[0]       0.540       13.766
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type          Pin     Net                    Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFNS      D       SDRAM_CMD_1            12.395       2.960
U400_SDRAM.BANK0                CLK40         SB_DFFNR      D       BANK0                  12.395       2.988
U400_SDRAM.BANK1                CLK40         SB_DFFNR      D       BANK1                  12.395       2.988
U400_SDRAM.SDRAM_COUNTER[2]     CLK40         SB_DFFNR      D       SDRAM_COUNTER_7[2]     12.395       3.044
U400_SDRAM.SDRAM_COUNTER[3]     CLK40         SB_DFFNR      D       SDRAM_COUNTER_7[3]     12.395       3.044
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR      D       CS0_EN_0               12.395       3.093
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR      D       CS1_EN_0               12.395       3.093
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR      D       WRITE_CYCLE_0          12.395       4.660
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNR      D       SDRAM_COUNTER_7[0]     12.395       4.780
U400_SDRAM.SDRAM_CMD_nes[0]     CLK40         SB_DFFNES     E       N_74                   12.500       4.885
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.960

    Number of logic level(s):                4
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net          -        -       1.599     -           3         
U400_SDRAM.RAM_CYCLE_START_RNI9ERF2      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNI9ERF2      SB_LUT4      O        Out     0.379     2.518       -         
N_86                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI8USD4[0]     SB_LUT4      I1       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNI8USD4[0]     SB_LUT4      O        Out     0.400     4.288       -         
N_73                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI59D86     SB_LUT4      I0       In      -         5.659       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI59D86     SB_LUT4      O        Out     0.449     6.108       -         
N_74                                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I0       In      -         7.479       -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.449     7.928       -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFNS     D        In      -         9.435       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNES       2 uses
SB_DFFNR        24 uses
SB_DFFNS        7 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         97 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 97 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 97 = 97 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 14:58:27 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	97
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	102
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	54
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	103/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.7 (sec)

Final Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	103/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 86.24 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 688
used logic cells: 103
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 688
used logic cells: 103
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:06:11 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register RAM_CYCLE. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:06:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:06:11 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:06:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:06:12 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 15:06:13 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:06:13 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 15:06:13 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":131:0:131:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 112 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               47         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 15:06:14 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.780

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      64.8 MHz      25.000        15.441        4.780     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      10.113  |  12.500      4.780  |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.780 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       10.113
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       10.120
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       10.148
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       10.211
U400_SDRAM.SDRAM_COUNTER[0]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[0]       0.540       11.883
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       11.890
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[3]       0.540       11.918
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       13.703
U400_SDRAM.SDRAM_CONFIGURED       CLK40         SB_DFFNR     Q       SDRAM_CONFIGURED       0.540       13.710
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                  Required          
Instance                        Reference     Type         Pin     Net                    Time         Slack
                                Clock                                                                       
------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR     D       CS0_EN_0               12.395       4.780
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR     D       CS1_EN_0               12.395       4.780
U400_SDRAM.SDRAM_COUNTER[2]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[2]     12.395       4.829
U400_SDRAM.SDRAM_COUNTER[3]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[3]     12.395       4.829
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[1]     12.395       4.850
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR     D       WRITE_CYCLE_0          12.395       6.550
U400_SDRAM.BANK0                CLK40         SB_DFFNR     D       BANK0                  12.395       6.599
U400_SDRAM.BANK1                CLK40         SB_DFFNR     D       BANK1                  12.395       6.599
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFNS     D       SDRAM_CMD              12.395       6.662
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFNS     D       SDRAM_CMD_0            12.395       6.662
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.780

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net          -        -       1.599     -           7         
U400_SDRAM.RAM_CYCLE_START_RNIDLIS3      SB_LUT4      I2       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNIDLIS3      SB_LUT4      O        Out     0.379     2.518       -         
N_89                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNILFNVA     SB_LUT4      I1       In      -         3.889       -         
U400_SDRAM.SDRAM_CONFIGURED_RNILFNVA     SB_LUT4      O        Out     0.400     4.288       -         
N_22                                     Net          -        -       1.371     -           4         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I0       In      -         5.659       -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.449     6.108       -         
CS0_EN_0                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFNR     D        In      -         7.615       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNR        24 uses
SB_DFFNS        9 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         100 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 100 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 100 = 100 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:06:14 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	104/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.4 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	104/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 101.12 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 716
used logic cells: 104
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 716
used logic cells: 104
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 170 
I1212: Iteration  1 :    42 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:09:50 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CG342 :"D:\LocalBus68040\U400\U400_SDRAM.v":206:20:206:24|Expecting target variable, found TA_EN -- possible misspelling
@E: CS187 :"D:\LocalBus68040\U400\U400_SDRAM.v":266:0:266:8|Expecting endmodule
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:09:50 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:09:50 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:10:27 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register RAM_CYCLE. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:10:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:10:27 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:10:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:10:29 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 15:10:29 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:10:29 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 15:10:29 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":131:0:131:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 121 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               47         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 15:10:30 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      65.2 MHz      25.000        15.343        4.829     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      11.869  |  12.500      4.829  |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.829 
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       11.869
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       11.918
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       11.939
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       12.003
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       12.066
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       12.073
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[5]     0.540       12.101
U400_SDRAM.REFRESH_COUNTER[6]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[6]     0.540       13.689
U400_SDRAM.REFRESH_COUNTER[7]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[7]     0.540       13.738
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                  Required          
Instance                        Reference     Type         Pin     Net                    Time         Slack
                                Clock                                                                       
------------------------------------------------------------------------------------------------------------
U400_SDRAM.BANK0                CLK40         SB_DFFNR     D       BANK0                  12.395       4.829
U400_SDRAM.BANK1                CLK40         SB_DFFNR     D       BANK1                  12.395       4.829
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFNS     D       SDRAM_CMD_1            12.395       4.850
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR     D       CS0_EN_0               12.395       4.913
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR     D       CS1_EN_0               12.395       4.913
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFNS     D       SDRAM_CMD              12.395       4.913
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFNS     D       SDRAM_CMD_0            12.395       4.913
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[0]     12.395       4.941
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[1]     12.395       4.941
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR     D       WRITE_CYCLE_0          12.395       6.480
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.BANK0 / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START              SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                         Net          -        -       1.599     -           4         
U400_SDRAM.RAM_CYCLE_START_RNITSSV1     SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNITSSV1     SB_LUT4      O        Out     0.449     2.588       -         
N_63                                    Net          -        -       1.371     -           3         
U400_SDRAM.BANK0_RNO_0                  SB_LUT4      I2       In      -         3.959       -         
U400_SDRAM.BANK0_RNO_0                  SB_LUT4      O        Out     0.351     4.309       -         
BANK0_4_iv_0_0_0                        Net          -        -       1.371     -           1         
U400_SDRAM.BANK0_RNO                    SB_LUT4      I2       In      -         5.680       -         
U400_SDRAM.BANK0_RNO                    SB_LUT4      O        Out     0.379     6.059       -         
BANK0                                   Net          -        -       1.507     -           1         
U400_SDRAM.BANK0                        SB_DFFNR     D        In      -         7.566       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       14 uses
SB_DFFNR        24 uses
SB_DFFNS        8 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         107 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 107 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 107 = 107 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:10:30 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	107
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	61
        CARRY Only       	:	1
        LUT with CARRY   	:	3
    LogicCells                  :	112/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.3 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	112/1280
    PLBs                        :	37/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 100.26 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 765
used logic cells: 112
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 765
used logic cells: 112
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 179 
I1212: Iteration  1 :    53 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:16:41 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register RAM_CYCLE. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:16:41 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:16:41 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:16:41 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:16:42 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 15:16:42 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:16:43 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 15:16:43 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":131:0:131:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.63ns		 112 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               47         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 15:16:44 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.731

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      64.4 MHz      25.000        15.539        4.731     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      12.087  |  12.500      4.731  |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.731 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       12.087
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       12.136
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       12.157
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       12.220
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       13.773
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       13.822
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[5]     0.540       13.843
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[3]       0.540       13.857
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       13.927
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                  Required          
Instance                        Reference     Type         Pin     Net                    Time         Slack
                                Clock                                                                       
------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR     D       CS0_EN_0               12.395       4.731
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR     D       CS1_EN_0               12.395       4.731
U400_SDRAM.SDRAM_COUNTER[2]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[2]     12.395       4.773
U400_SDRAM.SDRAM_COUNTER[3]     CLK40         SB_DFFNR     D       SDRAM_COUNTER_7[3]     12.395       4.773
U400_SDRAM.BANK0                CLK40         SB_DFFNR     D       BANK0                  12.395       4.829
U400_SDRAM.BANK1                CLK40         SB_DFFNR     D       BANK1                  12.395       4.829
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR     D       WRITE_CYCLE_0          12.395       6.529
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNR     D       N_7                    12.395       6.550
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFNS     D       SDRAM_CMD              12.395       6.684
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFNS     D       SDRAM_CMD_0            12.395       6.684
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.731

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net          -        -       1.599     -           4         
U400_SDRAM.RAM_CYCLE_START_RNIHB0P1      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNIHB0P1      SB_LUT4      O        Out     0.379     2.518       -         
N_66                                     Net          -        -       1.371     -           5         
U400_SDRAM.SDRAM_CONFIGURED_RNIDKAU8     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIDKAU8     SB_LUT4      O        Out     0.449     4.338       -         
N_42                                     Net          -        -       1.371     -           4         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I0       In      -         5.708       -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.449     6.157       -         
CS0_EN_0                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFNR     D        In      -         7.664       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNR        25 uses
SB_DFFNS        8 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         100 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 100 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 100 = 100 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:16:44 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	55
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	104/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.6 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	104/1280
    PLBs                        :	42/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 108.55 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 715
used logic cells: 104
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 715
used logic cells: 104
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 167 
I1212: Iteration  1 :    44 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:21:37 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@W: CL169 :"D:\LocalBus68040\U400\U400_SDRAM.v":131:0:131:5|Pruning unused register RAM_CYCLE. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:21:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:21:37 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:21:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:21:38 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 15:21:38 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:21:39 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 15:21:39 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":131:0:131:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.63ns		 121 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance           
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               47         U400_SDRAM.RAM_CYCLE_START
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 15:21:40 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.801

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      64.9 MHz      25.000        15.399        4.801     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      10.155  |  12.500      4.801  |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFFR      Q       RAM_CYCLE_START        0.540       4.801 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[4]       0.540       10.155
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[5]       0.540       10.162
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[6]       0.540       10.190
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[7]       0.540       10.253
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[3]       0.540       11.918
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[3]     0.540       12.031
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[4]     0.540       12.080
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNR     Q       REFRESH_COUNTER[5]     0.540       12.101
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNR     Q       SDRAM_COUNTER[2]       0.540       13.619
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                           Required          
Instance                        Reference     Type          Pin     Net                            Time         Slack
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFNS      D       SDRAM_CMD_1                    12.395       4.801
U400_SDRAM.CS0_EN               CLK40         SB_DFFNR      D       CS0_EN_0                       12.395       4.829
U400_SDRAM.CS1_EN               CLK40         SB_DFFNR      D       CS1_EN_0                       12.395       4.829
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNR      D       SDRAM_COUNTER_7[1]             12.395       4.829
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNR      D       SDRAM_COUNTER_7[0]             12.395       4.850
U400_SDRAM.BANK0                CLK40         SB_DFFNR      D       BANK0                          12.395       4.878
U400_SDRAM.BANK1                CLK40         SB_DFFNR      D       BANK1                          12.395       4.878
U400_SDRAM.SDRAM_CMD_nes[0]     CLK40         SB_DFFNES     E       un1_SDRAM_COUNTER20_1_0[0]     12.500       4.899
U400_SDRAM.SDRAM_CMD_nes[1]     CLK40         SB_DFFNES     E       un1_SDRAM_COUNTER20_1_0[0]     12.500       4.899
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNR      D       WRITE_CYCLE_0                  12.395       6.550
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.801

    Number of logic level(s):                3
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFFR      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net          -        -       1.599     -           5         
U400_SDRAM.RAM_CYCLE_START_RNIDLIS3      SB_LUT4      I2       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNIDLIS3      SB_LUT4      O        Out     0.379     2.518       -         
N_20                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNILUFO7[0]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNILUFO7[0]     SB_LUT4      O        Out     0.449     4.338       -         
SDRAM_COUNTER_RNILUFO7[0]                Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I2       In      -         5.708       -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.379     6.087       -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFNS     D        In      -         7.594       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        15 uses
SB_DFFNER       13 uses
SB_DFFNES       2 uses
SB_DFFNR        25 uses
SB_DFFNS        6 uses
SB_DFFR         1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         106 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 106 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:21:40 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	110
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	60
        CARRY Only       	:	1
        LUT with CARRY   	:	3
    LogicCells                  :	111/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
Phase 6
I2088: Phase 6, elapsed time : 10.7 (sec)

Final Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/1280
    PLBs                        :	38/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 101.12 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 726
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 726
used logic cells: 111
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 179 
I1212: Iteration  1 :    42 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:29:22 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CS179 :"D:\LocalBus68040\U400\U400_SDRAM.v":110:7:110:9|Assignment target TAn must be a net type
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:29:22 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:29:22 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:29:53 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CG426 :"D:\LocalBus68040\U400\U400_SDRAM.v":134:8:134:10|Assignment target TAn must be of type reg or genvar
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:29:53 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:29:53 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:30:24 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:30:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:30:25 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:30:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:30:26 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 15:30:26 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     48   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:30:26 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 15:30:26 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.63ns		 108 /        48
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance  
------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               48         U400_SDRAM.TA_OUT
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 15:30:27 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 3.142

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      53.4 MHz      25.000        18.716        3.142     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      20.933  |  25.000      10.232  |  12.500      3.142  |  12.500      8.370
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                   Arrival           
Instance                          Reference     Type          Pin     Net                    Time        Slack 
                                  Clock                                                                        
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFF        Q       RAM_CYCLE_START        0.540       3.142 
U400_SDRAM.RAM_CYCLE              CLK40         SB_DFFNSR     Q       RAM_CYCLE              0.540       8.370 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[4]       0.540       10.232
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[5]       0.540       10.239
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[6]       0.540       10.267
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[7]       0.540       10.330
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[2]       0.540       11.918
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[3]       0.540       11.967
U400_SDRAM.SDRAM_COUNTER[0]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[0]       0.540       12.052
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[3]     0.540       12.094
===============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required          
Instance                        Reference     Type          Pin     Net                     Time         Slack
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK40         SB_DFFNSR     D       CS0_EN_1                12.395       3.142
U400_SDRAM.CS1_EN               CLK40         SB_DFFNSR     D       CS1_EN_1                12.395       3.142
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFN       D       SDRAM_CMD_0             12.395       4.731
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFN       D       SDRAM_CMD_1             12.395       4.731
U400_SDRAM.BANK0                CLK40         SB_DFFNSR     D       BANK0                   12.395       4.864
U400_SDRAM.BANK1                CLK40         SB_DFFNSR     D       BANK1                   12.395       4.864
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNSR     D       WRITE_CYCLE_0           12.395       6.529
U400_SDRAM.RAM_CYCLE            CLK40         SB_DFFNSR     D       RAM_CYCLE_0             12.395       6.550
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNE      D       SDRAM_COUNTER_lm[1]     12.395       6.613
U400_SDRAM.SDRAM_CMD_ne[0]      CLK40         SB_DFFNE      E       N_8                     12.500       6.656
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.142

    Number of logic level(s):                4
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START              SB_DFF        Q        Out     0.540     0.540       -         
RAM_CYCLE_START                         Net           -        -       1.599     -           6         
U400_SDRAM.RAM_CYCLE_START_RNIP6F34     SB_LUT4       I2       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNIP6F34     SB_LUT4       O        Out     0.379     2.518       -         
N_123                                   Net           -        -       1.371     -           1         
U400_SDRAM.RAM_CYCLE_START_RNIP5759     SB_LUT4       I1       In      -         3.889       -         
U400_SDRAM.RAM_CYCLE_START_RNIP5759     SB_LUT4       O        Out     0.400     4.288       -         
N_24                                    Net           -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                 SB_LUT4       I1       In      -         5.659       -         
U400_SDRAM.CS0_EN_RNO_0                 SB_LUT4       O        Out     0.400     6.059       -         
CS0_EN_0                                Net           -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                   SB_LUT4       I3       In      -         7.430       -         
U400_SDRAM.CS0_EN_RNO                   SB_LUT4       O        Out     0.316     7.746       -         
CS0_EN_1                                Net           -        -       1.507     -           1         
U400_SDRAM.CS0_EN                       SB_DFFNSR     D        In      -         9.253       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        14 uses
SB_DFF          1 use
SB_DFFN         2 uses
SB_DFFNE        9 uses
SB_DFFNESR      13 uses
SB_DFFNSR       16 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         100 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 100 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 100 = 100 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:30:27 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	56
        CARRY Only       	:	2
        LUT with CARRY   	:	0
    LogicCells                  :	106/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.2 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	106/1280
    PLBs                        :	40/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 106.37 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 679
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 679
used logic cells: 106
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    34 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:37:11 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CS187 :"D:\LocalBus68040\U400\U400_SDRAM.v":271:22:271:26|Expecting ,
@E: CS187 :"D:\LocalBus68040\U400\U400_SDRAM.v":282:0:282:8|Expecting endmodule
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:37:11 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:37:11 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:37:29 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:37:29 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:37:29 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:37:29 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:37:31 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 15:37:31 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     48   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:37:31 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 15:37:31 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.63ns		 111 /        48
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance  
------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               48         U400_SDRAM.TA_OUT
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 15:37:32 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 3.009

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      52.7 MHz      25.000        18.982        3.009     declared     default_clkgroup
==================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      20.870  |  25.000      10.071  |  12.500      3.009  |  12.500      8.349
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                   Arrival           
Instance                          Reference     Type          Pin     Net                    Time        Slack 
                                  Clock                                                                        
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START        CLK40         SB_DFF        Q       RAM_CYCLE_START        0.540       3.009 
U400_SDRAM.RAM_CYCLE              CLK40         SB_DFFNSR     Q       RAM_CYCLE              0.540       8.349 
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[4]       0.540       10.070
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[5]       0.540       10.120
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[6]       0.540       10.141
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[7]       0.540       10.204
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[3]       0.540       11.939
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[3]     0.540       11.996
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[4]     0.540       12.045
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[5]     0.540       12.066
===============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required          
Instance                        Reference     Type          Pin     Net                     Time         Slack
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFN       D       SDRAM_CMD               12.395       3.009
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFN       D       SDRAM_CMD_0             12.395       3.009
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFN       D       SDRAM_CMD_1             12.395       3.009
U400_SDRAM.CS1_EN               CLK40         SB_DFFNSR     D       CS1_EN_1                12.395       3.023
U400_SDRAM.CS0_EN               CLK40         SB_DFFNSR     D       CS0_EN_1                12.395       3.044
U400_SDRAM.BANK0                CLK40         SB_DFFNSR     D       BANK0                   12.395       4.843
U400_SDRAM.BANK1                CLK40         SB_DFFNSR     D       BANK1                   12.395       4.843
U400_SDRAM.RAM_CYCLE            CLK40         SB_DFFNSR     D       RAM_CYCLE_0             12.395       4.934
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNSR     D       WRITE_CYCLE_0           12.395       6.578
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNE      D       SDRAM_COUNTER_lm[1]     12.395       6.599
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.009

    Number of logic level(s):                4
    Starting point:                          U400_SDRAM.RAM_CYCLE_START / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.RAM_CYCLE_START               SB_DFF      Q        Out     0.540     0.540       -         
RAM_CYCLE_START                          Net         -        -       1.599     -           7         
U400_SDRAM.RAM_CYCLE_START_RNI7CRF2      SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.RAM_CYCLE_START_RNI7CRF2      SB_LUT4     O        Out     0.379     2.518       -         
N_13                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIDLIS3[2]     SB_LUT4     I1       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIDLIS3[2]     SB_LUT4     O        Out     0.400     4.288       -         
SDRAM_COUNTER_RNIDLIS3[2]                Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIIEB77[1]     SB_LUT4     I0       In      -         5.659       -         
U400_SDRAM.SDRAM_COUNTER_RNIIEB77[1]     SB_LUT4     O        Out     0.449     6.108       -         
N_80                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I1       In      -         7.479       -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.400     7.879       -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN     D        In      -         9.386       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        14 uses
SB_DFF          1 use
SB_DFFN         3 uses
SB_DFFNE        8 uses
SB_DFFNESR      13 uses
SB_DFFNSR       16 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         102 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 102 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:37:32 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	56
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	107/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 102.17 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 652
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 652
used logic cells: 107
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 169 
I1212: Iteration  1 :    34 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 15:39:52 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:39:52 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:39:52 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:39:52 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 15:39:53 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 15:39:53 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     48   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:39:54 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 15:39:54 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    12.13ns		 112 /        48
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance            
----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               48         U400_SDRAM.SDRAM_COUNTER[7]
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 15:39:55 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 10.000

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      66.7 MHz      25.000        15.000        10.000     declared     default_clkgroup
===================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      10.000  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFE      Q       SDRAM_COUNTER[4]       0.540       10.000
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFE      Q       SDRAM_COUNTER[5]       0.540       10.050
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFE      Q       SDRAM_COUNTER[6]       0.540       10.070
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFE      Q       SDRAM_COUNTER[7]       0.540       10.134
U400_SDRAM.SDRAM_COUNTER[3]       CLK40         SB_DFFE      Q       SDRAM_COUNTER[3]       0.540       11.869
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFSR     Q       REFRESH_COUNTER[3]     0.540       12.087
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFSR     Q       REFRESH_COUNTER[4]     0.540       12.136
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFSR     Q       REFRESH_COUNTER[5]     0.540       12.157
U400_SDRAM.SDRAM_COUNTER[0]       CLK40         SB_DFFE      Q       SDRAM_COUNTER[0]       0.540       13.689
U400_SDRAM.SDRAM_COUNTER[2]       CLK40         SB_DFFE      Q       SDRAM_COUNTER[2]       0.540       13.710
==============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK40         SB_DFFSR     D       CS0_EN_1                24.895       10.000
U400_SDRAM.CS1_EN               CLK40         SB_DFFSR     D       CS1_EN_1                24.895       10.000
U400_SDRAM.RAM_CYCLE            CLK40         SB_DFFSR     D       RAM_CYCLE_0             24.895       10.113
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFF       D       SDRAM_CMD               24.895       10.204
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFF       D       SDRAM_CMD_0             24.895       10.204
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFF       D       SDRAM_CMD_1             24.895       10.204
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFE      D       SDRAM_COUNTER_lm[1]     24.895       11.799
U400_SDRAM.SDRAM_COUNTER[2]     CLK40         SB_DFFE      D       SDRAM_COUNTER_lm[2]     24.895       11.813
U400_SDRAM.SDRAM_COUNTER[3]     CLK40         SB_DFFE      D       SDRAM_COUNTER_lm[3]     24.895       11.813
U400_SDRAM.SDRAM_COUNTER[4]     CLK40         SB_DFFE      D       SDRAM_COUNTER_lm[4]     24.895       11.813
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.895

    - Propagation time:                      14.894
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.000

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_100_mux                                  Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNIGBF21[3]       SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIGBF21[3]       SB_LUT4      O        Out     0.449     4.408       -         
N_7_0                                      Net          -        -       1.371     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_0[0]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_0[0]     SB_LUT4      O        Out     0.449     6.227       -         
N_41_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNIP7S33       SB_LUT4      I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIP7S33       SB_LUT4      O        Out     0.449     8.047       -         
N_42_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI8O7N7[1]       SB_LUT4      I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNI8O7N7[1]       SB_LUT4      O        Out     0.449     9.867       -         
N_49_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      I1       In      -         11.238      -         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      O        Out     0.400     11.638      -         
CS0_EN_0                                   Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      I2       In      -         13.009      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      O        Out     0.379     13.387      -         
CS0_EN_1                                   Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFSR     D        In      -         14.894      -         
=========================================================================================================
Total path delay (propagation time + setup) of 15.000 is 3.668(24.5%) logic and 11.332(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         8 uses
SB_DFFESR       13 uses
SB_DFFSR        17 uses
SB_DFFSS        5 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         104 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 104 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 104 = 104 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 15:39:55 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	108
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	58
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	109/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.7 (sec)

Final Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	109/1280
    PLBs                        :	38/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 124.04 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 680
used logic cells: 109
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 680
used logic cells: 109
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 172 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 08 18:54:05 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 18:54:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 18:54:06 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 18:54:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 08 18:54:07 2025

###########################################################]
Pre-mapping Report

# Sat Mar 08 18:54:07 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     48   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 18:54:08 2025

###########################################################]
Map & Optimize Report

# Sat Mar 08 18:54:08 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    14.93ns		 119 /        48
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":130:0:130:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK40.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance            
----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               48         U400_SDRAM.SDRAM_COUNTER[7]
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 08 18:54:09 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 11.967

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      76.7 MHz      25.000        13.033        11.967     declared     default_clkgroup
===================================================================================================================
@W: MT511 :"d:/localbus68040/u400/u400_top.sdc":2:0:2:0|Clock source [get_ports CLK80] not found in netlist: create_clock -period 12.5000 [get_ports CLK80]





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  No paths    -      |  25.000      11.967  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                   Arrival           
Instance                          Reference     Type          Pin     Net                    Time        Slack 
                                  Clock                                                                        
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[4]       0.540       11.967
U400_SDRAM.REFRESH_COUNTER[3]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[3]     0.540       12.017
U400_SDRAM.SDRAM_COUNTER[5]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[5]       0.540       12.017
U400_SDRAM.SDRAM_COUNTER[6]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[6]       0.540       12.038
U400_SDRAM.REFRESH_COUNTER[4]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[4]     0.540       12.066
U400_SDRAM.REFRESH_COUNTER[5]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[5]     0.540       12.087
U400_SDRAM.SDRAM_COUNTER[7]       CLK40         SB_DFFNE      Q       SDRAM_COUNTER[7]       0.540       12.101
U400_SDRAM.REFRESH_COUNTER[6]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[6]     0.540       13.703
U400_SDRAM.REFRESH_COUNTER[7]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[7]     0.540       13.752
U400_SDRAM.REFRESH_COUNTER[8]     CLK40         SB_DFFNSR     Q       REFRESH_COUNTER[8]     0.540       13.773
===============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference     Type          Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK40         SB_DFFNSR     D       CS0_EN_1                24.895       11.967
U400_SDRAM.CS1_EN               CLK40         SB_DFFNSR     D       CS1_EN_1                24.895       11.967
U400_SDRAM.SDRAM_CMD[0]         CLK40         SB_DFFN       D       SDRAM_CMD               24.895       12.017
U400_SDRAM.SDRAM_CMD[1]         CLK40         SB_DFFN       D       SDRAM_CMD_0             24.895       12.017
U400_SDRAM.SDRAM_CMD[2]         CLK40         SB_DFFN       D       SDRAM_CMD_1             24.895       12.017
U400_SDRAM.SDRAM_COUNTER[0]     CLK40         SB_DFFNE      D       SDRAM_COUNTER_lm[0]     24.895       13.521
U400_SDRAM.SDRAM_COUNTER[1]     CLK40         SB_DFFNE      D       SDRAM_COUNTER_lm[1]     24.895       13.521
U400_SDRAM.WRITE_CYCLE          CLK40         SB_DFFNSR     D       WRITE_CYCLE_0           24.895       13.570
U400_SDRAM.SDRAM_COUNTER[2]     CLK40         SB_DFFNE      D       SDRAM_COUNTER_lm[2]     24.895       13.584
U400_SDRAM.SDRAM_COUNTER[3]     CLK40         SB_DFFNE      D       SDRAM_COUNTER_lm[3]     24.895       13.584
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.895

    - Propagation time:                      12.927
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     11.967

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK40 [falling] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                       Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFNE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net           -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4       I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4       O        Out     0.449     2.588       -         
N_110_mux                                  Net           -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIRRB91_1[3]     SB_LUT4       I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIRRB91_1[3]     SB_LUT4       O        Out     0.449     4.408       -         
N_6_0                                      Net           -        -       1.371     -           9         
U400_SDRAM.RAM_CYCLE_START_RNI397P3        SB_LUT4       I0       In      -         5.779       -         
U400_SDRAM.RAM_CYCLE_START_RNI397P3        SB_LUT4       O        Out     0.386     6.164       -         
m36_ns_1                                   Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIN8CG5[2]       SB_LUT4       I3       In      -         7.535       -         
U400_SDRAM.SDRAM_COUNTER_RNIN8CG5[2]       SB_LUT4       O        Out     0.316     7.851       -         
N_37                                       Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5P449       SB_LUT4       I1       In      -         9.222       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5P449       SB_LUT4       O        Out     0.379     9.601       -         
N_39                                       Net           -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4       I0       In      -         10.972      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4       O        Out     0.449     11.420      -         
CS0_EN_1                                   Net           -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFNSR     D        In      -         12.927      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.033 is 3.072(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        14 uses
SB_DFFN         5 uses
SB_DFFNE        8 uses
SB_DFFNESR      13 uses
SB_DFFNSR       17 uses
SB_DFFNSS       5 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         106 uses

I/O ports: 65
I/O primitives: 65
SB_GB_IO       1 use
SB_IO          64 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (3%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 106 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 08 18:54:09 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLK80 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	64
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK40_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'CLK40_ibuf_gb_io' and SB_GB 'CLK40_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	110
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	60
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	111/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/1280
    PLBs                        :	37/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	65/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 147.51 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 659
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 659
used logic cells: 111
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 175 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
7:02:08 PM
