Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 24 21:24:09 2021
| Host         : 612-31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.443        0.000                      0                  187        0.170        0.000                      0                  187        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.443        0.000                      0                  187        0.170        0.000                      0                  187        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.966ns (22.533%)  route 3.321ns (77.467%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 15.233 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.829     9.834    cnt_time
    SLICE_X1Y168         FDCE                                         r  cnt_time_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.757    15.233    clk_IBUF_BUFG
    SLICE_X1Y168         FDCE                                         r  cnt_time_reg[25]/C
                         clock pessimism              0.284    15.517    
                         clock uncertainty           -0.035    15.482    
    SLICE_X1Y168         FDCE (Setup_fdce_C_CE)      -0.205    15.277    cnt_time_reg[25]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.966ns (22.533%)  route 3.321ns (77.467%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 15.233 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.829     9.834    cnt_time
    SLICE_X1Y168         FDCE                                         r  cnt_time_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.757    15.233    clk_IBUF_BUFG
    SLICE_X1Y168         FDCE                                         r  cnt_time_reg[30]/C
                         clock pessimism              0.284    15.517    
                         clock uncertainty           -0.035    15.482    
    SLICE_X1Y168         FDCE (Setup_fdce_C_CE)      -0.205    15.277    cnt_time_reg[30]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.966ns (23.298%)  route 3.180ns (76.702%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.688     9.693    cnt_time
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.759    15.235    clk_IBUF_BUFG
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[22]/C
                         clock pessimism              0.284    15.519    
                         clock uncertainty           -0.035    15.484    
    SLICE_X1Y167         FDCE (Setup_fdce_C_CE)      -0.205    15.279    cnt_time_reg[22]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.966ns (23.298%)  route 3.180ns (76.702%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.688     9.693    cnt_time
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.759    15.235    clk_IBUF_BUFG
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[23]/C
                         clock pessimism              0.284    15.519    
                         clock uncertainty           -0.035    15.484    
    SLICE_X1Y167         FDCE (Setup_fdce_C_CE)      -0.205    15.279    cnt_time_reg[23]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.966ns (23.298%)  route 3.180ns (76.702%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.688     9.693    cnt_time
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.759    15.235    clk_IBUF_BUFG
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[26]/C
                         clock pessimism              0.284    15.519    
                         clock uncertainty           -0.035    15.484    
    SLICE_X1Y167         FDCE (Setup_fdce_C_CE)      -0.205    15.279    cnt_time_reg[26]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.966ns (23.298%)  route 3.180ns (76.702%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.688     9.693    cnt_time
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.759    15.235    clk_IBUF_BUFG
    SLICE_X1Y167         FDCE                                         r  cnt_time_reg[29]/C
                         clock pessimism              0.284    15.519    
                         clock uncertainty           -0.035    15.484    
    SLICE_X1Y167         FDCE (Setup_fdce_C_CE)      -0.205    15.279    cnt_time_reg[29]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.966ns (23.356%)  route 3.170ns (76.644%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.678     9.683    cnt_time
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.760    15.236    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[18]/C
                         clock pessimism              0.284    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X1Y166         FDCE (Setup_fdce_C_CE)      -0.205    15.280    cnt_time_reg[18]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.966ns (23.356%)  route 3.170ns (76.644%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.678     9.683    cnt_time
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.760    15.236    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[21]/C
                         clock pessimism              0.284    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X1Y166         FDCE (Setup_fdce_C_CE)      -0.205    15.280    cnt_time_reg[21]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.966ns (23.356%)  route 3.170ns (76.644%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.678     9.683    cnt_time
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.760    15.236    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[24]/C
                         clock pessimism              0.284    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X1Y166         FDCE (Setup_fdce_C_CE)      -0.205    15.280    cnt_time_reg[24]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.966ns (23.356%)  route 3.170ns (76.644%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.890     5.547    clk_IBUF_BUFG
    SLICE_X1Y163         FDCE                                         r  cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDCE (Prop_fdce_C_Q)         0.419     5.966 f  cnt_time_reg[6]/Q
                         net (fo=2, routed)           0.810     6.776    cnt_time_reg_n_0_[6]
    SLICE_X1Y162         LUT4 (Prop_lut4_I1_O)        0.299     7.075 f  cnt_time[31]_i_7/O
                         net (fo=1, routed)           0.806     7.881    cnt_time[31]_i_7_n_0
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  cnt_time[31]_i_4/O
                         net (fo=35, routed)          0.876     8.881    cnt_time[31]_i_4_n_0
    SLICE_X4Y164         LUT4 (Prop_lut4_I2_O)        0.124     9.005 r  cnt_time[31]_i_1/O
                         net (fo=32, routed)          0.678     9.683    cnt_time
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.760    15.236    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_time_reg[27]/C
                         clock pessimism              0.284    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X1Y166         FDCE (Setup_fdce_C_CE)      -0.205    15.280    cnt_time_reg[27]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 light_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ca_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.675     1.653    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.141     1.794 r  light_reg[0]/Q
                         net (fo=1, routed)           0.112     1.906    light_reg_n_0_[0]
    SLICE_X5Y168         FDRE                                         r  led_ca_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X5Y168         FDRE                                         r  led_ca_reg/C
                         clock pessimism             -0.507     1.666    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.070     1.736    led_ca_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.675     1.653    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.141     1.794 r  light_reg[1]/Q
                         net (fo=1, routed)           0.112     1.906    p_0_in
    SLICE_X5Y168         FDRE                                         r  led_cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X5Y168         FDRE                                         r  led_cb_reg/C
                         clock pessimism             -0.507     1.666    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.066     1.732    led_cb_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 num_led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.675     1.653    clk_IBUF_BUFG
    SLICE_X4Y167         FDPE                                         r  num_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDPE (Prop_fdpe_C_Q)         0.141     1.794 r  num_led_reg[1]/Q
                         net (fo=7, routed)           0.109     1.903    num_led[1]
    SLICE_X5Y167         LUT4 (Prop_lut4_I3_O)        0.048     1.951 r  light[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    light[5]
    SLICE_X5Y167         FDRE                                         r  light_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.950     2.174    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  light_reg[5]/C
                         clock pessimism             -0.508     1.666    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.107     1.773    light_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 num_led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.675     1.653    clk_IBUF_BUFG
    SLICE_X4Y167         FDPE                                         r  num_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDPE (Prop_fdpe_C_Q)         0.141     1.794 r  num_led_reg[1]/Q
                         net (fo=7, routed)           0.110     1.904    num_led[1]
    SLICE_X5Y167         LUT4 (Prop_lut4_I3_O)        0.045     1.949 r  light[1]_i_1/O
                         net (fo=1, routed)           0.000     1.949    light[1]
    SLICE_X5Y167         FDRE                                         r  light_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.950     2.174    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  light_reg[1]/C
                         clock pessimism             -0.508     1.666    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.092     1.758    light_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 num_led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.675     1.653    clk_IBUF_BUFG
    SLICE_X4Y167         FDPE                                         r  num_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDPE (Prop_fdpe_C_Q)         0.141     1.794 r  num_led_reg[1]/Q
                         net (fo=7, routed)           0.109     1.903    num_led[1]
    SLICE_X5Y167         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  light[0]_i_1/O
                         net (fo=1, routed)           0.000     1.948    light[0]
    SLICE_X5Y167         FDRE                                         r  light_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.950     2.174    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  light_reg[0]/C
                         clock pessimism             -0.508     1.666    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.091     1.757    light_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.680     1.658    clk_IBUF_BUFG
    SLICE_X1Y161         FDCE                                         r  cnt_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDCE (Prop_fdce_C_Q)         0.141     1.799 f  cnt_time_reg[0]/Q
                         net (fo=3, routed)           0.167     1.966    cnt_time_reg_n_0_[0]
    SLICE_X1Y161         LUT1 (Prop_lut1_I0_O)        0.045     2.011 r  cnt_time[0]_i_1/O
                         net (fo=1, routed)           0.000     2.011    cnt_time[0]_i_1_n_0
    SLICE_X1Y161         FDCE                                         r  cnt_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.957     2.181    clk_IBUF_BUFG
    SLICE_X1Y161         FDCE                                         r  cnt_time_reg[0]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X1Y161         FDCE (Hold_fdce_C_D)         0.091     1.749    cnt_time_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 num_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_time_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X6Y166         FDCE                                         r  num_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDCE (Prop_fdce_C_Q)         0.164     1.818 r  num_time_reg[0]/Q
                         net (fo=8, routed)           0.186     2.005    num_time_reg__0[0]
    SLICE_X6Y166         LUT5 (Prop_lut5_I1_O)        0.043     2.048 r  num_time[2]_i_1/O
                         net (fo=1, routed)           0.000     2.048    p_0_in__0[2]
    SLICE_X6Y166         FDCE                                         r  num_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X6Y166         FDCE                                         r  num_time_reg[2]/C
                         clock pessimism             -0.521     1.654    
    SLICE_X6Y166         FDCE (Hold_fdce_C_D)         0.131     1.785    num_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 num_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_time_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X6Y166         FDCE                                         r  num_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDCE (Prop_fdce_C_Q)         0.164     1.818 r  num_time_reg[0]/Q
                         net (fo=8, routed)           0.186     2.005    num_time_reg__0[0]
    SLICE_X6Y166         LUT4 (Prop_lut4_I1_O)        0.045     2.050 r  num_time[3]_i_2/O
                         net (fo=1, routed)           0.000     2.050    p_0_in__0[3]
    SLICE_X6Y166         FDPE                                         r  num_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X6Y166         FDPE                                         r  num_time_reg[3]/C
                         clock pessimism             -0.521     1.654    
    SLICE_X6Y166         FDPE (Hold_fdpe_C_D)         0.121     1.775    num_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 num_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X6Y166         FDCE                                         r  num_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDCE (Prop_fdce_C_Q)         0.164     1.818 f  num_time_reg[0]/Q
                         net (fo=8, routed)           0.186     2.005    num_time_reg__0[0]
    SLICE_X6Y166         LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  num_time[0]_i_1/O
                         net (fo=1, routed)           0.000     2.050    p_0_in__0[0]
    SLICE_X6Y166         FDCE                                         r  num_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X6Y166         FDCE                                         r  num_time_reg[0]/C
                         clock pessimism             -0.521     1.654    
    SLICE_X6Y166         FDCE (Hold_fdce_C_D)         0.120     1.774    num_time_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 light_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.141     1.795 r  light_reg[2]/Q
                         net (fo=1, routed)           0.220     2.015    light_reg_n_0_[2]
    SLICE_X5Y168         FDRE                                         r  led_cc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X5Y168         FDRE                                         r  led_cc_reg/C
                         clock pessimism             -0.507     1.666    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.070     1.736    led_cc_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168   cnt_led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168   cnt_led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168   cnt_led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y162   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y164   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y164   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y165   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y164   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y164   cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y165   cnt_time_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y165   cnt_time_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y162   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y162   cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y162   cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y162   cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y162   cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y162   cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   cnt_led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   cnt_led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   cnt_led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   cnt_led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   cnt_led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168   cnt_led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y162   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y164   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y164   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   cnt_reg[14]/C



