12-Feb-2026 15:26:13 | INFO    | KLayout version detected: 0.30.5
12-Feb-2026 15:26:13 | INFO    | Using DRC JSON file: /opt/pdks/ihp-sg13g2/libs.tech/klayout/python/sg13g2_pycell_lib/sg13g2_tech_mod.json
12-Feb-2026 15:26:13 | INFO    | Running IHP-SG13G2 main checks on design /home/designer/shared/IHP-AnalogAcademy/modules/module_3_8_bit_SAR_ADC/part_5_analog_layout/switch_array/layout/T_gate.gds, topcell: T_gate
12-Feb-2026 15:26:16 | INFO    | Running IHP-SG13G2 sg13g2_maximal checks on design /home/designer/shared/IHP-AnalogAcademy/modules/module_3_8_bit_SAR_ADC/part_5_analog_layout/switch_array/layout/T_gate.gds, topcell: T_gate
12-Feb-2026 15:26:17 | INFO    | Completed running Sg13g2_maximal checks.
12-Feb-2026 15:26:17 | INFO    | =====================================================================================
12-Feb-2026 15:26:17 | INFO    | ✅ --- KLayout DRC Check Passed: No DRC violations detected in the layout. --- ✅
12-Feb-2026 15:26:17 | INFO    | =====================================================================================
12-Feb-2026 15:26:17 | INFO    | Total DRC Run time: 3.86 seconds (including execution, analysis, and reporting)
