// Seed: 932019952
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [-1 : 1] id_3;
  assign id_1 = id_3;
  parameter id_4 = 1;
  tri0 id_5 = 1;
  wire id_6 = -1'b0 & -1 - -1;
  wire id_7 = id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd52
) (
    input supply1 _id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_2 = -1'b0 & id_5;
  wire id_6;
  wire [1 : id_0] \id_7 ;
endmodule
