<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="example.cpp:24:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc.store.14," ID="scevgepseq" BundleName="gmem0" VarName="out_memory" LoopLoc="example.cpp:24:22" LoopName="VITIS_LOOP_24_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;64&gt;*)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="example.cpp:22:20" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="example.cpp:22:20" LoopName="VITIS_LOOP_22_1" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;64&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="example.cpp:38:24" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="example.cpp:38:24" LoopName="VITIS_LOOP_38_1" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="example.cpp:40:9" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.body.load.7" VarName="ref.tmp" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="example.cpp:24:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem0" VarName="out_memory" LoopLoc="example.cpp:24:22" LoopName="VITIS_LOOP_24_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;64&gt;*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="example.cpp:24:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 64 in loop 'VITIS_LOOP_24_2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="example.cpp:24:22" LoopName="VITIS_LOOP_24_2" Length="variable" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

