

================================================================
== Vivado HLS Report for 'load_4'
================================================================
* Date:           Mon Sep 25 21:40:42 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|      69|      36|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      52|    -|
|Register         |        -|      -|      57|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     126|      88|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+----+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+----+----+------------+------------+
    |sum2_fu_81_p2  |     +    |      0|  23|  12|           2|           6|
    |sum4_fu_91_p2  |     +    |      0|  23|  12|           2|           6|
    |sum_fu_70_p2   |     +    |      0|  23|  12|           1|           6|
    +---------------+----------+-------+----+----+------------+------------+
    |Total          |          |      0|  69|  36|           5|          18|
    +---------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  17|          4|    1|          4|
    |ap_return      |   9|          2|   32|         64|
    |in_r_address0  |  13|          3|    6|         18|
    |in_r_address1  |  13|          3|    6|         18|
    +---------------+----+-----------+-----+-----------+
    |Total          |  52|         12|   45|        104|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |ap_return_preg     |  32|   0|   32|          0|
    |in_load_1_reg_132  |   8|   0|    8|          0|
    |in_load_reg_127    |   8|   0|    8|          0|
    |tmp_1374_reg_116   |   6|   0|    6|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  57|   0|   57|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    load_4    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    load_4    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    load_4    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    load_4    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    load_4    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    load_4    | return value |
|ap_return      | out |   32| ap_ctrl_hs |    load_4    | return value |
|in_r_address0  | out |    6|  ap_memory |     in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0        |  in |    8|  ap_memory |     in_r     |     array    |
|in_r_address1  | out |    6|  ap_memory |     in_r     |     array    |
|in_r_ce1       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1        |  in |    8|  ap_memory |     in_r     |     array    |
|in_offset      |  in |    7|   ap_none  |   in_offset  |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 1.43ns
ST_1: in_offset_read (3)  [1/1] 0.00ns
:0  %in_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %in_offset)

ST_1: in_offset_cast3 (4)  [1/1] 0.00ns
:1  %in_offset_cast3 = zext i7 %in_offset_read to i64

ST_1: in_addr (5)  [1/1] 0.00ns
:2  %in_addr = getelementptr [64 x i8]* %in_r, i64 0, i64 %in_offset_cast3

ST_1: in_load (6)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:17
:3  %in_load = load i8* %in_addr, align 1

ST_1: tmp_1374 (7)  [1/1] 0.00ns
:4  %tmp_1374 = trunc i7 %in_offset_read to i6

ST_1: sum (8)  [1/1] 0.75ns
:5  %sum = add i6 1, %tmp_1374

ST_1: sum_cast (9)  [1/1] 0.00ns
:6  %sum_cast = zext i6 %sum to i64

ST_1: in_addr_1 (10)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:18
:7  %in_addr_1 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum_cast

ST_1: in_load_1 (11)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:18
:8  %in_load_1 = load i8* %in_addr_1, align 1


 <State 2>: 1.43ns
ST_2: in_load (6)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:17
:3  %in_load = load i8* %in_addr, align 1

ST_2: in_load_1 (11)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:18
:8  %in_load_1 = load i8* %in_addr_1, align 1

ST_2: sum2 (12)  [1/1] 0.75ns
:9  %sum2 = add i6 2, %tmp_1374

ST_2: sum2_cast (13)  [1/1] 0.00ns
:10  %sum2_cast = zext i6 %sum2 to i64

ST_2: in_addr_2 (14)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:19
:11  %in_addr_2 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_2: in_load_2 (15)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:19
:12  %in_load_2 = load i8* %in_addr_2, align 1

ST_2: sum4 (16)  [1/1] 0.75ns
:13  %sum4 = add i6 3, %tmp_1374

ST_2: sum4_cast (17)  [1/1] 0.00ns
:14  %sum4_cast = zext i6 %sum4 to i64

ST_2: in_addr_3 (18)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:20
:15  %in_addr_3 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum4_cast

ST_2: in_load_3 (19)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:20
:16  %in_load_3 = load i8* %in_addr_3, align 1


 <State 3>: 0.68ns
ST_3: in_load_2 (15)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:19
:12  %in_load_2 = load i8* %in_addr_2, align 1

ST_3: in_load_3 (19)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:20
:16  %in_load_3 = load i8* %in_addr_3, align 1

ST_3: tmp (20)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:20
:17  %tmp = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %in_load_3, i8 %in_load_2, i8 %in_load_1, i8 %in_load)

ST_3: StgValue_26 (21)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:22
:18  ret i32 %tmp



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_offset_read  (read          ) [ 0000]
in_offset_cast3 (zext          ) [ 0000]
in_addr         (getelementptr ) [ 0010]
tmp_1374        (trunc         ) [ 0010]
sum             (add           ) [ 0000]
sum_cast        (zext          ) [ 0000]
in_addr_1       (getelementptr ) [ 0010]
in_load         (load          ) [ 0001]
in_load_1       (load          ) [ 0001]
sum2            (add           ) [ 0000]
sum2_cast       (zext          ) [ 0000]
in_addr_2       (getelementptr ) [ 0001]
sum4            (add           ) [ 0000]
sum4_cast       (zext          ) [ 0000]
in_addr_3       (getelementptr ) [ 0001]
in_load_2       (load          ) [ 0000]
in_load_3       (load          ) [ 0000]
tmp             (bitconcatenate) [ 0000]
StgValue_26     (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="in_offset_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="7" slack="0"/>
<pin id="18" dir="0" index="1" bw="7" slack="0"/>
<pin id="19" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_offset_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="in_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="7" slack="0"/>
<pin id="26" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="grp_access_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="6" slack="0"/>
<pin id="31" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="41" dir="0" index="3" bw="6" slack="0"/>
<pin id="42" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="32" dir="1" index="2" bw="8" slack="0"/>
<pin id="43" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 in_load_1/1 in_load_2/2 in_load_3/2 "/>
</bind>
</comp>

<comp id="34" class="1004" name="in_addr_1_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="6" slack="0"/>
<pin id="38" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_1/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="in_addr_2_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="6" slack="0"/>
<pin id="49" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_2/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="in_addr_3_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="6" slack="0"/>
<pin id="57" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_3/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="in_offset_cast3_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_offset_cast3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_1374_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1374/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sum_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sum2_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="6" slack="1"/>
<pin id="84" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sum2_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sum4_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="6" slack="1"/>
<pin id="94" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sum4_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="0" index="3" bw="8" slack="1"/>
<pin id="106" dir="0" index="4" bw="8" slack="1"/>
<pin id="107" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="in_addr_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="1"/>
<pin id="113" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="116" class="1005" name="tmp_1374_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="1"/>
<pin id="118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1374 "/>
</bind>
</comp>

<comp id="122" class="1005" name="in_addr_1_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_1 "/>
</bind>
</comp>

<comp id="127" class="1005" name="in_load_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="1"/>
<pin id="129" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="132" class="1005" name="in_load_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load_1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="in_addr_2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="in_addr_3_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="22" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="34" pin="3"/><net_sink comp="29" pin=3"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="45" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="53" pin="3"/><net_sink comp="29" pin=3"/></net>

<net id="64"><net_src comp="16" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="22" pin=2"/></net>

<net id="69"><net_src comp="16" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="66" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="70" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="81" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="91" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="29" pin="5"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="29" pin="2"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="22" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="119"><net_src comp="66" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="125"><net_src comp="34" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="29" pin=3"/></net>

<net id="130"><net_src comp="29" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="135"><net_src comp="29" pin="5"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="101" pin=3"/></net>

<net id="140"><net_src comp="45" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="145"><net_src comp="53" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="29" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
 - Input state : 
	Port: load_4 : in_r | {1 2 3 }
	Port: load_4 : in_offset | {1 }
  - Chain level:
	State 1
		in_addr : 1
		in_load : 2
		sum : 1
		sum_cast : 2
		in_addr_1 : 3
		in_load_1 : 4
	State 2
		sum2_cast : 1
		in_addr_2 : 2
		in_load_2 : 3
		sum4_cast : 1
		in_addr_3 : 2
		in_load_3 : 3
	State 3
		tmp : 1
		StgValue_26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         sum_fu_70         |    23   |    12   |
|    add   |         sum2_fu_81        |    23   |    12   |
|          |         sum4_fu_91        |    23   |    12   |
|----------|---------------------------|---------|---------|
|   read   | in_offset_read_read_fu_16 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   in_offset_cast3_fu_61   |    0    |    0    |
|   zext   |       sum_cast_fu_76      |    0    |    0    |
|          |      sum2_cast_fu_86      |    0    |    0    |
|          |      sum4_cast_fu_96      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       tmp_1374_fu_66      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_101        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    69   |    36   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|in_addr_1_reg_122|    6   |
|in_addr_2_reg_137|    6   |
|in_addr_3_reg_142|    6   |
| in_addr_reg_111 |    6   |
|in_load_1_reg_132|    8   |
| in_load_reg_127 |    8   |
| tmp_1374_reg_116|    6   |
+-----------------+--------+
|      Total      |   46   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_29 |  p0  |   4  |   6  |   24   ||    17   |
| grp_access_fu_29 |  p3  |   4  |   6  |   24   ||    17   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  0.784  ||    34   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   69   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   34   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   115  |   70   |
+-----------+--------+--------+--------+
