Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep  1 13:52:24 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LBOx2_timing_summary_routed.rpt -rpx LBOx2_timing_summary_routed.rpx
| Design       : LBOx2
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 628 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2609 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.144     -434.589                    134                 2946       -0.369       -3.870                     13                 2946       -0.350       -0.350                       1                  1609  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                            -5.144     -421.823                    122                 2504        0.073        0.000                      0                 2504        3.000        0.000                       0                  1461  
  MMCME2_BASE_inst_n_2          3.127        0.000                      0                   32        0.302        0.000                      0                   32        2.150        0.000                       0                    50  
  MMCME2_BASE_inst_n_2_1        0.168        0.000                      0                   32        0.876        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                   3.400        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.751        0.000                       0                     2  
  clk_div_int                   6.128        0.000                      0                   13        0.189        0.000                      0                   13        4.600        0.000                       0                    15  
  clk_int                                                                                                                                                                  -0.350       -0.350                       1                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           1.528        0.000                      0                  194        1.159        0.000                      0                  194  
clk                     MMCME2_BASE_inst_n_2         -1.035       -1.746                      3                   31        0.022        0.000                      0                   31  
clk                     MMCME2_BASE_inst_n_2_1       -1.332      -11.021                      9                   32       -0.369       -3.870                     13                   32  
clk                     clk_div_int                   6.216        0.000                      0                   13        0.142        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.156        0.000                      0                   98        0.420        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.700        0.000                      0                    1        0.320        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          122  Failing Endpoints,  Worst Slack       -5.144ns,  Total Violation     -421.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.144ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.109ns  (logic 6.865ns (45.436%)  route 8.244ns (54.564%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.458 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.008    19.466    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    19.678 r  LBO2/PD/b0x10_carry__13/O[1]
                         net (fo=1, routed)           0.000    19.678    LBO2/PD/b0x10_carry__13_n_6
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[57]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[57]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.678    
  -------------------------------------------------------------------
                         slack                                 -5.144    

Slack (VIOLATED) :        -5.125ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 6.848ns (45.375%)  route 8.244ns (54.625%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 14.198 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.458 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.008    19.466    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.526 r  LBO2/PD/b0x10_carry__13/CO[3]
                         net (fo=1, routed)           0.000    19.526    LBO2/PD/b0x10_carry__13_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.661 r  LBO2/PD/b0x10_carry__14/O[0]
                         net (fo=1, routed)           0.000    19.661    LBO2/PD/b0x10_carry__14_n_7
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.525    14.198    LBO2/PD/clk_in
    SLICE_X10Y76         FDRE                                         r  LBO2/PD/b0x1_reg[60]/C
                         clock pessimism              0.288    14.487    
                         clock uncertainty           -0.035    14.451    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.084    14.535    LBO2/PD/b0x1_reg[60]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -19.661    
  -------------------------------------------------------------------
                         slack                                 -5.125    

Slack (VIOLATED) :        -5.113ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.078ns  (logic 6.834ns (45.324%)  route 8.244ns (54.676%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.458 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.008    19.466    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    19.647 r  LBO2/PD/b0x10_carry__13/O[3]
                         net (fo=1, routed)           0.000    19.647    LBO2/PD/b0x10_carry__13_n_4
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[59]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[59]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 -5.113    

Slack (VIOLATED) :        -5.076ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 6.805ns (45.243%)  route 8.236ns (54.757%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    19.610 r  LBO2/PD/b0x10_carry__12/O[1]
                         net (fo=1, routed)           0.000    19.610    LBO2/PD/b0x10_carry__12_n_6
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[53]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[53]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.610    
  -------------------------------------------------------------------
                         slack                                 -5.076    

Slack (VIOLATED) :        -5.069ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 6.790ns (45.164%)  route 8.244ns (54.836%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.458 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.008    19.466    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.603 r  LBO2/PD/b0x10_carry__13/O[2]
                         net (fo=1, routed)           0.000    19.603    LBO2/PD/b0x10_carry__13_n_5
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[58]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[58]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.603    
  -------------------------------------------------------------------
                         slack                                 -5.069    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.032ns  (logic 6.788ns (45.157%)  route 8.244ns (54.843%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.458 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.008    19.466    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.601 r  LBO2/PD/b0x10_carry__13/O[0]
                         net (fo=1, routed)           0.000    19.601    LBO2/PD/b0x10_carry__13_n_7
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y75         FDRE                                         r  LBO2/PD/b0x1_reg[56]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[56]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.601    
  -------------------------------------------------------------------
                         slack                                 -5.067    

Slack (VIOLATED) :        -5.045ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.010ns  (logic 6.774ns (45.130%)  route 8.236ns (54.870%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    19.579 r  LBO2/PD/b0x10_carry__12/O[3]
                         net (fo=1, routed)           0.000    19.579    LBO2/PD/b0x10_carry__12_n_4
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[55]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[55]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.579    
  -------------------------------------------------------------------
                         slack                                 -5.045    

Slack (VIOLATED) :        -5.014ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.981ns  (logic 6.745ns (45.023%)  route 8.236ns (54.977%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 14.198 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    19.550 r  LBO2/PD/b0x10_carry__11/O[1]
                         net (fo=1, routed)           0.000    19.550    LBO2/PD/b0x10_carry__11_n_6
    SLICE_X10Y73         FDRE                                         r  LBO2/PD/b0x1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.525    14.198    LBO2/PD/clk_in
    SLICE_X10Y73         FDRE                                         r  LBO2/PD/b0x1_reg[49]/C
                         clock pessimism              0.288    14.487    
                         clock uncertainty           -0.035    14.451    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.084    14.535    LBO2/PD/b0x1_reg[49]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -19.550    
  -------------------------------------------------------------------
                         slack                                 -5.014    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.966ns  (logic 6.730ns (44.968%)  route 8.236ns (55.032%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.535 r  LBO2/PD/b0x10_carry__12/O[2]
                         net (fo=1, routed)           0.000    19.535    LBO2/PD/b0x10_carry__12_n_5
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[54]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[54]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.535    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.964ns  (logic 6.728ns (44.961%)  route 8.236ns (55.039%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.691     4.569    ADC/clk_in
    SLICE_X1Y73          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=4, routed)           6.246    11.083    ADC/e2_in[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.053    11.136 r  ADC/b1x00_i_5/O
                         net (fo=1, routed)           0.000    11.136    ADC/b1x00_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    11.283 r  ADC/b1x00_i_1/O[0]
                         net (fo=5, routed)           0.833    12.116    LBO2/PD/e_in[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.366    15.482 r  LBO2/PD/b0x11__1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.482    LBO2/PD/b0x11__1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    16.768 r  LBO2/PD/b0x11__2/P[0]
                         net (fo=2, routed)           0.703    17.471    LBO2/PD/b0x11__2_n_105
    SLICE_X11Y65         LUT2 (Prop_lut2_I0_O)        0.053    17.524 r  LBO2/PD/b0x11_carry_i_3__1/O
                         net (fo=1, routed)           0.000    17.524    LBO2/PD/b0x11_carry_i_3__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    17.848 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    17.848    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    18.061 r  LBO2/PD/b0x11_carry__0/O[1]
                         net (fo=2, routed)           0.455    18.516    LBO2/PD/b0x11__3[21]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.152    18.668 r  LBO2/PD/b0x10_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    18.668    LBO2/PD/b0x10_carry__4_i_3__1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.978 r  LBO2/PD/b0x10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.978    LBO2/PD/b0x10_carry__4_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.038 r  LBO2/PD/b0x10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.038    LBO2/PD/b0x10_carry__5_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.098 r  LBO2/PD/b0x10_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.098    LBO2/PD/b0x10_carry__6_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.158 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.158    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.218 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.218    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.278 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.278    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.338 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    19.338    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    19.398 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    19.398    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    19.533 r  LBO2/PD/b0x10_carry__12/O[0]
                         net (fo=1, routed)           0.000    19.533    LBO2/PD/b0x10_carry__12_n_7
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.523    14.196    LBO2/PD/clk_in
    SLICE_X10Y74         FDRE                                         r  LBO2/PD/b0x1_reg[52]/C
                         clock pessimism              0.288    14.485    
                         clock uncertainty           -0.035    14.449    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.084    14.533    LBO2/PD/b0x1_reg[52]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -19.533    
  -------------------------------------------------------------------
                         slack                                 -4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 LBO1/PD/b1x0_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b0x1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.273ns (76.691%)  route 0.083ns (23.309%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    LBO1/PD/clk_in
    SLICE_X11Y148        FDRE                                         r  LBO1/PD/b1x0_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.100     1.783 r  LBO1/PD/b1x0_reg[55]/Q
                         net (fo=1, routed)           0.082     1.866    LBO1/PD/b1x0[55]
    SLICE_X10Y148        LUT2 (Prop_lut2_I1_O)        0.028     1.894 r  LBO1/PD/b0x10_carry__12_i_1/O
                         net (fo=1, routed)           0.000     1.894    LBO1/PD/b0x10_carry__12_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.971 r  LBO1/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000     1.971    LBO1/PD/b0x10_carry__12_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.998 r  LBO1/PD/b0x10_carry__13/CO[3]
                         net (fo=1, routed)           0.001     1.998    LBO1/PD/b0x10_carry__13_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.039 r  LBO1/PD/b0x10_carry__14/O[0]
                         net (fo=1, routed)           0.000     2.039    LBO1/PD/b0x10_carry__14_n_7
    SLICE_X10Y150        FDRE                                         r  LBO1/PD/b0x1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.773     2.022    LBO1/PD/clk_in
    SLICE_X10Y150        FDRE                                         r  LBO1/PD/b0x1_reg[60]/C
                         clock pessimism             -0.147     1.874    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.092     1.966    LBO1/PD/b0x1_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 relock1_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relock1_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.266ns (69.027%)  route 0.119ns (30.973%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.614     1.715    clk_in
    SLICE_X2Y149         FDRE                                         r  relock1_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.118     1.833 r  relock1_counter_reg[10]/Q
                         net (fo=2, routed)           0.119     1.952    relock1_counter_reg[10]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.059 r  relock1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.060    relock1_counter_reg[8]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.101 r  relock1_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.101    relock1_counter_reg[12]_i_1_n_7
    SLICE_X2Y150         FDRE                                         r  relock1_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.805     2.054    clk_in
    SLICE_X2Y150         FDRE                                         r  relock1_counter_reg[12]/C
                         clock pessimism             -0.147     1.906    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.092     1.998    relock1_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.266ns (68.928%)  route 0.120ns (31.071%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.542     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.029 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.029    new_param_deser1/deser_clk_origin/data0[21]
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.732     1.981    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser1/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 relock1_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relock1_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.278ns (69.963%)  route 0.119ns (30.037%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.614     1.715    clk_in
    SLICE_X2Y149         FDRE                                         r  relock1_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.118     1.833 r  relock1_counter_reg[10]/Q
                         net (fo=2, routed)           0.119     1.952    relock1_counter_reg[10]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.059 r  relock1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.060    relock1_counter_reg[8]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.113 r  relock1_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.113    relock1_counter_reg[12]_i_1_n_5
    SLICE_X2Y150         FDRE                                         r  relock1_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.805     2.054    clk_in
    SLICE_X2Y150         FDRE                                         r  relock1_counter_reg[14]/C
                         clock pessimism             -0.147     1.906    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.092     1.998    relock1_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.278ns (69.866%)  route 0.120ns (30.134%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.542     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.041 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.041    new_param_deser1/deser_clk_origin/data0[23]
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.732     1.981    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser1/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sweep_stepsize_2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep2/next_val_f_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.183ns (40.397%)  route 0.270ns (59.603%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.611     1.712    clk_in
    SLICE_X4Y104         FDRE                                         r  sweep_stepsize_2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.100     1.812 r  sweep_stepsize_2_reg[28]/Q
                         net (fo=1, routed)           0.270     2.082    relockSweep2/sweep_stepsize_2_reg[31][28]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.028     2.110 r  relockSweep2/next_val_f[31]_i_5__0/O
                         net (fo=1, routed)           0.000     2.110    relockSweep2/next_val_f[31]_i_5__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.165 r  relockSweep2/next_val_f_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.165    relockSweep2/next_val_f0_in[28]
    SLICE_X5Y98          FDRE                                         r  relockSweep2/next_val_f_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.885     2.134    relockSweep2/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep2/next_val_f_reg[28]/C
                         clock pessimism             -0.155     1.978    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.071     2.049    relockSweep2/next_val_f_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 relock1_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relock1_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.285ns (70.483%)  route 0.119ns (29.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.614     1.715    clk_in
    SLICE_X2Y149         FDRE                                         r  relock1_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.118     1.833 r  relock1_counter_reg[10]/Q
                         net (fo=2, routed)           0.119     1.952    relock1_counter_reg[10]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.059 r  relock1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.060    relock1_counter_reg[8]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.120 r  relock1_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.120    relock1_counter_reg[12]_i_1_n_6
    SLICE_X2Y150         FDRE                                         r  relock1_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.805     2.054    clk_in
    SLICE_X2Y150         FDRE                                         r  relock1_counter_reg[13]/C
                         clock pessimism             -0.147     1.906    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.092     1.998    relock1_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.386%)  route 0.120ns (29.613%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.542     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.048 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.048    new_param_deser1/deser_clk_origin/data0[22]
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.732     1.981    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser1/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 LBO1/PD/b1x0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b0x1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.221%)  route 0.054ns (23.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.577     1.678    LBO1/PD/clk_in
    SLICE_X11Y135        FDRE                                         r  LBO1/PD/b1x0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y135        FDRE (Prop_fdre_C_Q)         0.100     1.778 r  LBO1/PD/b1x0_reg[3]/Q
                         net (fo=1, routed)           0.054     1.833    LBO1/PD/b1x0[3]
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.028     1.861 r  LBO1/PD/b0x10_carry_i_1/O
                         net (fo=1, routed)           0.000     1.861    LBO1/PD/b0x10_carry_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.907 r  LBO1/PD/b0x10_carry/O[3]
                         net (fo=1, routed)           0.000     1.907    LBO1/PD/b0x10_carry_n_4
    SLICE_X10Y135        FDRE                                         r  LBO1/PD/b0x1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.776     2.025    LBO1/PD/clk_in
    SLICE_X10Y135        FDRE                                         r  LBO1/PD/b0x1_reg[3]/C
                         clock pessimism             -0.335     1.689    
    SLICE_X10Y135        FDRE (Hold_fdre_C_D)         0.092     1.781    LBO1/PD/b0x1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 LBO2/PI/b1x0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PI/b0x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.175ns (75.994%)  route 0.055ns (24.006%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.626     1.727    LBO2/PI/clk_in
    SLICE_X11Y80         FDRE                                         r  LBO2/PI/b1x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  LBO2/PI/b1x0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.883    LBO2/PI/b1x0_reg_n_0_[2]
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.028     1.911 r  LBO2/PI/b0x10_carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.911    LBO2/PI/b0x10_carry_i_2__2_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.958 r  LBO2/PI/b0x10_carry/O[2]
                         net (fo=1, routed)           0.000     1.958    LBO2/PI/b0x10_carry_n_5
    SLICE_X10Y80         FDRE                                         r  LBO2/PI/b0x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.844     2.093    LBO2/PI/clk_in
    SLICE_X10Y80         FDRE                                         r  LBO2/PI/b0x1_reg[2]/C
                         clock pessimism             -0.354     1.738    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.092     1.830    LBO2/PI/b0x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y73      ADC/ADC11_out_reg[9]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X11Y139    LBO1/PD/b1x0_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X11Y141    LBO1/PD/b1x0_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X11Y141    LBO1/PD/b1x0_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X11Y139    LBO1/PD/b1x0_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X11Y141    LBO1/PD/b1x0_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y66     LBO2/PD/b1x0_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y66     LBO2/PD/b1x0_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X10Y103    ADC/FSM_onehot_state_f_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X13Y104    ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y162    LBO1/PI/b1x0_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y162    LBO1/PI/b1x0_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y162    LBO1/PI/b1x0_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y162    LBO1/PI/b1x0_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.308ns (23.953%)  route 0.978ns (76.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.781ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.495     7.781    DAC0/clkD
    SLICE_X2Y170         FDRE                                         r  DAC0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.308     8.089 r  DAC0/data_in_reg[33]/Q
                         net (fo=1, routed)           0.978     9.066    DAC0/data_in[33]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.515    12.835    
                         clock uncertainty           -0.072    12.763    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D2)      -0.569    12.194    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.308ns (26.234%)  route 0.866ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.781ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.495     7.781    DAC0/clkD
    SLICE_X2Y170         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.308     8.089 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           0.866     8.955    DAC0/data_in[32]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.515    12.835    
                         clock uncertainty           -0.072    12.763    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D2)      -0.569    12.194    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.269ns (23.211%)  route 0.890ns (76.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 12.315 - 5.000 ) 
    Source Clock Delay      (SCD):    7.788ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.502     7.788    DAC0/clkD
    SLICE_X0Y165         FDRE                                         r  DAC0/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.269     8.057 r  DAC0/data_in_reg[26]/Q
                         net (fo=1, routed)           0.890     8.946    DAC0/data_in[26]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.456    12.315    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism              0.515    12.831    
                         clock uncertainty           -0.072    12.759    
    OLOGIC_X0Y182        ODDR (Setup_oddr_C_D2)      -0.569    12.190    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.269ns (23.634%)  route 0.869ns (76.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 12.318 - 5.000 ) 
    Source Clock Delay      (SCD):    7.785ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.499     7.785    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.269     8.054 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           0.869     8.923    DAC0/data_in[30]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.459    12.318    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.515    12.834    
                         clock uncertainty           -0.072    12.762    
    OLOGIC_X0Y186        ODDR (Setup_oddr_C_D2)      -0.569    12.193    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.269ns (24.276%)  route 0.839ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.503     7.789    DAC0/clkD
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  DAC0/data_in_reg[28]/Q
                         net (fo=1, routed)           0.839     8.897    DAC0/data_in[28]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.452    12.311    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.515    12.827    
                         clock uncertainty           -0.072    12.755    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D2)      -0.569    12.186    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.269ns (24.890%)  route 0.812ns (75.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.778ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.492     7.778    DAC0/clkD
    SLICE_X1Y172         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.269     8.047 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.812     8.858    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.461    12.320    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism              0.515    12.836    
                         clock uncertainty           -0.072    12.764    
    OLOGIC_X0Y156        ODDR (Setup_oddr_C_D1)      -0.576    12.188    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.269ns (24.868%)  route 0.813ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.775ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.489     7.775    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.269     8.044 r  DAC0/data_in_reg[15]/Q
                         net (fo=1, routed)           0.813     8.856    DAC0/data_in[15]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.515    12.835    
                         clock uncertainty           -0.072    12.763    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.576    12.187    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.269ns (24.919%)  route 0.810ns (75.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.778ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.492     7.778    DAC0/clkD
    SLICE_X1Y172         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.269     8.047 r  DAC0/data_in_reg[2]/Q
                         net (fo=1, routed)           0.810     8.857    DAC0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.461    12.320    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism              0.515    12.836    
                         clock uncertainty           -0.072    12.764    
    OLOGIC_X0Y158        ODDR (Setup_oddr_C_D1)      -0.576    12.188    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.269ns (25.632%)  route 0.780ns (74.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.788ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.502     7.788    DAC0/clkD
    SLICE_X0Y165         FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.269     8.057 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           0.780     8.837    DAC0/data_in[29]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.515    12.828    
                         clock uncertainty           -0.072    12.756    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D2)      -0.569    12.187    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.269ns (26.049%)  route 0.764ns (73.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.785ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.499     7.785    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.269     8.054 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           0.764     8.817    DAC0/data_in[27]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.515    12.833    
                         clock uncertainty           -0.072    12.761    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D2)      -0.569    12.192    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.957%)  route 0.178ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.586     2.918    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.100     3.018 r  DAC0/data_in_reg[13]/Q
                         net (fo=1, routed)           0.178     3.196    DAC0/data_in[13]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.822     3.579    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y176        ODDR (Hold_oddr_C_D1)       -0.087     2.894    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.957%)  route 0.178ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.587     2.919    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.100     3.019 r  DAC0/data_in_reg[5]/Q
                         net (fo=1, routed)           0.178     3.197    DAC0/data_in[5]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.822     3.579    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D1)       -0.087     2.894    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.519%)  route 0.182ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.587     2.919    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.100     3.019 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           0.182     3.201    DAC0/data_in[4]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.823     3.580    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.597     2.982    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     2.895    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.675%)  route 0.188ns (65.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.599     2.931    DAC0/clkD
    SLICE_X1Y155         FDRE                                         r  DAC0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  DAC0/data_in_reg[20]/Q
                         net (fo=2, routed)           0.188     3.220    DAC0/data_in[20]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.597     2.991    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     2.904    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.173%)  route 0.211ns (67.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.598     2.930    DAC0/clkD
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  DAC0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.211     3.241    DAC0/data_in[21]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.990    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     2.903    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.819%)  route 0.235ns (70.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.598     2.930    DAC0/clkD
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  DAC0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.235     3.266    DAC0/data_in[19]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.990    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     2.903    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.455%)  route 0.239ns (70.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.599     2.931    DAC0/clkD
    SLICE_X1Y155         FDRE                                         r  DAC0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  DAC0/data_in_reg[20]/Q
                         net (fo=2, routed)           0.239     3.271    DAC0/data_in[20]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.597     2.991    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     2.904    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.881%)  route 0.259ns (72.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.587     2.919    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.100     3.019 r  DAC0/data_in_reg[6]/Q
                         net (fo=1, routed)           0.259     3.278    DAC0/data_in[6]
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism             -0.597     2.985    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D1)       -0.087     2.898    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.811%)  route 0.260ns (72.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.587     2.919    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.100     3.019 r  DAC0/data_in_reg[7]/Q
                         net (fo=1, routed)           0.260     3.279    DAC0/data_in[7]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.824     3.581    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism             -0.597     2.983    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D1)       -0.087     2.896    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.100ns (26.642%)  route 0.275ns (73.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.586     2.918    DAC0/clkD
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y174         FDRE (Prop_fdre_C_Q)         0.100     3.018 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           0.275     3.294    DAC0/data_in[11]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          0.824     3.581    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.597     2.983    
    OLOGIC_X0Y180        ODDR (Hold_oddr_C_D1)       -0.087     2.896    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.397    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y172     DAC0/data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y172     DAC0/data_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC0/data_in_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y163     DAC0/data_in_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y165     DAC0/data_in_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y172     DAC0/data_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y163     DAC0/data_in_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y172     DAC0/data_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y174     DAC0/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y174     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y172     DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y174     DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y174     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y175     DAC0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y175     DAC0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y175     DAC0/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y175     DAC0/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     DAC0/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y172     DAC0/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y155     DAC0/data_in_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.269ns (6.588%)  route 3.814ns (93.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.116ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.269     9.385 r  DAC1/data_in_reg[28]/Q
                         net (fo=1, routed)           3.814    13.199    DAC1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.569    13.367    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.269ns (6.631%)  route 3.788ns (93.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 13.557 - 5.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.269     9.383 r  DAC1/data_in_reg[24]/Q
                         net (fo=1, routed)           3.788    13.170    DAC1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    13.557    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.460    14.018    
                         clock uncertainty           -0.072    13.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.569    13.377    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.269ns (6.903%)  route 3.628ns (93.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.426ns = ( 13.426 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X1Y96          FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           3.628    13.030    DAC1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    13.426    DAC1/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.460    13.887    
                         clock uncertainty           -0.072    13.815    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    13.239    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.269ns (6.641%)  route 3.781ns (93.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y74          FDRE                                         r  DAC1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     9.383 r  DAC1/data_in_reg[20]/Q
                         net (fo=1, routed)           3.781    13.164    DAC1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    13.380    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.269ns (6.922%)  route 3.617ns (93.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.427ns = ( 13.427 - 5.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y74          FDRE                                         r  DAC1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.269     9.383 r  DAC1/data_in_reg[21]/Q
                         net (fo=1, routed)           3.617    13.000    DAC1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    13.427    DAC1/clkD
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.460    13.888    
                         clock uncertainty           -0.072    13.816    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.569    13.247    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.269ns (6.718%)  route 3.735ns (93.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.555ns = ( 13.555 - 5.000 ) 
    Source Clock Delay      (SCD):    9.116ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.269     9.385 r  DAC1/data_in_reg[27]/Q
                         net (fo=1, routed)           3.735    13.120    DAC1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.591    13.555    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.460    14.016    
                         clock uncertainty           -0.072    13.944    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.569    13.375    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.269ns (6.781%)  route 3.698ns (93.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 13.557 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X1Y97          FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           3.698    13.101    DAC1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    13.557    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.460    14.018    
                         clock uncertainty           -0.072    13.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    13.370    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.269ns (6.893%)  route 3.634ns (93.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           3.634    13.036    DAC1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.576    13.360    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.269ns (6.988%)  route 3.580ns (93.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.549ns = ( 13.549 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[11]/Q
                         net (fo=1, routed)           3.580    12.983    DAC1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    13.549    DAC1/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.460    14.010    
                         clock uncertainty           -0.072    13.938    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D1)      -0.576    13.362    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.269ns (7.176%)  route 3.480ns (92.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X1Y96          FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           3.480    12.881    DAC1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    13.373    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.100ns (9.208%)  route 0.986ns (90.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.654     3.459    DAC1/clkD
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.100     3.559 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.986     4.545    DAC1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.100ns (8.576%)  route 1.066ns (91.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.652     3.457    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.100     3.557 r  DAC1/data_in_reg[25]/Q
                         net (fo=1, routed)           1.066     4.623    DAC1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  DAC1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     4.206    DAC1/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC1/pins[7].ODDR_inst/C
                         clock pessimism             -0.468     3.737    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     3.650    DAC1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.623    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.100ns (8.319%)  route 1.102ns (91.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.654     3.459    DAC1/clkD
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.100     3.559 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           1.102     4.661    DAC1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.496     3.761    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.674    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           4.661    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.100ns (8.391%)  route 1.092ns (91.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.652     3.457    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.100     3.557 r  DAC1/data_in_reg[22]/Q
                         net (fo=1, routed)           1.092     4.649    DAC1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     4.207    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.738    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     3.651    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.100ns (8.372%)  route 1.094ns (91.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.666     3.471    DAC1/clkD
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.100     3.571 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           1.094     4.666    DAC1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     4.202    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.468     3.733    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D1)       -0.087     3.646    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           4.666    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.100ns (8.070%)  route 1.139ns (91.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.666     3.471    DAC1/clkD
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.100     3.571 r  DAC1/data_in_reg[13]/Q
                         net (fo=1, routed)           1.139     4.710    DAC1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.924     4.198    DAC1/clkD
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism             -0.468     3.729    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D1)       -0.087     3.642    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           4.710    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.100ns (8.255%)  route 1.111ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.665     3.470    DAC1/clkD
    SLICE_X1Y96          FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.100     3.570 r  DAC1/data_in_reg[0]/Q
                         net (fo=1, routed)           1.111     4.682    DAC1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.106    DAC1/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D1)       -0.087     3.550    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.682    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.100ns (7.601%)  route 1.216ns (92.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.666     3.471    DAC1/clkD
    SLICE_X1Y97          FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.100     3.571 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           1.216     4.787    DAC1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     4.207    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.738    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     3.651    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.787    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.100ns (7.579%)  route 1.219ns (92.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.653     3.458    DAC1/clkD
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.100     3.558 r  DAC1/data_in_reg[29]/Q
                         net (fo=1, routed)           1.219     4.778    DAC1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.923     4.197    DAC1/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism             -0.468     3.728    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.641    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           4.778    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.100ns (7.498%)  route 1.234ns (92.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.654     3.459    DAC1/clkD
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.100     3.559 r  DAC1/data_in_reg[30]/Q
                         net (fo=1, routed)           1.234     4.793    DAC1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     4.202    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.468     3.733    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D2)       -0.087     3.646    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  1.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y76      DAC1/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y76      DAC1/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y76      DAC1/data_in_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y76      DAC1/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y77      DAC1/data_in_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y77      DAC1/data_in_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y77      DAC1/data_in_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y77      DAC1/data_in_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y74      DAC1/data_in_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y74      DAC1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      DAC1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y98      DAC1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y98      DAC1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y74      DAC1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y74      DAC1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      DAC1/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.332ns (8.831%)  route 3.427ns (91.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.866    10.119    ADC/bit_slip0
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.063    10.182 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.562    11.744    ADC/BS0
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.134    17.872    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.872    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.322ns (8.810%)  route 3.333ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.866    10.119    ADC/bit_slip0
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.053    10.172 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.467    11.639    ADC/BS00_out
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.959    
                         clock uncertainty           -0.080    17.879    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.862    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.332ns (9.233%)  route 3.264ns (90.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.866    10.119    ADC/bit_slip0
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.063    10.182 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.398    11.580    ADC/BS0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.083    
                         clock uncertainty           -0.080    18.003    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.134    17.869    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.869    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.322ns (10.423%)  route 2.767ns (89.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.443ns = ( 17.443 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.866    10.119    ADC/bit_slip0
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.053    10.172 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.902    11.074    ADC/BS00_out
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.589    17.443    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.954    
                         clock uncertainty           -0.080    17.874    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.857    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.857    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.269ns (8.866%)  route 2.765ns (91.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.765    11.019    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.269ns (9.724%)  route 2.497ns (90.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.497    10.751    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.080    
                         clock uncertainty           -0.080    18.000    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.983    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.269ns (10.333%)  route 2.334ns (89.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.334    10.588    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.074    
                         clock uncertainty           -0.080    17.994    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.977    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.977    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             8.052ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.269ns (13.779%)  route 1.683ns (86.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.683     9.937    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  8.052    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.410ns (46.685%)  route 0.468ns (53.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.246     8.231 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.468     8.699    ADC/counter0_reg_n_0_[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.164     8.863 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.863    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.535    17.985    
                         clock uncertainty           -0.080    17.905    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.063    17.968    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.968    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.129ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.269ns (35.791%)  route 0.483ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.254 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.483     8.736    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.962    
                         clock uncertainty           -0.080    17.882    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.865    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  9.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.155ns (62.152%)  route 0.094ns (37.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.091     3.080 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.094     3.175    ADC/counter0_reg_n_0_[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.064     3.239 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.239    ADC/BS_state0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.060     3.049    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.155     3.244    ADC/state
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.028     3.272 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.272    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.060     3.049    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.799%)  route 0.236ns (70.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.236     3.325    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     3.024    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.091    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.132ns (40.134%)  route 0.197ns (59.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.197     3.286    ADC/counter0_reg_n_0_[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.032     3.318 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.318    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.075     3.064    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.397%)  route 0.197ns (60.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 f  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.197     3.286    ADC/counter0_reg_n_0_[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.028     3.314 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.314    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.643     2.989    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.061     3.050    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.100ns (10.681%)  route 0.836ns (89.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.836     3.925    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     3.711    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.258    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.325    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.100ns (7.866%)  route 1.171ns (92.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.171     4.261    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.245    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.312    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.100ns (7.379%)  route 1.255ns (92.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.255     4.344    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.251    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.318    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.100ns (6.743%)  route 1.383ns (93.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.383     4.472    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.958     3.710    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.257    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.324    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.128ns (8.961%)  route 1.300ns (91.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     3.089 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.880     3.969    ADC/bit_slip0
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.028     3.997 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.421     4.418    ADC/BS00_out
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.876     3.628    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     3.015    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.082    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  1.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y87      ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y87      ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC01_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.573ns (12.658%)  route 3.954ns (87.342%))
  Logic Levels:           0  
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q2
                         net (fo=9, routed)           3.954    12.503    ADC/e_in[1]
    SLICE_X0Y155         FDRE                                         r  ADC/ADC01_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.393    14.066    ADC/clk_in
    SLICE_X0Y155         FDRE                                         r  ADC/ADC01_out_reg[2]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.045    14.032    ADC/ADC01_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.573ns (13.752%)  route 3.594ns (86.247%))
  Logic Levels:           0  
  Clock Path Skew:        -3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 14.071 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q2
                         net (fo=9, routed)           3.594    12.143    LBO1/PD/e_in[1]
    DSP48_X0Y60          DSP48E1                                      r  LBO1/PD/b1x00/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.397    14.071    LBO1/PD/clk_in
    DSP48_X0Y60          DSP48E1                                      r  LBO1/PD/b1x00/CLK
                         clock pessimism              0.204    14.275    
                         clock uncertainty           -0.194    14.081    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.700    LBO1/PD/b1x00
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC01_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.573ns (13.137%)  route 3.789ns (86.863%))
  Logic Levels:           0  
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q4
                         net (fo=5, routed)           3.789    12.338    ADC/e_in[5]
    SLICE_X0Y156         FDRE                                         r  ADC/ADC01_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.393    14.066    ADC/clk_in
    SLICE_X0Y156         FDRE                                         r  ADC/ADC01_out_reg[6]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.034    14.043    ADC/ADC01_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.573ns (14.450%)  route 3.392ns (85.549%))
  Logic Levels:           0  
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 14.070 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q4
                         net (fo=5, routed)           3.392    11.942    LBO1/PD/e_in[5]
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.396    14.070    LBO1/PD/clk_in
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.274    
                         clock uncertainty           -0.194    14.080    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.381    13.699    LBO1/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC01_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.573ns (13.568%)  route 3.650ns (86.432%))
  Logic Levels:           0  
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q7
                         net (fo=5, routed)           3.650    12.200    ADC/e_in[11]
    SLICE_X0Y159         FDRE                                         r  ADC/ADC01_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.392    14.065    ADC/clk_in
    SLICE_X0Y159         FDRE                                         r  ADC/ADC01_out_reg[12]/C
                         clock pessimism              0.204    14.270    
                         clock uncertainty           -0.194    14.076    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)       -0.045    14.031    ADC/ADC01_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -12.200    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.573ns (14.926%)  route 3.266ns (85.074%))
  Logic Levels:           0  
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 14.070 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q6
                         net (fo=5, routed)           3.266    11.816    LBO1/PD/e_in[9]
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.396    14.070    LBO1/PD/clk_in
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.274    
                         clock uncertainty           -0.194    14.080    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.381    13.699    LBO1/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.573ns (14.936%)  route 3.263ns (85.064%))
  Logic Levels:           0  
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 14.070 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q2
                         net (fo=9, routed)           3.263    11.813    LBO1/PD/e_in[1]
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.396    14.070    LBO1/PD/clk_in
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.274    
                         clock uncertainty           -0.194    14.080    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    13.699    LBO1/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ADC/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.573ns (15.048%)  route 3.235ns (84.952%))
  Logic Levels:           0  
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 14.070 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     8.557 r  ADC/pins[2].ISERDESE2_inst/Q3
                         net (fo=5, routed)           3.235    11.791    LBO1/PD/e_in[4]
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.396    14.070    LBO1/PD/clk_in
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.274    
                         clock uncertainty           -0.194    14.080    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.381    13.699    LBO1/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.573ns (15.034%)  route 3.238ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 14.070 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q7
                         net (fo=5, routed)           3.238    11.788    LBO1/PD/e_in[11]
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.396    14.070    LBO1/PD/clk_in
    DSP48_X0Y61          DSP48E1                                      r  LBO1/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.274    
                         clock uncertainty           -0.194    14.080    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.381    13.699    LBO1/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b0x11/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.573ns (15.010%)  route 3.244ns (84.990%))
  Logic Levels:           0  
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.550 r  ADC/pins[3].ISERDESE2_inst/Q2
                         net (fo=9, routed)           3.244    11.794    LBO1/PD/e_in[1]
    DSP48_X0Y58          DSP48E1                                      r  LBO1/PD/b0x11/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.407    14.081    LBO1/PD/clk_in
    DSP48_X0Y58          DSP48E1                                      r  LBO1/PD/b0x11/CLK
                         clock pessimism              0.204    14.285    
                         clock uncertainty           -0.194    14.091    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.710    LBO1/PD/b0x11
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                  1.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.191     3.377    ADC/p_40_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.193ns (50.082%)  route 0.192ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.192     3.378    ADC/p_44_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.231     3.416    ADC/p_42_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.913%)  route 0.237ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.237     3.422    ADC/p_46_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.814%)  route 0.238ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.238     3.423    ADC/p_47_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.193ns (45.024%)  route 0.236ns (54.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.236     3.421    ADC/p_43_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.793%)  route 0.238ns (55.207%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.238     3.423    ADC/p_41_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.287     3.472    ADC/p_45_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP2/b0x11__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.193ns (30.811%)  route 0.433ns (69.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.718     3.045    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.238 r  ADC/pins[6].ISERDESE2_inst/Q1
                         net (fo=4, routed)           0.433     3.672    LP2/signal_in[0]
    DSP48_X0Y2           DSP48E1                                      r  LP2/b0x11__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.990     2.239    LP2/clk_in
    DSP48_X0Y2           DSP48E1                                      r  LP2/b0x11__1/CLK
                         clock pessimism             -0.147     2.092    
                         clock uncertainty            0.194     2.285    
    DSP48_X0Y2           DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.070     2.355    LP2/b0x11__1
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP2/b0x11__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.193ns (30.843%)  route 0.433ns (69.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.718     3.045    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.238 r  ADC/pins[6].ISERDESE2_inst/Q8
                         net (fo=4, routed)           0.433     3.671    LP2/signal_in[14]
    DSP48_X0Y3           DSP48E1                                      r  LP2/b0x11__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.989     2.238    LP2/clk_in
    DSP48_X0Y3           DSP48E1                                      r  LP2/b0x11__2/CLK
                         clock pessimism             -0.147     2.091    
                         clock uncertainty            0.194     2.284    
    DSP48_X0Y3           DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                      0.070     2.354    LP2/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  1.317    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            3  Failing Endpoints,  Worst Slack       -1.035ns,  Total Violation       -1.746ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 0.269ns (3.027%)  route 8.617ns (96.973%))
  Logic Levels:           0  
  Clock Path Skew:        3.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.508     4.386    ADC/clk_in
    SLICE_X0Y156         FDRE                                         r  ADC/ADC01_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC/ADC01_out_reg[6]/Q
                         net (fo=1, routed)           8.617    13.271    DAC0/D[21]
    SLICE_X0Y158         FDRE                                         r  DAC0/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.252    DAC0/clkD
    SLICE_X0Y158         FDRE                                         r  DAC0/data_in_reg[24]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y158         FDRE (Setup_fdre_C_D)       -0.034    12.237    DAC0/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 0.269ns (3.211%)  route 8.108ns (96.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.251ns = ( 12.251 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.508     4.386    ADC/clk_in
    SLICE_X0Y156         FDRE                                         r  ADC/ADC01_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC/ADC01_out_reg[7]/Q
                         net (fo=1, routed)           8.108    12.763    DAC0/D[22]
    SLICE_X0Y160         FDRE                                         r  DAC0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.392    12.251    DAC0/clkD
    SLICE_X0Y160         FDRE                                         r  DAC0/data_in_reg[25]/C
                         clock pessimism              0.204    12.456    
                         clock uncertainty           -0.186    12.270    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.034    12.236    DAC0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 0.269ns (3.352%)  route 7.755ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        3.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.508     4.386    ADC/clk_in
    SLICE_X0Y155         FDRE                                         r  ADC/ADC01_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC/ADC01_out_reg[3]/Q
                         net (fo=1, routed)           7.755    12.410    DAC0/D[18]
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.252    DAC0/clkD
    SLICE_X0Y157         FDRE                                         r  DAC0/data_in_reg[21]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.045    12.226    DAC0/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 1.003ns (12.794%)  route 6.837ns (87.206%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.433     4.311    LBO1/PI/clk_in
    SLICE_X8Y172         FDRE                                         r  LBO1/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_fdre_C_Q)         0.308     4.619 r  LBO1/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           6.829    11.447    relockSweep1/e_out[0]
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.053    11.500 r  relockSweep1/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    11.500    relockSweep1/data_in[3]_i_5_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.813 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.871 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.929 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008    11.937    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.150 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.150    DAC0/D[13]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.378    12.237    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    12.442    
                         clock uncertainty           -0.186    12.256    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)        0.051    12.307    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.969ns (12.414%)  route 6.837ns (87.586%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.433     4.311    LBO1/PI/clk_in
    SLICE_X8Y172         FDRE                                         r  LBO1/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_fdre_C_Q)         0.308     4.619 r  LBO1/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           6.829    11.447    relockSweep1/e_out[0]
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.053    11.500 r  relockSweep1/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    11.500    relockSweep1/data_in[3]_i_5_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.813 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.871 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.929 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008    11.937    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.116 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.116    DAC0/D[15]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.378    12.237    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    12.442    
                         clock uncertainty           -0.186    12.256    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)        0.051    12.307    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.945ns (12.156%)  route 6.829ns (87.844%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.433     4.311    LBO1/PI/clk_in
    SLICE_X8Y172         FDRE                                         r  LBO1/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_fdre_C_Q)         0.308     4.619 r  LBO1/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           6.829    11.447    relockSweep1/e_out[0]
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.053    11.500 r  relockSweep1/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    11.500    relockSweep1/data_in[3]_i_5_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.813 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.871 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.084 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.084    DAC0/D[9]
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.378    12.237    DAC0/clkD
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    12.442    
                         clock uncertainty           -0.186    12.256    
    SLICE_X1Y174         FDRE (Setup_fdre_C_D)        0.051    12.307    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.929ns (11.963%)  route 6.837ns (88.037%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.433     4.311    LBO1/PI/clk_in
    SLICE_X8Y172         FDRE                                         r  LBO1/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_fdre_C_Q)         0.308     4.619 r  LBO1/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           6.829    11.447    relockSweep1/e_out[0]
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.053    11.500 r  relockSweep1/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    11.500    relockSweep1/data_in[3]_i_5_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.813 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.871 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.929 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008    11.937    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.076 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.076    DAC0/D[12]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.378    12.237    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.204    12.442    
                         clock uncertainty           -0.186    12.256    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)        0.051    12.307    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 0.926ns (11.929%)  route 6.837ns (88.071%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.433     4.311    LBO1/PI/clk_in
    SLICE_X8Y172         FDRE                                         r  LBO1/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_fdre_C_Q)         0.308     4.619 r  LBO1/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           6.829    11.447    relockSweep1/e_out[0]
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.053    11.500 r  relockSweep1/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    11.500    relockSweep1/data_in[3]_i_5_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.813 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.871 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.929 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008    11.937    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    12.073 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.073    DAC0/D[14]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.378    12.237    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.204    12.442    
                         clock uncertainty           -0.186    12.256    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)        0.051    12.307    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 0.911ns (11.771%)  route 6.829ns (88.229%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.433     4.311    LBO1/PI/clk_in
    SLICE_X8Y172         FDRE                                         r  LBO1/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_fdre_C_Q)         0.308     4.619 r  LBO1/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           6.829    11.447    relockSweep1/e_out[0]
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.053    11.500 r  relockSweep1/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    11.500    relockSweep1/data_in[3]_i_5_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.813 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.871 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.050 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.050    DAC0/D[11]
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.378    12.237    DAC0/clkD
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.204    12.442    
                         clock uncertainty           -0.186    12.256    
    SLICE_X1Y174         FDRE (Setup_fdre_C_D)        0.051    12.307    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 0.887ns (11.496%)  route 6.829ns (88.504%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 12.239 - 5.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.433     4.311    LBO1/PI/clk_in
    SLICE_X8Y172         FDRE                                         r  LBO1/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_fdre_C_Q)         0.308     4.619 r  LBO1/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           6.829    11.447    relockSweep1/e_out[0]
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.053    11.500 r  relockSweep1/data_in[3]_i_5/O
                         net (fo=1, routed)           0.000    11.500    relockSweep1/data_in[3]_i_5_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.813 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.026 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.026    DAC0/D[5]
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.380    12.239    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.204    12.444    
                         clock uncertainty           -0.186    12.258    
    SLICE_X1Y173         FDRE (Setup_fdre_C_D)        0.051    12.309    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  0.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.527ns (13.321%)  route 3.429ns (86.679%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.775ns
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.378     4.051    relockSweep1/clk_in
    SLICE_X2Y174         FDRE                                         r  relockSweep1/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.248     4.299 r  relockSweep1/signal_out_reg[11]/Q
                         net (fo=2, routed)           3.421     7.720    relockSweep1/relock1_out[11]
    SLICE_X1Y174         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     7.905 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.913    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     8.007 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.007    DAC0/D[12]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.489     7.775    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     7.570    
                         clock uncertainty            0.186     7.756    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.229     7.985    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.007    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.541ns (13.627%)  route 3.429ns (86.373%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.775ns
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.378     4.051    relockSweep1/clk_in
    SLICE_X2Y174         FDRE                                         r  relockSweep1/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.248     4.299 r  relockSweep1/signal_out_reg[11]/Q
                         net (fo=2, routed)           3.421     7.720    relockSweep1/relock1_out[11]
    SLICE_X1Y174         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     7.905 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.913    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     8.021 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.021    DAC0/D[14]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.489     7.775    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.204     7.570    
                         clock uncertainty            0.186     7.756    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.229     7.985    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.391ns (9.658%)  route 3.657ns (90.342%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.321     3.994    LBO1/PI/clk_in
    SLICE_X10Y171        FDRE                                         r  LBO1/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.248     4.242 r  LBO1/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           3.657     7.900    relockSweep1/e_out[5]
    SLICE_X1Y173         LUT2 (Prop_lut2_I1_O)        0.042     7.942 r  relockSweep1/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000     7.942    relockSweep1/data_in[7]_i_4_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     8.043 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.043    DAC0/D[5]
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.491     7.777    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.204     7.572    
                         clock uncertainty            0.186     7.758    
    SLICE_X1Y173         FDRE (Hold_fdre_C_D)         0.229     7.987    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.987    
                         arrival time                           8.043    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.575ns (14.360%)  route 3.429ns (85.640%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.775ns
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.378     4.051    relockSweep1/clk_in
    SLICE_X2Y174         FDRE                                         r  relockSweep1/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.248     4.299 r  relockSweep1/signal_out_reg[11]/Q
                         net (fo=2, routed)           3.421     7.720    relockSweep1/relock1_out[11]
    SLICE_X1Y174         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     7.905 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.913    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     8.055 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.055    DAC0/D[15]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.489     7.775    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.204     7.570    
                         clock uncertainty            0.186     7.756    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.229     7.985    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.055    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.492ns (12.264%)  route 3.520ns (87.736%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.775ns
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.378     4.051    relockSweep1/clk_in
    SLICE_X2Y174         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.226     4.277 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           3.520     7.797    relockSweep1/relock1_out[8]
    SLICE_X1Y174         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.266     8.063 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.063    DAC0/D[9]
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.489     7.775    DAC0/clkD
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism             -0.204     7.570    
                         clock uncertainty            0.186     7.756    
    SLICE_X1Y174         FDRE (Hold_fdre_C_D)         0.229     7.985    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.063    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.565ns (14.048%)  route 3.457ns (85.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.775ns
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.378     4.051    relockSweep1/clk_in
    SLICE_X2Y174         FDRE                                         r  relockSweep1/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.226     4.277 r  relockSweep1/signal_out_reg[9]/Q
                         net (fo=2, routed)           3.457     7.734    relockSweep1/relock1_out[9]
    SLICE_X1Y174         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.339     8.073 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.073    DAC0/D[10]
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.489     7.775    DAC0/clkD
    SLICE_X1Y174         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism             -0.204     7.570    
                         clock uncertainty            0.186     7.756    
    SLICE_X1Y174         FDRE (Hold_fdre_C_D)         0.229     7.985    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.073    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.391ns (9.701%)  route 3.639ns (90.299%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.775ns
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.376     4.049    LBO1/PI/clk_in
    SLICE_X6Y175         FDRE                                         r  LBO1/PI/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDRE (Prop_fdre_C_Q)         0.248     4.297 r  LBO1/PI/signal_out_reg[13]/Q
                         net (fo=1, routed)           3.639     7.937    relockSweep1/e_out[13]
    SLICE_X1Y175         LUT2 (Prop_lut2_I1_O)        0.042     7.979 r  relockSweep1/data_in[15]_i_4/O
                         net (fo=1, routed)           0.000     7.979    relockSweep1/data_in[15]_i_4_n_0
    SLICE_X1Y175         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     8.080 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.080    DAC0/D[13]
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.489     7.775    DAC0/clkD
    SLICE_X1Y175         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism             -0.204     7.570    
                         clock uncertainty            0.186     7.756    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.229     7.985    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.365ns (9.051%)  route 3.668ns (90.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.778ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.382     4.055    relockSweep1/clk_in
    SLICE_X1Y171         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.216     4.271 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           3.668     7.939    relockSweep1/relock1_out[2]
    SLICE_X1Y172         LUT2 (Prop_lut2_I0_O)        0.042     7.981 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     7.981    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     8.088 r  relockSweep1/data_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.088    DAC0/D[2]
    SLICE_X1Y172         FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.492     7.778    DAC0/clkD
    SLICE_X1Y172         FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.204     7.573    
                         clock uncertainty            0.186     7.759    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.229     7.988    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.988    
                         arrival time                           8.088    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.216ns (5.441%)  route 3.754ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.791ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.393     4.066    ADC/clk_in
    SLICE_X0Y154         FDRE                                         r  ADC/ADC01_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.216     4.282 r  ADC/ADC01_out_reg[4]/Q
                         net (fo=1, routed)           3.754     8.036    DAC0/D[19]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.505     7.791    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/C
                         clock pessimism             -0.204     7.586    
                         clock uncertainty            0.186     7.772    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.161     7.933    DAC0/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.933    
                         arrival time                           8.036    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.527ns (13.023%)  route 3.520ns (86.977%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.382     4.055    relockSweep1/clk_in
    SLICE_X2Y171         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.248     4.303 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.520     7.823    relockSweep1/relock1_out[3]
    SLICE_X1Y172         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.008 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.008    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     8.102 r  relockSweep1/data_in_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.102    DAC0/D[4]
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=48, routed)          1.491     7.777    DAC0/clkD
    SLICE_X1Y173         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism             -0.204     7.572    
                         clock uncertainty            0.186     7.758    
    SLICE_X1Y173         FDRE (Hold_fdre_C_D)         0.229     7.987    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.987    
                         arrival time                           8.102    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            9  Failing Endpoints,  Worst Slack       -1.332ns,  Total Violation      -11.021ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.369ns,  Total Violation       -3.870ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.437ns  (logic 0.865ns (8.288%)  route 9.572ns (91.712%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.752 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.752    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.965 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.965    DAC1/D[13]
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.403ns  (logic 0.831ns (7.988%)  route 9.572ns (92.012%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.752 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.752    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.931 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.931    DAC1/D[15]
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.274ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.379ns  (logic 0.807ns (7.775%)  route 9.572ns (92.225%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.907 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.907    DAC1/D[9]
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -1.274    

Slack (VIOLATED) :        -1.258ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 0.791ns (7.633%)  route 9.572ns (92.367%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.752 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.752    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.891 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.891    DAC1/D[12]
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.891    
  -------------------------------------------------------------------
                         slack                                 -1.258    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.360ns  (logic 0.788ns (7.606%)  route 9.572ns (92.394%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.752 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.752    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    14.888 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.888    DAC1/D[14]
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y99          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.240ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 0.773ns (7.472%)  route 9.572ns (92.528%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.873 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.873    DAC1/D[11]
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.873    
  -------------------------------------------------------------------
                         slack                                 -1.240    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 0.733ns (7.113%)  route 9.572ns (92.887%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.833 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.833    DAC1/D[8]
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.833    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.197ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 0.730ns (7.086%)  route 9.572ns (92.914%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    14.694 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.694    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    14.830 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.830    DAC1/D[10]
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y98          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                 -1.197    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 0.501ns (4.974%)  route 9.572ns (95.026%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.650     4.528    LBO2/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  LBO2/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  LBO2/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           9.572    14.408    relockSweep2/signal_out_reg[15]_0[7]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.053    14.461 r  relockSweep2/data_in[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.461    relockSweep2/data_in[7]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    14.601 r  relockSweep2/data_in_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.601    DAC1/D[7]
    SLICE_X1Y97          FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y97          FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.859ns (10.281%)  route 7.496ns (89.719%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 13.563 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X1Y95          FDRE                                         r  relockSweep2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  relockSweep2/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.496    12.351    relockSweep2/relock2_out[1]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.053    12.404 r  relockSweep2/data_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.404    relockSweep2/data_in[3]_i_4__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.728 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.728    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.941 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.941    DAC1/D[5]
    SLICE_X1Y97          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.599    13.563    DAC1/clkD
    SLICE_X1Y97          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.204    13.768    
                         clock uncertainty           -0.186    13.582    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.051    13.633    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                  0.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.369ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.537ns (11.439%)  route 4.157ns (88.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.585     4.258    ADC/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/ADC11_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.197     4.455 r  ADC/ADC11_out_reg[9]/Q
                         net (fo=2, routed)           4.157     8.613    ADC/e2_in[9]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.340     8.953 r  ADC/b1x00__0_i_2/O[2]
                         net (fo=5, routed)           0.000     8.953    DAC1/D[26]
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[28]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.225     9.322    DAC1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -9.322    
                         arrival time                           8.953    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.495ns (10.524%)  route 4.208ns (89.476%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.586     4.259    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     4.475 r  ADC/ADC11_out_reg[3]/Q
                         net (fo=2, routed)           4.201     8.676    ADC/e2_in[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.861 r  ADC/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.869    ADC/b1x00_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     8.963 r  ADC/b1x00__0_i_3/O[0]
                         net (fo=5, routed)           0.000     8.963    DAC1/D[20]
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[22]/C
                         clock pessimism             -0.204     8.909    
                         clock uncertainty            0.186     9.095    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.225     9.320    DAC1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                           8.963    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.353ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.424ns (9.004%)  route 4.285ns (90.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.585     4.258    ADC/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/ADC11_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.216     4.474 r  ADC/ADC11_out_reg[6]/Q
                         net (fo=2, routed)           4.285     8.759    ADC/e2_in[6]
    SLICE_X0Y75          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.208     8.967 r  ADC/b1x00__0_i_3/O[3]
                         net (fo=5, routed)           0.000     8.967    DAC1/D[23]
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[25]/C
                         clock pessimism             -0.204     8.909    
                         clock uncertainty            0.186     9.095    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.225     9.320    DAC1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                           8.967    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.343ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.509ns (10.790%)  route 4.208ns (89.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.586     4.259    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     4.475 r  ADC/ADC11_out_reg[3]/Q
                         net (fo=2, routed)           4.201     8.676    ADC/e2_in[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.861 r  ADC/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.869    ADC/b1x00_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     8.977 r  ADC/b1x00__0_i_3/O[2]
                         net (fo=5, routed)           0.000     8.977    DAC1/D[22]
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[24]/C
                         clock pessimism             -0.204     8.909    
                         clock uncertainty            0.186     9.095    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.225     9.320    DAC1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                           8.977    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.495ns (10.486%)  route 4.226ns (89.514%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.117ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.586     4.259    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     4.475 r  ADC/ADC11_out_reg[11]/Q
                         net (fo=2, routed)           4.226     8.701    ADC/e2_in[11]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.886 r  ADC/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.886    ADC/b1x00__0_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     8.980 r  ADC/b1x00__0_i_1/O[0]
                         net (fo=5, routed)           0.000     8.980    DAC1/D[28]
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.692     9.117    DAC1/clkD
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[30]/C
                         clock pessimism             -0.204     8.912    
                         clock uncertainty            0.186     9.098    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.225     9.323    DAC1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -9.323    
                         arrival time                           8.980    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.340ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.566ns (11.983%)  route 4.157ns (88.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.585     4.258    ADC/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/ADC11_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.197     4.455 r  ADC/ADC11_out_reg[9]/Q
                         net (fo=2, routed)           4.157     8.613    ADC/e2_in[9]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.369     8.982 r  ADC/b1x00__0_i_2/O[3]
                         net (fo=5, routed)           0.000     8.982    DAC1/D[27]
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[29]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.225     9.322    DAC1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -9.322    
                         arrival time                           8.982    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.329ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.509ns (10.751%)  route 4.226ns (89.249%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.117ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.586     4.259    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     4.475 r  ADC/ADC11_out_reg[11]/Q
                         net (fo=2, routed)           4.226     8.701    ADC/e2_in[11]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.886 r  ADC/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.886    ADC/b1x00__0_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     8.994 r  ADC/b1x00__0_i_1/O[2]
                         net (fo=5, routed)           0.000     8.994    DAC1/D[30]
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.692     9.117    DAC1/clkD
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[32]/C
                         clock pessimism             -0.204     8.912    
                         clock uncertainty            0.186     9.098    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.225     9.323    DAC1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -9.323    
                         arrival time                           8.994    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.313ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.541ns (11.391%)  route 4.208ns (88.609%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.116ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.586     4.259    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     4.475 r  ADC/ADC11_out_reg[3]/Q
                         net (fo=2, routed)           4.201     8.676    ADC/e2_in[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.861 r  ADC/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.869    ADC/b1x00_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     8.915 r  ADC/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.915    ADC/b1x00__0_i_3_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.009 r  ADC/b1x00__0_i_2/O[0]
                         net (fo=5, routed)           0.000     9.009    DAC1/D[24]
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     9.116    DAC1/clkD
    SLICE_X0Y76          FDRE                                         r  DAC1/data_in_reg[26]/C
                         clock pessimism             -0.204     8.911    
                         clock uncertainty            0.186     9.097    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.225     9.322    DAC1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -9.322    
                         arrival time                           9.009    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.295ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.543ns (11.387%)  route 4.226ns (88.613%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.117ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.586     4.259    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     4.475 r  ADC/ADC11_out_reg[11]/Q
                         net (fo=2, routed)           4.226     8.701    ADC/e2_in[11]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.886 r  ADC/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.886    ADC/b1x00__0_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     9.028 r  ADC/b1x00__0_i_1/O[3]
                         net (fo=17, routed)          0.000     9.028    DAC1/D[31]
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.692     9.117    DAC1/clkD
    SLICE_X0Y77          FDRE                                         r  DAC1/data_in_reg[33]/C
                         clock pessimism             -0.204     8.912    
                         clock uncertainty            0.186     9.098    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.225     9.323    DAC1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -9.323    
                         arrival time                           9.028    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.280ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.572ns (11.966%)  route 4.208ns (88.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.586     4.259    ADC/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC/ADC11_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     4.475 r  ADC/ADC11_out_reg[3]/Q
                         net (fo=2, routed)           4.201     8.676    ADC/e2_in[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.861 r  ADC/b1x00_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.869    ADC/b1x00_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.171     9.040 r  ADC/b1x00__0_i_3/O[1]
                         net (fo=5, routed)           0.000     9.040    DAC1/D[21]
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[23]/C
                         clock pessimism             -0.204     8.909    
                         clock uncertainty            0.186     9.095    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.225     9.320    DAC1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                           9.040    
  -------------------------------------------------------------------
                         slack                                 -0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.308ns (4.626%)  route 6.350ns (95.374%))
  Logic Levels:           0  
  Clock Path Skew:        3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         6.350    10.988    ADC/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.308ns (4.745%)  route 6.184ns (95.255%))
  Logic Levels:           0  
  Clock Path Skew:        3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         6.184    10.822    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 0.308ns (4.782%)  route 6.132ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         6.132    10.771    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.849    
                         clock uncertainty           -0.194    17.655    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.201    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.308ns (5.080%)  route 5.755ns (94.920%))
  Logic Levels:           0  
  Clock Path Skew:        3.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         5.755    10.394    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.846    
                         clock uncertainty           -0.194    17.652    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.198    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.308ns (5.224%)  route 5.588ns (94.776%))
  Logic Levels:           0  
  Clock Path Skew:        3.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         5.588    10.227    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.840    
                         clock uncertainty           -0.194    17.646    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.192    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.308ns (5.667%)  route 5.127ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         5.127     9.765    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.656    
                         clock uncertainty           -0.194    17.462    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.008    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.361ns (6.341%)  route 5.332ns (93.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         5.332     9.971    ADC/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.053    10.024 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.024    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    17.495    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.374ns (6.554%)  route 5.332ns (93.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         5.332     9.971    ADC/rst_in
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.066    10.037 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000    10.037    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.063    17.523    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.523    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.308ns (6.032%)  route 4.798ns (93.968%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         4.798     9.436    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.653    
                         clock uncertainty           -0.194    17.459    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.005    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 ADC/FR0_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.375ns (7.107%)  route 4.902ns (92.893%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.705     4.583    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.269     4.852 r  ADC/FR0_out_reg[5]/Q
                         net (fo=1, routed)           2.603     7.455    ADC/FR0_out_reg_n_0_[5]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.053     7.508 r  ADC/BS_state0_i_2/O
                         net (fo=1, routed)           2.298     9.806    ADC/BS_state0_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.053     9.859 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.859    ADC/BS_state0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    17.495    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  7.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.300ns (7.384%)  route 3.763ns (92.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.596     4.269    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  ADC/FR0_out_reg[4]/Q
                         net (fo=1, routed)           1.854     6.339    ADC/FR0_out_reg_n_0_[4]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.042     6.381 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           1.909     8.290    ADC/BS_state0_i_3_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.042     8.332 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     8.332    ADC/BS_state0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.216     8.190    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -8.190    
                         arrival time                           8.332    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.248ns (5.900%)  route 3.955ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.186ns
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.343     4.016    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.248     4.264 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.955     8.220    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     7.981    
                         clock uncertainty            0.194     8.175    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     7.999    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.999    
                         arrival time                           8.220    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.248ns (5.852%)  route 3.990ns (94.148%))
  Logic Levels:           0  
  Clock Path Skew:        3.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.977ns
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.343     4.016    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.248     4.264 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.990     8.254    ADC/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.696     7.977    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     7.772    
                         clock uncertainty            0.194     7.966    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     7.790    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.790    
                         arrival time                           8.254    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.290ns (6.203%)  route 4.385ns (93.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.343     4.016    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.248     4.264 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         4.385     8.649    ADC/rst_in
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.042     8.691 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     8.691    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.215     8.189    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -8.189    
                         arrival time                           8.691    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.248ns (5.738%)  route 4.074ns (94.262%))
  Logic Levels:           0  
  Clock Path Skew:        3.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.984ns
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.343     4.016    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.248     4.264 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         4.074     8.338    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     7.779    
                         clock uncertainty            0.194     7.973    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     7.797    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.797    
                         arrival time                           8.338    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.290ns (6.023%)  route 4.525ns (93.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.343     4.016    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.248     4.264 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         4.525     8.789    ADC/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.042     8.831 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     8.831    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.216     8.190    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.190    
                         arrival time                           8.831    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.301ns (6.237%)  route 4.525ns (93.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.343     4.016    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.248     4.264 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         4.525     8.789    ADC/rst_in
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.053     8.842 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.842    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X0Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.225     8.199    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.199    
                         arrival time                           8.842    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.118ns (4.511%)  route 2.498ns (95.489%))
  Logic Levels:           0  
  Clock Path Skew:        1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         2.498     4.299    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.489    
                         clock uncertainty            0.194     3.683    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.584    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.118ns (4.013%)  route 2.822ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         2.822     4.623    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.550    
                         clock uncertainty            0.194     3.744    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.645    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           4.623    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.118ns (3.902%)  route 2.906ns (96.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         2.906     4.708    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.556    
                         clock uncertainty            0.194     3.750    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.651    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.708    
  -------------------------------------------------------------------
                         slack                                  1.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.308ns (8.306%)  route 3.400ns (91.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.400     8.039    DAC0/rst_in
    SLICE_X0Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X0Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.255    14.195    DAC0/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.308ns (8.306%)  route 3.400ns (91.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.400     8.039    DAC0/rst_in
    SLICE_X0Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X0Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.255    14.195    DAC0/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.308ns (8.306%)  route 3.400ns (91.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.400     8.039    DAC0/rst_in
    SLICE_X0Y93          FDPE                                         f  DAC0/FSM_onehot_state_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X0Y93          FDPE                                         r  DAC0/FSM_onehot_state_f_reg[0]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.217    14.233    DAC0/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.308ns (8.812%)  route 3.187ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.187     7.826    DAC0/rst_in
    SLICE_X3Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X3Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X3Y93          FDCE (Recov_fdce_C_CLR)     -0.255    14.195    DAC0/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.308ns (8.812%)  route 3.187ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.187     7.826    DAC0/rst_in
    SLICE_X3Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X3Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X3Y93          FDCE (Recov_fdce_C_CLR)     -0.255    14.195    DAC0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.308ns (8.812%)  route 3.187ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.187     7.826    DAC0/rst_in
    SLICE_X3Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X3Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X3Y93          FDCE (Recov_fdce_C_CLR)     -0.255    14.195    DAC0/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.308ns (8.812%)  route 3.187ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.187     7.826    DAC0/rst_in
    SLICE_X3Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X3Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X3Y93          FDCE (Recov_fdce_C_CLR)     -0.255    14.195    DAC0/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.308ns (8.812%)  route 3.187ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.187     7.826    DAC0/rst_in
    SLICE_X2Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X2Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X2Y93          FDCE (Recov_fdce_C_CLR)     -0.228    14.222    DAC0/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.308ns (8.812%)  route 3.187ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.187     7.826    DAC0/rst_in
    SLICE_X2Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X2Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X2Y93          FDCE (Recov_fdce_C_CLR)     -0.192    14.258    DAC0/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.308ns (8.812%)  route 3.187ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         3.187     7.826    DAC0/rst_in
    SLICE_X2Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.598    14.271    DAC0/clk_in
    SLICE_X2Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.214    14.486    
                         clock uncertainty           -0.035    14.450    
    SLICE_X2Y93          FDCE (Recov_fdce_C_CLR)     -0.192    14.258    DAC0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.407%)  route 0.283ns (70.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.283     2.084    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X12Y104        FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.781     2.030    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X12Y104        FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.315     1.714    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.050     1.664    ADC/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.407%)  route 0.283ns (70.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.283     2.084    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X12Y104        FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.781     2.030    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X12Y104        FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.315     1.714    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.050     1.664    ADC/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.407%)  route 0.283ns (70.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.283     2.084    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X12Y104        FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.781     2.030    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X12Y104        FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.315     1.714    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.050     1.664    ADC/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.407%)  route 0.283ns (70.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.283     2.084    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X12Y104        FDCE                                         f  ADC/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.781     2.030    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X12Y104        FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.315     1.714    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.050     1.664    ADC/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.407%)  route 0.283ns (70.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.283     2.084    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X13Y104        FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.781     2.030    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X13Y104        FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.315     1.714    
    SLICE_X13Y104        FDCE (Remov_fdce_C_CLR)     -0.069     1.645    ADC/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.407%)  route 0.283ns (70.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.283     2.084    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X13Y104        FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.781     2.030    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X13Y104        FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.315     1.714    
    SLICE_X13Y104        FDCE (Remov_fdce_C_CLR)     -0.069     1.645    ADC/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.118ns (21.501%)  route 0.431ns (78.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.431     2.232    ADC/rst_in
    SLICE_X8Y100         FDCE                                         f  ADC/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.782     2.031    ADC/clk_in
    SLICE_X8Y100         FDCE                                         r  ADC/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.315     1.715    
    SLICE_X8Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.665    ADC/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.118ns (21.501%)  route 0.431ns (78.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.431     2.232    ADC/rst_in
    SLICE_X8Y100         FDCE                                         f  ADC/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.782     2.031    ADC/clk_in
    SLICE_X8Y100         FDCE                                         r  ADC/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.315     1.715    
    SLICE_X8Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.665    ADC/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.118ns (16.682%)  route 0.589ns (83.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.589     2.391    ADC/rst_in
    SLICE_X9Y104         FDCE                                         f  ADC/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.781     2.030    ADC/clk_in
    SLICE_X9Y104         FDCE                                         r  ADC/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.315     1.714    
    SLICE_X9Y104         FDCE (Remov_fdce_C_CLR)     -0.069     1.645    ADC/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.118ns (15.425%)  route 0.647ns (84.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1512, routed)        0.582     1.683    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.801 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         0.647     2.448    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X49Y104        FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1512, routed)        0.744     1.993    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X49Y104        FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.315     1.677    
    SLICE_X49Y104        FDCE (Remov_fdce_C_CLR)     -0.069     1.608    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.840    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.308ns (5.673%)  route 5.121ns (94.327%))
  Logic Levels:           0  
  Clock Path Skew:        3.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.713ns = ( 12.713 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.453     4.331    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.308     4.639 f  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         5.121     9.760    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=1512, routed)        1.445     9.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    10.854 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.859    12.713    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.204    12.918    
                         clock uncertainty           -0.194    12.724    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.460    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  2.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.248ns (5.390%)  route 4.353ns (94.610%))
  Logic Levels:           0  
  Clock Path Skew:        4.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.309ns
    Source Clock Delay      (SCD):    4.016ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1512, routed)        1.343     4.016    startup_reset/clk_in
    SLICE_X16Y101        FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.248     4.264 r  startup_reset/rst_in_reg/Q
                         net (fo=623, routed)         4.353     8.617    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1512, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           2.028     8.309    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.204     8.104    
                         clock uncertainty            0.194     8.298    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     8.298    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -8.298    
                         arrival time                           8.617    
  -------------------------------------------------------------------
                         slack                                  0.320    





