{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "ALU_0": "",
      "control_unit_0": "",
      "PC_0": "",
      "GPR_0": "",
      "IRAM_0": "",
      "MAR_0": "",
      "MBRU_0": "",
      "MDR_0": ""
    },
    "components": {
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "design_1_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A_bus": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "B_bus": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "operation": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "enable": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "C_bus": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "Z_flag": {
            "direction": "O"
          }
        }
      },
      "control_unit_0": {
        "vlnv": "xilinx.com:module_ref:control_unit:1.0",
        "xci_name": "design_1_control_unit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control_unit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "Z_flag": {
            "direction": "I"
          },
          "addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "MBRU": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "finish": {
            "direction": "O"
          },
          "MIR": {
            "direction": "O",
            "left": "29",
            "right": "0"
          }
        }
      },
      "PC_0": {
        "vlnv": "xilinx.com:module_ref:PC:1.0",
        "xci_name": "design_1_PC_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "load": {
            "direction": "I"
          },
          "inc": {
            "direction": "I"
          },
          "C_bus": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ins_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "GPR_0": {
        "vlnv": "xilinx.com:module_ref:GPR:1.0",
        "xci_name": "design_1_GPR_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GPR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "load_GPR": {
            "direction": "I"
          },
          "c_bus": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "data_out_b_bus": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "IRAM_0": {
        "vlnv": "xilinx.com:module_ref:IRAM:1.0",
        "xci_name": "design_1_IRAM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IRAM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ins_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "MAR_0": {
        "vlnv": "xilinx.com:module_ref:MAR:1.0",
        "xci_name": "design_1_MAR_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MAR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "write_enable": {
            "direction": "I"
          },
          "c_bus": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "memory_address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MBRU_0": {
        "vlnv": "xilinx.com:module_ref:MBRU:1.0",
        "xci_name": "design_1_MBRU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MBRU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "read_enable": {
            "direction": "I"
          },
          "ins_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ins_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "MDR_0": {
        "vlnv": "xilinx.com:module_ref:MDR:1.0",
        "xci_name": "design_1_MDR_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MDR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "load_MDR": {
            "direction": "I"
          },
          "read_memory": {
            "direction": "I"
          },
          "write_memory": {
            "direction": "I"
          },
          "c_bus": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_read_DRAM": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_out_b_bus": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_write_DRAM": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    }
  }
}