{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676547975267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676547975267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 19:46:15 2023 " "Processing started: Thu Feb 16 19:46:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676547975267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676547975267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676547975267 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676547975447 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "seg7 Top_Module.v(114) " "Verilog Module Declaration warning at Top_Module.v(114): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"seg7\"" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 114 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676547975507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 4 4 " "Found 4 design units, including 4 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547975512 ""} { "Info" "ISGN_ENTITY_NAME" "2 freq_divider " "Found entity 2: freq_divider" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547975512 ""} { "Info" "ISGN_ENTITY_NAME" "3 up_counter " "Found entity 3: up_counter" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547975512 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg7 " "Found entity 4: seg7" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547975512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676547975512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676547975547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:freq_divider_1Hz " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:freq_divider_1Hz\"" {  } { { "Top_Module.v" "freq_divider_1Hz" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676547975557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:up_counter " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:up_counter\"" {  } { { "Top_Module.v" "up_counter" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676547975567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7\"" {  } { { "Top_Module.v" "seg7" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676547975572 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676547975832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676547975916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676547976066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676547976066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676547976087 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676547976087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676547976087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676547976087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676547976097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 19:46:16 2023 " "Processing ended: Thu Feb 16 19:46:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676547976097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676547976097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676547976097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676547976097 ""}
