<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: L2 Cache Management API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">L2 Cache Management API<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycV.html">Intel Cyclone V</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycVContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__CACHE__MGR.html">Cache Management API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab7cc11181ab6e21874366afb0caddb37"><td class="memItemLeft" align="right" valign="top"><a id="gab7cc11181ab6e21874366afb0caddb37"></a>
typedef enum <a class="el" href="group__CACHE__L2.html#ga84becd73f55dba868c78e0304d27ea39">ALT_CACHE_L2_INTERRUPT_e</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ALT_CACHE_L2_INTERRUPT_t</b></td></tr>
<tr class="separator:gab7cc11181ab6e21874366afb0caddb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga84becd73f55dba868c78e0304d27ea39"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga84becd73f55dba868c78e0304d27ea39">ALT_CACHE_L2_INTERRUPT_e</a> { <br />
&#160;&#160;<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39ae08cfedd1f73cfd60cfb640e5d09aa6b">ALT_CACHE_L2_INTERRUPT_DECERR</a> = 1 &lt;&lt; 8, 
<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39ad56a26826484962e56087c462c74dcff">ALT_CACHE_L2_INTERRUPT_SLVERR</a> = 1 &lt;&lt; 7, 
<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39a3bcb62deddde2ddb7bd498d94258e3ea">ALT_CACHE_L2_INTERRUPT_ERRRD</a> = 1 &lt;&lt; 6, 
<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39aaed7117e8f2d8fccf5a75a473c07cdc5">ALT_CACHE_L2_INTERRUPT_ERRRT</a> = 1 &lt;&lt; 5, 
<br />
&#160;&#160;<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39a1ade51884376aca2e714634279600671">ALT_CACHE_L2_INTERRUPT_ERRWD</a> = 1 &lt;&lt; 4, 
<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39ae2ccf2729e418b4f245f51db6720fef3">ALT_CACHE_L2_INTERRUPT_ERRWT</a> = 1 &lt;&lt; 3, 
<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39a159514da6faecd609dfc77490e3ce458">ALT_CACHE_L2_INTERRUPT_PARRD</a> = 1 &lt;&lt; 2, 
<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39acd120e3841277da4602e1a661faf9843">ALT_CACHE_L2_INTERRUPT_PARRT</a> = 1 &lt;&lt; 1, 
<br />
&#160;&#160;<a class="el" href="group__CACHE__L2.html#gga84becd73f55dba868c78e0304d27ea39ae73a43b687754cd126140d5084b8233e">ALT_CACHE_L2_INTERRUPT_ECNTR</a> = 1 &lt;&lt; 0
<br />
 }</td></tr>
<tr class="separator:ga84becd73f55dba868c78e0304d27ea39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa8a03246338e3186f8f465e9f92f96c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#gaa8a03246338e3186f8f465e9f92f96c7">alt_cache_l2_init</a> (void)</td></tr>
<tr class="separator:gaa8a03246338e3186f8f465e9f92f96c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c72b6e3e8159ad78631fbbe84de90a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga7c72b6e3e8159ad78631fbbe84de90a1">alt_cache_l2_uninit</a> (void)</td></tr>
<tr class="separator:ga7c72b6e3e8159ad78631fbbe84de90a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbb9c8fc8a119abd49ee9ed49f774bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga1dbb9c8fc8a119abd49ee9ed49f774bf">alt_cache_l2_prefetch_enable</a> (void)</td></tr>
<tr class="separator:ga1dbb9c8fc8a119abd49ee9ed49f774bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc22bfb8ce2160c21b95725863fec16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga3bc22bfb8ce2160c21b95725863fec16">alt_cache_l2_prefetch_disable</a> (void)</td></tr>
<tr class="separator:ga3bc22bfb8ce2160c21b95725863fec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427443378a01449d77425d5987f3b0f6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga427443378a01449d77425d5987f3b0f6">alt_cache_l2_prefetch_is_enabled</a> (void)</td></tr>
<tr class="separator:ga427443378a01449d77425d5987f3b0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0101cd8cb7724cdaf24f6118b43da644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga0101cd8cb7724cdaf24f6118b43da644">alt_cache_l2_parity_enable</a> (void)</td></tr>
<tr class="separator:ga0101cd8cb7724cdaf24f6118b43da644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844dcab3f941e07b72efc46b14bb2109"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga844dcab3f941e07b72efc46b14bb2109">alt_cache_l2_parity_disable</a> (void)</td></tr>
<tr class="separator:ga844dcab3f941e07b72efc46b14bb2109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3286f34867940e182bf7fbb467521e1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#gaf3286f34867940e182bf7fbb467521e1">alt_cache_l2_parity_is_enabled</a> (void)</td></tr>
<tr class="separator:gaf3286f34867940e182bf7fbb467521e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d766315c914d39ea4fabc35342146a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#gac2d766315c914d39ea4fabc35342146a">alt_cache_l2_enable</a> (void)</td></tr>
<tr class="separator:gac2d766315c914d39ea4fabc35342146a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6db03b517205f1d0dff0db2df8ba90c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#gad6db03b517205f1d0dff0db2df8ba90c">alt_cache_l2_disable</a> (void)</td></tr>
<tr class="separator:gad6db03b517205f1d0dff0db2df8ba90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711945a9d1def9077fb84de19307f239"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga711945a9d1def9077fb84de19307f239">alt_cache_l2_is_enabled</a> (void)</td></tr>
<tr class="separator:ga711945a9d1def9077fb84de19307f239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ee900f730914ee04eb77b6eaaa0c2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#gaf1ee900f730914ee04eb77b6eaaa0c2e">alt_cache_l2_sync</a> (void)</td></tr>
<tr class="separator:gaf1ee900f730914ee04eb77b6eaaa0c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8966481a84ce459a27cb6d4083a0db50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga8966481a84ce459a27cb6d4083a0db50">alt_cache_l2_invalidate</a> (void *paddress, size_t length)</td></tr>
<tr class="separator:ga8966481a84ce459a27cb6d4083a0db50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdb7173953544d39d40faecd51cdbc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga1cdb7173953544d39d40faecd51cdbc5">alt_cache_l2_invalidate_all</a> (void)</td></tr>
<tr class="separator:ga1cdb7173953544d39d40faecd51cdbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db8001307963ac2d2f0ff90e13ca884"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga3db8001307963ac2d2f0ff90e13ca884">alt_cache_l2_clean</a> (void *paddress, size_t length)</td></tr>
<tr class="separator:ga3db8001307963ac2d2f0ff90e13ca884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e34cd30b2e77d846ead21b8ac95f715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga0e34cd30b2e77d846ead21b8ac95f715">alt_cache_l2_clean_all</a> (void)</td></tr>
<tr class="separator:ga0e34cd30b2e77d846ead21b8ac95f715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dbc7de380de66569cf924bf09a14cf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga4dbc7de380de66569cf924bf09a14cf6">alt_cache_l2_purge</a> (void *paddress, size_t length)</td></tr>
<tr class="separator:ga4dbc7de380de66569cf924bf09a14cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5445bd6e07c38ab4fa8fde65e83217a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga5445bd6e07c38ab4fa8fde65e83217a5">alt_cache_l2_purge_all</a> (void)</td></tr>
<tr class="separator:ga5445bd6e07c38ab4fa8fde65e83217a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd474d1aebc852e901ddc988de2a62d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga5cd474d1aebc852e901ddc988de2a62d">alt_cache_l2_int_enable</a> (uint32_t interrupt)</td></tr>
<tr class="separator:ga5cd474d1aebc852e901ddc988de2a62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a0dd36f01ceeb9fb59b226f97fcee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#gae4a0dd36f01ceeb9fb59b226f97fcee7">alt_cache_l2_int_disable</a> (uint32_t interrupt)</td></tr>
<tr class="separator:gae4a0dd36f01ceeb9fb59b226f97fcee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de7e9de23c2269431442082abdcf44e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#ga2de7e9de23c2269431442082abdcf44e">alt_cache_l2_int_status_get</a> (void)</td></tr>
<tr class="separator:ga2de7e9de23c2269431442082abdcf44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f93b2bfd3a80f19e24e196164d13d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L2.html#gac5f93b2bfd3a80f19e24e196164d13d4">alt_cache_l2_int_status_clear</a> (uint32_t interrupt)</td></tr>
<tr class="separator:gac5f93b2bfd3a80f19e24e196164d13d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This API group provides functions to interact with various features of the L2 cache on the SoCFPGA. This includes the following features:</p><ul>
<li>L2 cache</li>
<li>Parity error detection</li>
<li>Data prefetching</li>
<li>Interrupt Management</li>
</ul>
<p>The API within this group affects the L2 cache which is visible to all CPUs on the system.</p>
<p>With respect to bring-up, the L1 and L2 cache controller setups are fully independent. The L2 can be setup at any time, before or after the L1 is setup. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga84becd73f55dba868c78e0304d27ea39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84becd73f55dba868c78e0304d27ea39">&#9670;&nbsp;</a></span>ALT_CACHE_L2_INTERRUPT_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CACHE__L2.html#ga84becd73f55dba868c78e0304d27ea39">ALT_CACHE_L2_INTERRUPT_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates all the interrupt conditions that can be generated by the L2 cache controller as register mask values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39ae08cfedd1f73cfd60cfb640e5d09aa6b"></a>ALT_CACHE_L2_INTERRUPT_DECERR&#160;</td><td class="fielddoc"><p>Decode error received on the master ports from L3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39ad56a26826484962e56087c462c74dcff"></a>ALT_CACHE_L2_INTERRUPT_SLVERR&#160;</td><td class="fielddoc"><p>Slave error received on the master ports from L3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39a3bcb62deddde2ddb7bd498d94258e3ea"></a>ALT_CACHE_L2_INTERRUPT_ERRRD&#160;</td><td class="fielddoc"><p>Error on the L2 data RAM read. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39aaed7117e8f2d8fccf5a75a473c07cdc5"></a>ALT_CACHE_L2_INTERRUPT_ERRRT&#160;</td><td class="fielddoc"><p>Error on the L2 tag RAM read. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39a1ade51884376aca2e714634279600671"></a>ALT_CACHE_L2_INTERRUPT_ERRWD&#160;</td><td class="fielddoc"><p>Error on the L2 data RAM write. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39ae2ccf2729e418b4f245f51db6720fef3"></a>ALT_CACHE_L2_INTERRUPT_ERRWT&#160;</td><td class="fielddoc"><p>Error on the L2 tag RAM write. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39a159514da6faecd609dfc77490e3ce458"></a>ALT_CACHE_L2_INTERRUPT_PARRD&#160;</td><td class="fielddoc"><p>Parity error on the L2 data RAM read. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39acd120e3841277da4602e1a661faf9843"></a>ALT_CACHE_L2_INTERRUPT_PARRT&#160;</td><td class="fielddoc"><p>Parity error on the L2 tag RAM read. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga84becd73f55dba868c78e0304d27ea39ae73a43b687754cd126140d5084b8233e"></a>ALT_CACHE_L2_INTERRUPT_ECNTR&#160;</td><td class="fielddoc"><p>Event counter overflow or increment. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3db8001307963ac2d2f0ff90e13ca884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db8001307963ac2d2f0ff90e13ca884">&#9670;&nbsp;</a></span>alt_cache_l2_clean()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_clean </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>paddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans the specified contents of the L2 cache for the given memory segment.</p>
<p>The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the <b>ALT_CACHE_LINE_SIZE</b> macro.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">paddress</td><td>The physical address of the memory segment to be cleaned.</td></tr>
    <tr><td class="paramname">length</td><td>The length of the memory segment to be cleaned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The memory segment is invalid. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The memory operation timed out. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0e34cd30b2e77d846ead21b8ac95f715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e34cd30b2e77d846ead21b8ac95f715">&#9670;&nbsp;</a></span>alt_cache_l2_clean_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_clean_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans the entire L2 cache. All L2 cache controller interrupts will be temporarily disabled while the clean operation is in progress and restored once the it is finished.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The memory operation timed out. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6db03b517205f1d0dff0db2df8ba90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6db03b517205f1d0dff0db2df8ba90c">&#9670;&nbsp;</a></span>alt_cache_l2_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the L2 cache.</p>
<p>If the L2 cache is already disabled, nothing is done. Otherwise the entire contents of the cache is first cleaned before being disabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac2d766315c914d39ea4fabc35342146a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2d766315c914d39ea4fabc35342146a">&#9670;&nbsp;</a></span>alt_cache_l2_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the L2 cache.</p>
<p>If the L2 cache is already enabled, nothing is done. Otherwise the entire contents of the cache is first invalidated before being enabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa8a03246338e3186f8f465e9f92f96c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a03246338e3186f8f465e9f92f96c7">&#9670;&nbsp;</a></span>alt_cache_l2_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initializes the L2 cache controller.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Details about error status code </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae4a0dd36f01ceeb9fb59b226f97fcee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a0dd36f01ceeb9fb59b226f97fcee7">&#9670;&nbsp;</a></span>alt_cache_l2_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_int_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the L2 cache controller interrupts for the specified set of condition(s).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">interrupt</td><td>A register mask of the selected L2 cache controller interrupting conditions.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5cd474d1aebc852e901ddc988de2a62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd474d1aebc852e901ddc988de2a62d">&#9670;&nbsp;</a></span>alt_cache_l2_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_int_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the L2 cache controller interrupts for the specified set of condition(s).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">interrupt</td><td>A register mask of the selected L2 cache controller interrupting conditions.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac5f93b2bfd3a80f19e24e196164d13d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5f93b2bfd3a80f19e24e196164d13d4">&#9670;&nbsp;</a></span>alt_cache_l2_int_status_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_int_status_clear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears the specified conditon(s) causing the L2 cache controller to interrupt as a mask. Condition(s) specified which are not causing an interrupt or condition(s) specified which are not enabled are ignored.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">interrupt</td><td>A register mask of the selected L2 cache controller interrupting conditions.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2de7e9de23c2269431442082abdcf44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de7e9de23c2269431442082abdcf44e">&#9670;&nbsp;</a></span>alt_cache_l2_int_status_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_cache_l2_int_status_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the condition(s) causing the L2 cache controller to interrupt as a register mask.</p>
<dl class="section return"><dt>Returns</dt><dd>A register mask of the currently asserted and enabled conditions resulting in an interrupt being generated. </dd></dl>

</div>
</div>
<a id="ga8966481a84ce459a27cb6d4083a0db50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8966481a84ce459a27cb6d4083a0db50">&#9670;&nbsp;</a></span>alt_cache_l2_invalidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_invalidate </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>paddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidates the specified contents of the L2 cache for the given memory segment.</p>
<p>The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the <b>ALT_CACHE_LINE_SIZE</b> macro.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">paddress</td><td>The physical address of the memory segment to be invalidated.</td></tr>
    <tr><td class="paramname">length</td><td>The length of the memory segment to be invalidated.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The memory segment is invalid. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The memory operation timed out. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1cdb7173953544d39d40faecd51cdbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cdb7173953544d39d40faecd51cdbc5">&#9670;&nbsp;</a></span>alt_cache_l2_invalidate_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_invalidate_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidates th entire contents of the L2 cache.</p>
<p>Normally this is done automatically as part of <a class="el" href="group__CACHE__L2.html#gac2d766315c914d39ea4fabc35342146a">alt_cache_l2_enable()</a>, but in certain circumstances it may be necessary to invalidate it manually. An example of this situation is when the address space is remapped and the processor accesses memory from the new memory area.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The memory operation timed out. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga711945a9d1def9077fb84de19307f239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga711945a9d1def9077fb84de19307f239">&#9670;&nbsp;</a></span>alt_cache_l2_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l2_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> when the L2 cache is enabled and <b>false</b> when it is disabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The L2 cache is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The L2 cache is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga844dcab3f941e07b72efc46b14bb2109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844dcab3f941e07b72efc46b14bb2109">&#9670;&nbsp;</a></span>alt_cache_l2_parity_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_parity_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables parity error detection in the L2 cache.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0101cd8cb7724cdaf24f6118b43da644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0101cd8cb7724cdaf24f6118b43da644">&#9670;&nbsp;</a></span>alt_cache_l2_parity_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_parity_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables parity error detection in the L2 cache.</p>
<p>Ideally parity should be enabled before the L2 cache is enabled. If the cache is already enabled, it will first be cleaned and disabled before parity is enabled in hardware. Afterwards, the cache will be invalidated and enabled.</p>
<p>For a parity error to be reported, the ALT_CACHE_L2_INTERRUPT_PARRD and / or ALT_CACHE_L2_INTERRUPT_PARRT interrupt condition(s) must be enabled. This is done by calling <a class="el" href="group__CACHE__L2.html#ga5cd474d1aebc852e901ddc988de2a62d">alt_cache_l2_int_enable()</a>. As well, the L2 cache interrupt must be enabled using the interrupt controller API. Refer to the interrupt controller API for more details about programming the interrupt controller.</p>
<p>In the event of a parity error is detected, the appropriate L2 cache parity interrupt will be raised. To clear the parity interrupt(s), the appropriate L2 cache parity interrupt must be cleared by calling <a class="el" href="group__CACHE__L2.html#gac5f93b2bfd3a80f19e24e196164d13d4">alt_cache_l2_int_status_clear()</a>.</p>
<p>For ECC support, refer to the ECC related API documentation for more information.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf3286f34867940e182bf7fbb467521e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3286f34867940e182bf7fbb467521e1">&#9670;&nbsp;</a></span>alt_cache_l2_parity_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l2_parity_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> when parity error detection is enabled and <b>false</b> when it is disabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The L2 cache parity error detection feature is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The L2 cache parity error detection feature is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3bc22bfb8ce2160c21b95725863fec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bc22bfb8ce2160c21b95725863fec16">&#9670;&nbsp;</a></span>alt_cache_l2_prefetch_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_prefetch_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the L2 cache features for data and instruction prefetching.</p>
<p>Prefetching can be enabled or disabled while the L2 cache is enabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1dbb9c8fc8a119abd49ee9ed49f774bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dbb9c8fc8a119abd49ee9ed49f774bf">&#9670;&nbsp;</a></span>alt_cache_l2_prefetch_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_prefetch_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the L2 cache features for data and instruction prefetching.</p>
<p>Prefetching can be enabled or disabled while the L2 cache is enabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga427443378a01449d77425d5987f3b0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga427443378a01449d77425d5987f3b0f6">&#9670;&nbsp;</a></span>alt_cache_l2_prefetch_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l2_prefetch_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> if either L2 cache data or instruction prefetch features are enabled and <b>false</b> if no prefetching features are enabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The L2 data and instruction prefetch features are enabled. </td></tr>
    <tr><td class="paramname">false</td><td>Some L2 data and instruction prefetch features are disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4dbc7de380de66569cf924bf09a14cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dbc7de380de66569cf924bf09a14cf6">&#9670;&nbsp;</a></span>alt_cache_l2_purge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_purge </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>paddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans and invalidates the specified contents of the L2 cache for the given memory segment.</p>
<p>The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the <b>ALT_CACHE_LINE_SIZE</b> macro.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">paddress</td><td>The physical address of the memory segment to be purged.</td></tr>
    <tr><td class="paramname">length</td><td>The length of the memory segment to be purged.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The memory segment is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5445bd6e07c38ab4fa8fde65e83217a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5445bd6e07c38ab4fa8fde65e83217a5">&#9670;&nbsp;</a></span>alt_cache_l2_purge_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_purge_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans and invalidates the entire L2 cache. All L2 cache controller interrupts will be temporarily disabled while the clean and invalidate operation is in progress and restored once the it is finished.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The memory operation timed out. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf1ee900f730914ee04eb77b6eaaa0c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ee900f730914ee04eb77b6eaaa0c2e">&#9670;&nbsp;</a></span>alt_cache_l2_sync()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_sync </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flushes the L2 cache controller hardware buffers.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The memory operation timed out. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7c72b6e3e8159ad78631fbbe84de90a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c72b6e3e8159ad78631fbbe84de90a1">&#9670;&nbsp;</a></span>alt_cache_l2_uninit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l2_uninit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Uninitializes the L2 cache controller.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Details about error status code </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
