#include "main.h"

#define RCC_BASE_ADDR       0x40023800
#define GPIOA_BASE_ADDR     0x40020000
#define GPIOE_BASE_ADDR     0x40021000
#define GPIOD_BASE_ADDR 	0x40020C00
#define SPI1_BASE_ADDR      0x40013000


int16_t gyro_x, gyro_y, gyro_z;
float dps_x, dps_y, dps_z;

void LedInit()
{
	uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
	*RCC_AHB1ENR |= (1 << 3);			//Enable clock GPIOD

	uint32_t* GPIOD_MODER = (uint32_t*)(GPIOD_BASE_ADDR + 0x00);
	*GPIOD_MODER &= ~((0b11 << 24) | (0b11 << 26) | (0b11 << 28) | (0b11 << 30));
	*GPIOD_MODER |= ((0b01 << 24) | (0b01 << 26) | (0b01 << 28) | (0b01 << 30));		// PD12-15: Output
}
void Led_ctrl(uint8_t led_num, uint8_t state)
{
    volatile uint32_t* ODR = (uint32_t*)(GPIOD_BASE_ADDR + 0x14); // Output Data Register

    uint16_t led_pin = (1 << (12 + led_num)); // led_num: 0 ‚Üí PD12, 1 ‚Üí PD13, ...

    if (state)
        *ODR |= led_pin;     // B·∫≠t LED
    else
        *ODR &= ~led_pin;    // T·∫Øt LED
}

void SPI_master_init()
{
    // 1. Enable clock cho GPIOA, GPIOE, SPI1
    volatile uint32_t* RCC_AHB1ENR  = (uint32_t*)(RCC_BASE_ADDR + 0x30);
    volatile uint32_t* RCC_APB2ENR  = (uint32_t*)(RCC_BASE_ADDR + 0x44);
    *RCC_AHB1ENR |= (1 << 0) | (1 << 4);   // GPIOA + GPIOE
    *RCC_APB2ENR |= (1 << 12);            // SPI1

    // 2. C·∫•u h√¨nh PA5 (SCK), PA6 (MISO), PA7 (MOSI)
    volatile uint32_t* MODER_A   = (uint32_t*)(GPIOA_BASE_ADDR + 0x00);
    volatile uint32_t* OTYPER_A  = (uint32_t*)(GPIOA_BASE_ADDR + 0x04);
    volatile uint32_t* OSPEEDR_A = (uint32_t*)(GPIOA_BASE_ADDR + 0x08);
    volatile uint32_t* PUPDR_A   = (uint32_t*)(GPIOA_BASE_ADDR + 0x0C);
    volatile uint32_t* AFRL_A    = (uint32_t*)(GPIOA_BASE_ADDR + 0x20);

    *MODER_A &= ~(0xFF << 8);
    *MODER_A |=  (0b10 << (5 * 2)) | (0b10 << (6 * 2)) | (0b10 << (7 * 2)); // AF
    *OTYPER_A &= ~((1 << 5) | (1 << 6) | (1 << 7));                         // Push-pull
    *OSPEEDR_A |= (0b11 << (5 * 2)) | (0b11 << (6 * 2)) | (0b11 << (7 * 2)); // High speed
    *PUPDR_A &= ~(0b11 << (6 * 2));
    *PUPDR_A |=  (0b01 << (6 * 2));                                        // Pull-up MISO
    *AFRL_A &= ~(0xFFF << 20);
    *AFRL_A |=  (5 << 20) | (5 << 24) | (5 << 28);                          // AF5

    // 3. C·∫•u h√¨nh PE3 l√†m CS
    volatile uint32_t* MODER_E   = (uint32_t*)(GPIOE_BASE_ADDR + 0x00);
    volatile uint32_t* OTYPER_E  = (uint32_t*)(GPIOE_BASE_ADDR + 0x04);
    volatile uint32_t* OSPEEDR_E = (uint32_t*)(GPIOE_BASE_ADDR + 0x08);
    volatile uint32_t* ODR_E     = (uint32_t*)(GPIOE_BASE_ADDR + 0x14);

    *MODER_E &= ~(0b11 << (3 * 2));
    *MODER_E |=  (0b01 << (3 * 2));         // Output
    *OTYPER_E &= ~(1 << 3);                // Push-pull
    *OSPEEDR_E |= (0b11 << (3 * 2));       // High speed
    *ODR_E |= (1 << 3);                    // CS = HIGH

    // 4. C·∫•u h√¨nh SPI1: master, fPCLK/16, mode 0
    volatile uint32_t* CR1 = (uint32_t*)(SPI1_BASE_ADDR + 0x00);
    volatile uint32_t* CR2 = (uint32_t*)(SPI1_BASE_ADDR + 0x04);

    *CR1 = 0;
    *CR2 = 0;
    *CR1 |= (1 << 2)     // MSTR = master
          | (0b011 << 3) // Baudrate = fPCLK/16
          | (1 << 8)     // SSI = 1
          | (1 << 9);    // SSM = software NSS
    *CR1 |= (1 << 6);    // SPE = enable SPI
}

void SPI_master_transmit(uint8_t data)
{
    volatile uint32_t* SR  = (uint32_t*)(SPI1_BASE_ADDR + 0x08);
    volatile uint32_t* DR  = (uint32_t*)(SPI1_BASE_ADDR + 0x0C);
    volatile uint32_t* ODR = (uint32_t*)(GPIOE_BASE_ADDR + 0x14); // üëâ PE3 l√†m CS

    // 1. K√©o CS (PE3) xu·ªëng LOW
    *ODR &= ~(1 << 3);

    // 2. Ch·ªù TXE = 1 (TX buffer tr·ªëng)
    while(((*SR >> 1) & 1) == 0);

    // 3. G·ª≠i data
    *DR = data;

    // 4. Ch·ªù TXE = 1 l·∫ßn n·ªØa
    while(((*SR >> 1) & 1) == 0);

    // 5. Ch·ªù BSY = 0 (SPI kh√¥ng b·∫≠n)
    while(((*SR >> 7) & 1) == 1);

    // 6. K√©o CS l√™n l·∫°i HIGH
    *ODR |= (1 << 3);

    // 7. ƒê·ªçc DR v√† SR ƒë·ªÉ clear OVR flag
    uint8_t temp = *DR;
    temp = *SR;
    (void)temp;
}


void I3G4250D_write_register(uint8_t reg, uint8_t data)
{
    volatile uint32_t* SR = (uint32_t*)(SPI1_BASE_ADDR + 0x08);
    volatile uint32_t* DR = (uint32_t*)(SPI1_BASE_ADDR + 0x0C);
    volatile uint32_t* ODR = (uint32_t*)(GPIOE_BASE_ADDR + 0x14); // PE3 l√† CS

    reg &= 0x3F; // bit 7=0 (write), bit 6=0 (1 byte)

    // CS LOW
    *ODR &= ~(1 << 3);

    // G·ª≠i ƒë·ªãa ch·ªâ
    while(((*SR >> 1) & 1) == 0);
    *DR = reg;

    // G·ª≠i d·ªØ li·ªáu
    while(((*SR >> 1) & 1) == 0);
    *DR = data;

    // Ch·ªù truy·ªÅn xong
    while(((*SR >> 7) & 1) == 1);

    // CS HIGH
    *ODR |= (1 << 3);

    // Clear overrun (n·∫øu c√≥)
    uint8_t temp = *DR;
    temp = *SR;
    (void)temp;
}
uint8_t I3G4250D_read_register(uint8_t reg)
{
    volatile uint32_t* SR = (uint32_t*)(SPI1_BASE_ADDR + 0x08);
    volatile uint32_t* DR = (uint32_t*)(SPI1_BASE_ADDR + 0x0C);
    volatile uint32_t* ODR = (uint32_t*)(GPIOE_BASE_ADDR + 0x14); // PE3 l√† CS

    reg |= 0x80; // bit 7 = 1 (read)

    // CS LOW
    *ODR &= ~(1 << 3);

    // G·ª≠i ƒë·ªãa ch·ªâ c·∫ßn ƒë·ªçc
    while(((*SR >> 1) & 1) == 0);
    *DR = reg;

    // Ch·ªù nh·∫≠n l·∫°i byte
    while(((*SR >> 1) & 1) == 0);
    *DR = 0xFF; // Dummy byte ƒë·ªÉ clock ra d·ªØ li·ªáu

    // Ch·ªù nh·∫≠n xong
    while(((*SR >> 0) & 1) == 0);
    uint8_t data = *DR;

    // CS HIGH
    *ODR |= (1 << 3);

    return data;
}
void I3G4250D_Write_Register(uint8_t reg, uint8_t data)
{
    volatile uint32_t* SR = (uint32_t*)(SPI1_BASE_ADDR + 0x08);
    volatile uint32_t* DR = (uint32_t*)(SPI1_BASE_ADDR + 0x0C);
    volatile uint32_t* ODR = (uint32_t*)(GPIOE_BASE_ADDR + 0x14); // PE3 l√† CS

    reg &= 0x3F; // write, single byte

    *ODR &= ~(1 << 3); // CS LOW

    // --- Send address ---
    while(!((*SR >> 1) & 1));  // Wait TXE
    *DR = reg;
    while(!((*SR >> 0) & 1));  // Wait RXNE
    (void)*DR;                 // Read dummy

    // --- Send data ---
    while(!((*SR >> 1) & 1));
    *DR = data;
    while(!((*SR >> 0) & 1));
    (void)*DR;                 // Read dummy

    while((*SR >> 7) & 1);     // Wait BSY = 0

    *ODR |= (1 << 3);          // CS HIGH
}

uint8_t I3G4250D_Read_Register(uint8_t reg)
{
    volatile uint32_t* SR = (uint32_t*)(SPI1_BASE_ADDR + 0x08);
    volatile uint32_t* DR = (uint32_t*)(SPI1_BASE_ADDR + 0x0C);
    volatile uint32_t* ODR = (uint32_t*)(GPIOE_BASE_ADDR + 0x14); // PE3 l√† CS

    reg |= 0x80; // bit 7 = 1 (read)

    // CS LOW
    *ODR &= ~(1 << 3);

    // G·ª≠i ƒë·ªãa ch·ªâ c·∫ßn ƒë·ªçc
    while(((*SR >> 1) & 1) == 0);
    *DR = reg;

    // Ch·ªù nh·∫≠n l·∫°i byte
    while(((*SR >> 1) & 1) == 0);
    *DR = 0xFF; // Dummy byte ƒë·ªÉ clock ra d·ªØ li·ªáu

    // Ch·ªù nh·∫≠n xong
    while(((*SR >> 0) & 1) == 0);
    uint8_t data = *DR;

    // CS HIGH
    *ODR |= (1 << 3);

    return data;
}

void I3G4250D_Init()
{
    // 2. Ch·ªçn FS = ¬±500 dps
    I3G4250D_write_register(0x23, 0x10); // CTRL_REG4

    // 3. ODR = 420Hz, enable XYZ, Power On
    I3G4250D_write_register(0x20, 0xAF); // CTRL_REG1
}
void I3G4250D_ReadMulti(uint8_t reg_start, uint8_t* buf, uint8_t len)
{
    volatile uint32_t* SR  = (uint32_t*)(SPI1_BASE_ADDR + 0x08);
    volatile uint32_t* DR  = (uint32_t*)(SPI1_BASE_ADDR + 0x0C);
    volatile uint32_t* ODR = (uint32_t*)(GPIOE_BASE_ADDR + 0x14); // PE3 = CS

    reg_start |= 0xC0; // bit 7 = Read, bit 6 = auto-increment

    // K√©o CS xu·ªëng ƒë·ªÉ b·∫Øt ƒë·∫ßu giao ti·∫øp
    *ODR &= ~(1 << 3);

    // G·ª≠i byte ƒë·ªãa ch·ªâ
    while(((*SR >> 1) & 1) == 0); // TXE
    *DR = reg_start;
    while(((*SR >> 0) & 1) == 0); // RXNE
    (void)*DR;                    // ƒê·ªçc b·ªè byte ph·∫£n h·ªìi r√°c

    // ƒê·ªçc len byte d·ªØ li·ªáu
    for (uint8_t i = 0; i < len; i++) {
        while(((*SR >> 1) & 1) == 0); // TXE
        *DR = 0xFF;                   // Dummy byte ƒë·ªÉ t·∫°o xung clock

        while(((*SR >> 0) & 1) == 0); // RXNE
        buf[i] = *DR;
    }

    // Ch·ªù SPI ho√†n t·∫•t truy·ªÅn
    while((*SR >> 7) & 1); // BSY

    // Nh·∫£ CS l√™n l·∫°i
    *ODR |= (1 << 3);
}
void I3G4250D_ReadGyroXYZ(int16_t* x, int16_t* y, int16_t* z)
{
    uint8_t buf[6];
    I3G4250D_ReadMulti(0x28, buf, 6);  // ƒê·ªçc t·ª´ OUT_X_L auto-increment

    *x = (int16_t)((buf[1] << 8) | buf[0]); // OUT_X_H << 8 | OUT_X_L
    *y = (int16_t)((buf[3] << 8) | buf[2]); // OUT_Y_H << 8 | OUT_Y_L
    *z = (int16_t)((buf[5] << 8) | buf[4]); // OUT_Z_H << 8 | OUT_Z_L
}
void Check_Gyro_Shock(void)
{
    I3G4250D_ReadGyroXYZ(&gyro_x, &gyro_y, &gyro_z);

    dps_x = gyro_x * 0.0175f;
    dps_y = gyro_y * 0.0175f;
    dps_z = gyro_z * 0.0175f;

    // So s√°nh tr·ªã tuy·ªát ƒë·ªëi th·ªß c√¥ng
    if ((dps_x > 25.0f || dps_x < -25.0f) ||
        (dps_y > 25.0f || dps_y < -25.0f) ||
        (dps_z > 25.0f || dps_z < -25.0f))
    {
        for (int i = 0; i < 4; i++) {
            for (uint8_t j = 0; j < 4; j++) Led_ctrl(j, 1); // B·∫≠t all
            HAL_Delay(100);
            for (uint8_t j = 0; j < 4; j++) Led_ctrl(j, 0); // T·∫Øt all
            HAL_Delay(100);
        }
    }
}


int main(void)
{
    HAL_Init();
    SPI_master_init();
    LedInit();
    HAL_Delay(1000);
    I3G4250D_Init();

    while (1)
    {
        Check_Gyro_Shock();
        HAL_Delay(50); // ki·ªÉm tra li√™n t·ª•c m·ªói 50ms
    }
}

