
Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: shiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 23 21:49:34 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            1372 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[19]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C16C.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16C.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[8]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[7]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_9 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C15A.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C15A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[16]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[15]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C16A.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[4]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[3]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_11 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C14C.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C14C.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[6]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[5]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C14D.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C14D.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[10]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[9]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_8 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C15B.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C15B.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[0]  (to SRL00/sclk +)

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C14A.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C14A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[14]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[13]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C15D.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[2]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[1]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C14B.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C14B.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 470.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)
                   FF                        SRL00/D01/sdiv[17]

   Delay:              10.464ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     10.464ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 470.057ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     1.083     R17C16A.Q1 to     R16C15D.C1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.452     R16C15D.C1 to     R16C15D.F1 SRL00/D01/SLICE_43
ROUTE         1     0.954     R16C15D.F1 to     R15C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_15
CTOF_DEL    ---     0.452     R15C16C.C0 to     R15C16C.F0 SRL00/D01/SLICE_35
ROUTE         1     0.659     R15C16C.F0 to     R15C16A.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a2_1
CTOF_DEL    ---     0.452     R15C16A.C0 to     R15C16A.F0 SRL00/D01/SLICE_31
ROUTE         1     0.873     R15C16A.F0 to     R16C16C.A1 SRL00/D01/N_11
CTOF_DEL    ---     0.452     R16C16C.A1 to     R16C16C.F1 SRL00/D01/SLICE_23
ROUTE         1     0.384     R16C16C.F1 to     R16C16C.C0 SRL00/D01/un1_oscout_0_sqmuxa_i_a12_1
CTOF_DEL    ---     0.452     R16C16C.C0 to     R16C16C.F0 SRL00/D01/SLICE_23
ROUTE         1     1.252     R16C16C.F0 to     R14C18A.A1 SRL00/D01/un1_oscout_0_sqmuxa_i_5
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 SRL00/D01/SLICE_16
ROUTE        12     2.138     R14C18A.F1 to    R17C16B.LSR SRL00/D01/N_6_i (to SRL00/sclk)
                  --------
                   10.464   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.765        OSC.OSC to    R17C16B.CLK SRL00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   93.353MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   93.353 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/D01/SLICE_16.Q0   Loads: 8
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1372 paths, 1 nets, and 208 connections (58.92% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 23 21:49:34 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            1372 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[3]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[3]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14C.CLK to     R17C14C.Q0 SRL00/D01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132     R17C14C.Q0 to     R17C14C.A0 SRL00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R17C14C.A0 to     R17C14C.F0 SRL00/D01/SLICE_11
ROUTE         1     0.000     R17C14C.F0 to    R17C14C.DI0 SRL00/D01/un1_sdiv[4] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[16]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16A.CLK to     R17C16A.Q1 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         5     0.132     R17C16A.Q1 to     R17C16A.A1 SRL00/D01/sdiv[16]
CTOF_DEL    ---     0.101     R17C16A.A1 to     R17C16A.F1 SRL00/D01/SLICE_5
ROUTE         1     0.000     R17C16A.F1 to    R17C16A.DI1 SRL00/D01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[1]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[1]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_12 to SRL00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_12 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14B.CLK to     R17C14B.Q0 SRL00/D01/SLICE_12 (from SRL00/sclk)
ROUTE         2     0.132     R17C14B.Q0 to     R17C14B.A0 SRL00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R17C14B.A0 to     R17C14B.F0 SRL00/D01/SLICE_12
ROUTE         1     0.000     R17C14B.F0 to    R17C14B.DI0 SRL00/D01/un1_sdiv[2] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14B.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14B.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[8]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15A.CLK to     R17C15A.Q1 SRL00/D01/SLICE_9 (from SRL00/sclk)
ROUTE         3     0.132     R17C15A.Q1 to     R17C15A.A1 SRL00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R17C15A.A1 to     R17C15A.F1 SRL00/D01/SLICE_9
ROUTE         1     0.000     R17C15A.F1 to    R17C15A.DI1 SRL00/D01/un1_sdiv[9] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C15A.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C15A.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[15]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16A.CLK to     R17C16A.Q0 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         4     0.132     R17C16A.Q0 to     R17C16A.A0 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R17C16A.A0 to     R17C16A.F0 SRL00/D01/SLICE_5
ROUTE         1     0.000     R17C16A.F0 to    R17C16A.DI0 SRL00/D01/un1_sdiv[16] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[4]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14C.CLK to     R17C14C.Q1 SRL00/D01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132     R17C14C.Q1 to     R17C14C.A1 SRL00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R17C14C.A1 to     R17C14C.F1 SRL00/D01/SLICE_11
ROUTE         1     0.000     R17C14C.F1 to    R17C14C.DI1 SRL00/D01/un1_sdiv[5] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[5]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[5]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14D.CLK to     R17C14D.Q0 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R17C14D.Q0 to     R17C14D.A0 SRL00/D01/sdiv[5]
CTOF_DEL    ---     0.101     R17C14D.A0 to     R17C14D.F0 SRL00/D01/SLICE_10
ROUTE         1     0.000     R17C14D.F0 to    R17C14D.DI0 SRL00/D01/un1_sdiv[6] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14D.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C14D.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[19]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16C.CLK to     R17C16C.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         6     0.132     R17C16C.Q0 to     R17C16C.A0 SRL00/D01/sdiv[19]
CTOF_DEL    ---     0.101     R17C16C.A0 to     R17C16C.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000     R17C16C.F0 to    R17C16C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C16C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C16C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[11]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[11]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15C.CLK to     R17C15C.Q0 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         2     0.132     R17C15C.Q0 to     R17C15C.A0 SRL00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R17C15C.A0 to     R17C15C.F0 SRL00/D01/SLICE_7
ROUTE         1     0.000     R17C15C.F0 to    R17C15C.DI0 SRL00/D01/un1_sdiv[12] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C15C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C15C.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[9]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[9]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15B.CLK to     R17C15B.Q0 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         3     0.132     R17C15B.Q0 to     R17C15B.A0 SRL00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R17C15B.A0 to     R17C15B.F0 SRL00/D01/SLICE_8
ROUTE         1     0.000     R17C15B.F0 to    R17C15B.DI0 SRL00/D01/un1_sdiv[10] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C15B.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.443        OSC.OSC to    R17C15B.CLK SRL00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/D01/SLICE_16.Q0   Loads: 8
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1372 paths, 1 nets, and 208 connections (58.92% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

