// RUN: llvm-mc -triple=amdgcn -mcpu=gfx1250 -show-encoding %s | FileCheck --check-prefixes=GFX1250 %s

//
// Elements of CPol operand can be given in any order
//

s_load_b32 s4, s[2:3], 10 th:TH_LOAD_NT scope:SCOPE_SE nv
// GFX1250: encoding: [0x01,0x01,0xb0,0xf4,0x0a,0x00,0x00,0xf8]

s_load_b32 s4, s[2:3], 10 scope:SCOPE_SE nv th:TH_LOAD_NT
// GFX1250: encoding: [0x01,0x01,0xb0,0xf4,0x0a,0x00,0x00,0xf8]

s_load_b32 s4, s[2:3], 10 nv scope:SCOPE_SE th:TH_LOAD_NT
// GFX1250: encoding: [0x01,0x01,0xb0,0xf4,0x0a,0x00,0x00,0xf8]

buffer_load_b32 v5, v1, s[8:11], s3 offen offset:4095 th:TH_LOAD_NT scope:SCOPE_SE nv
// GFX1250: encoding: [0x83,0x00,0x05,0xc4,0x05,0x10,0x94,0x40,0x01,0xff,0x0f,0x00]

buffer_load_b32 v5, v1, s[8:11], s3 offen offset:4095 scope:SCOPE_SE nv th:TH_LOAD_NT
// GFX1250: encoding: [0x83,0x00,0x05,0xc4,0x05,0x10,0x94,0x40,0x01,0xff,0x0f,0x00]

buffer_load_b32 v5, v1, s[8:11], s3 offen offset:4095 nv scope:SCOPE_SE th:TH_LOAD_NT
// GFX1250: encoding: [0x83,0x00,0x05,0xc4,0x05,0x10,0x94,0x40,0x01,0xff,0x0f,0x00]

global_load_b32 v0, v[2:3], off th:TH_LOAD_NT scope:SCOPE_SE nv
// GFX1250: encoding: [0xfc,0x00,0x05,0xee,0x00,0x00,0x14,0x00,0x02,0x00,0x00,0x00]

global_load_b32 v0, v[2:3], off scope:SCOPE_SE nv th:TH_LOAD_NT
// GFX1250: encoding: [0xfc,0x00,0x05,0xee,0x00,0x00,0x14,0x00,0x02,0x00,0x00,0x00]

global_load_b32 v0, v[2:3], off nv scope:SCOPE_SE th:TH_LOAD_NT
// GFX1250: encoding: [0xfc,0x00,0x05,0xee,0x00,0x00,0x14,0x00,0x02,0x00,0x00,0x00]

s_getreg_b32 s1, hwreg(33)
// GFX1250: encoding: [0x21,0xf8,0x81,0xb8]

s_getreg_b32 s1, hwreg(HW_REG_XNACK_STATE_PRIV)
// GFX1250: encoding: [0x21,0xf8,0x81,0xb8]

s_getreg_b32 s1, hwreg(34)
// GFX1250: encoding: [0x22,0xf8,0x81,0xb8]

s_getreg_b32 s1, hwreg(HW_REG_XNACK_MASK)
// GFX1250: encoding: [0x22,0xf8,0x81,0xb8]

s_setreg_b32 hwreg(33), s1
// GFX1250: encoding: [0x21,0xf8,0x01,0xb9]

s_setreg_b32 hwreg(HW_REG_XNACK_STATE_PRIV), s1
// GFX1250: encoding: [0x21,0xf8,0x01,0xb9]

s_setreg_b32 hwreg(34), s1
// GFX1250: encoding: [0x22,0xf8,0x01,0xb9]

s_setreg_b32 hwreg(HW_REG_XNACK_MASK), s1
// GFX1250: encoding: [0x22,0xf8,0x01,0xb9]
