<html lang="en">
<head>
<title>Basic PowerPC Built-in Functions Available on ISA 3.1 - Using the GNU Compiler Collection (GCC)</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using the GNU Compiler Collection (GCC)">
<meta name="generator" content="makeinfo 4.8">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="Basic-PowerPC-Built_002din-Functions.html#Basic-PowerPC-Built_002din-Functions" title="Basic PowerPC Built-in Functions">
<link rel="prev" href="Basic-PowerPC-Built_002din-Functions-Available-on-ISA-3_002e0.html#Basic-PowerPC-Built_002din-Functions-Available-on-ISA-3_002e0" title="Basic PowerPC Built-in Functions Available on ISA 3.0">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
Copyright (C) 1988-2022 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being ``Funding Free Software'', the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
``GNU Free Documentation License''.

(a) The FSF's Front-Cover Text is:

     A GNU Manual

(b) The FSF's Back-Cover Text is:

     You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development.-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
</head>
<body>
<div class="node">
<p>
<a name="Basic-PowerPC-Built-in-Functions-Available-on-ISA-3.1"></a>
<a name="Basic-PowerPC-Built_002din-Functions-Available-on-ISA-3_002e1"></a>
Previous:&nbsp;<a rel="previous" accesskey="p" href="Basic-PowerPC-Built_002din-Functions-Available-on-ISA-3_002e0.html#Basic-PowerPC-Built_002din-Functions-Available-on-ISA-3_002e0">Basic PowerPC Built-in Functions Available on ISA 3.0</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="Basic-PowerPC-Built_002din-Functions.html#Basic-PowerPC-Built_002din-Functions">Basic PowerPC Built-in Functions</a>
<hr>
</div>

<h5 class="subsubsection">6.60.22.6 Basic PowerPC Built-in Functions Available on ISA 3.1</h5>

<p>The basic built-in functions described in this section are
available on the PowerPC family of processors starting with ISA 3.1. 
Unless specific options are explicitly disabled on the
command line, specifying option <samp><span class="option">-mcpu=power10</span></samp> has the effect of
enabling all the same options as for <samp><span class="option">-mcpu=power9</span></samp>.

 <p>The following built-in functions are available on Linux 64-bit systems
that use a future architecture instruction set (<samp><span class="option">-mcpu=power10</span></samp>):

<pre class="smallexample"><br>unsigned long long<br>
<br>__builtin_cfuged (unsigned long long, unsigned long long)<br>
</pre>
 <p>Perform a 64-bit centrifuge operation, as if implemented by the
<code>cfuged</code> instruction. 
<a name="index-g_t_005f_005fbuiltin_005fcfuged-5146"></a>
<pre class="smallexample"><br>unsigned long long<br>
<br>__builtin_cntlzdm (unsigned long long, unsigned long long)<br>
</pre>
 <p>Perform a 64-bit count leading zeros operation under mask, as if
implemented by the <code>cntlzdm</code> instruction. 
<a name="index-g_t_005f_005fbuiltin_005fcntlzdm-5147"></a>
<pre class="smallexample"><br>unsigned long long<br>
<br>__builtin_cnttzdm (unsigned long long, unsigned long long)<br>
</pre>
 <p>Perform a 64-bit count trailing zeros operation under mask, as if
implemented by the <code>cnttzdm</code> instruction. 
<a name="index-g_t_005f_005fbuiltin_005fcnttzdm-5148"></a>
<pre class="smallexample"><br>unsigned long long<br>
<br>__builtin_pdepd (unsigned long long, unsigned long long)<br>
</pre>
 <p>Perform a 64-bit parallel bits deposit operation, as if implemented by the
<code>pdepd</code> instruction. 
<a name="index-g_t_005f_005fbuiltin_005fpdepd-5149"></a>
<pre class="smallexample"><br>unsigned long long<br>
<br>__builtin_pextd (unsigned long long, unsigned long long)<br>
</pre>
 <p>Perform a 64-bit parallel bits extract operation, as if implemented by the
<code>pextd</code> instruction. 
<a name="index-g_t_005f_005fbuiltin_005fpextd-5150"></a>
<pre class="smallexample"><br>vector signed __int128 vsx_xl_sext (signed long long, signed char *)<br>
     
<br>vector signed __int128 vsx_xl_sext (signed long long, signed short *)<br>
     
<br>vector signed __int128 vsx_xl_sext (signed long long, signed int *)<br>
     
<br>vector signed __int128 vsx_xl_sext (signed long long, signed long long *)<br>
     
<br>vector unsigned __int128 vsx_xl_zext (signed long long, unsigned char *)<br>
     
<br>vector unsigned __int128 vsx_xl_zext (signed long long, unsigned short *)<br>
     
<br>vector unsigned __int128 vsx_xl_zext (signed long long, unsigned int *)<br>
     
<br>vector unsigned __int128 vsx_xl_zext (signed long long, unsigned long long *)<br>
</pre>
 <p>Load (and sign extend) to an __int128 vector, as if implemented by the ISA 3.1
<code>lxvrbx</code>, <code>lxvrhx</code>, <code>lxvrwx</code>, and  <code>lxvrdx</code> instructions. 
<a name="index-vsx_005fxl_005fsext-5151"></a><a name="index-vsx_005fxl_005fzext-5152"></a>
<pre class="smallexample"><br>void vec_xst_trunc (vector signed __int128, signed long long, signed char *)<br>
     
<br>void vec_xst_trunc (vector signed __int128, signed long long, signed short *)<br>
     
<br>void vec_xst_trunc (vector signed __int128, signed long long, signed int *)<br>
     
<br>void vec_xst_trunc (vector signed __int128, signed long long, signed long long *)<br>
     
<br>void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned char *)<br>
     
<br>void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned short *)<br>
     
<br>void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned int *)<br>
     
<br>void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned long long *)<br>
</pre>
 <p>Truncate and store the rightmost element of a vector, as if implemented by the
ISA 3.1 <code>stxvrbx</code>, <code>stxvrhx</code>, <code>stxvrwx</code>, and <code>stxvrdx</code>
instructions. 
<a name="index-vec_005fxst_005ftrunc-5153"></a>

 </body></html>

