

================================================================
== Vitis HLS Report for 'forward_node1_Pipeline_VITIS_LOOP_67_5'
================================================================
* Date:           Mon Jun 12 16:50:42 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.895 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  39.996 ns|  39.996 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_5  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 5 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v12, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i_7"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_7" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "%icmp_ln67 = icmp_eq  i4 %i, i4 10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 11 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln67 = add i4 %i, i4 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 13 'add' 'add_ln67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc48.split, void %for.end50.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 14 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_9_cast = zext i4 %i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 15 'zext' 'i_9_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_R_addr = getelementptr i32 %p_R, i64 0, i64 %i_9_cast" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68]   --->   Operation 16 'getelementptr' 'p_R_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%p_R_load = load i4 %p_R_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68]   --->   Operation 17 'load' 'p_R_load' <Predicate = (!icmp_ln67)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln67 = store i4 %add_ln67, i4 %i_7" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 18 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%v12_addr = getelementptr i32 %v12, i64 0, i64 %i_9_cast" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68]   --->   Operation 19 'getelementptr' 'v12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 20 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.69ns)   --->   "%p_R_load = load i4 %p_R_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68]   --->   Operation 21 'load' 'p_R_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 22 [1/1] (1.19ns)   --->   "%store_ln68 = store i32 %p_R_load, i4 %v12_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68]   --->   Operation 22 'store' 'store_ln68' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc48" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67]   --->   Operation 23 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln67', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67) [12]  (0.708 ns)
	'store' operation ('store_ln67', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67) of variable 'add_ln67', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67 on local variable 'i' [21]  (0.387 ns)

 <State 2>: 1.9ns
The critical path consists of the following:
	'load' operation ('p_R_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68) on array 'p_R' [19]  (0.699 ns)
	'store' operation ('store_ln68', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68) of variable 'p_R_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68 on array 'v12' [20]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
