// Seed: 1355528263
module module_0 #(
    parameter id_3 = 32'd89,
    parameter id_4 = 32'd44
) (
    output logic id_1
    , id_2,
    output logic _id_3,
    output logic _id_4
);
  assign id_3 = id_3;
  logic id_5;
  assign id_3[id_3 : 1'h0] = 1;
  logic id_6 = id_4[(1)] ? id_5[1 : id_4+1] : id_4 - 1;
  logic id_7;
  logic id_8;
  specify
    (id_9 => id_10) = 0;
    (posedge id_11 => (id_12 +: (1))) = (id_11, id_3);
    (id_13 => id_14) = 1;
  endspecify
endmodule
