==============================================================
File generated on Mon Feb 06 00:35:51 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2144:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2844:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 433.824 ; gain = 0.125 ; free physical = 41750 ; free virtual = 101638
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 433.824 ; gain = 0.125 ; free physical = 41750 ; free virtual = 101637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 562.578 ; gain = 128.879 ; free physical = 41591 ; free virtual = 101518
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2109: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 562.578 ; gain = 128.879 ; free physical = 41456 ; free virtual = 101398
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2093) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2097) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2107) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:1177) in function 'kernel_4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1089) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (src/modules.hpp:957) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:882) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2086) accessed through non-constant indices on dimension 1 (src/modules.hpp:2103:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2086) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 16 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'
	 'softmax_read_data<config_t_softmax_4>'
	 'softmax_subtract_max<config_t_softmax_4>'
	 'softmax_process_1<config_t_softmax_4>178'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>179'
	 'softmax_divide_precise<config_t_softmax_4>'
	 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:2090:25) in function 'softmax_write_out<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1676:75) to (src/modules.hpp:1746:4) in function 'softmax_read_data<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1889:30) to (src/modules.hpp:1918:4) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:58 ; elapsed = 00:09:00 . Memory (MB): peak = 833.699 ; gain = 400.000 ; free physical = 32521 ; free virtual = 97005
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2090:27) in function 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1772:20) in function 'softmax_subtract_max<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1673:20) in function 'softmax_read_data<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1826:14) in function 'softmax_process_1<config_t_softmax_4>178'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2018:20) in function 'softmax_divide_precise<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1887:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>' to 'softmax_write_out' (src/modules.hpp:2054:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_subtract_max<config_t_softmax_4>' to 'softmax_subtract_max' (src/modules.hpp:1766:50)
WARNING: [XFORM 203-631] Renaming function 'softmax_read_data<config_t_softmax_4>' to 'softmax_read_data' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>178' to 'softmax_process_1178' (src/modules.hpp:1812:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise<config_t_softmax_4>' to 'softmax_divide_preci' (src/modules.hpp:2013:49)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>179' to 'softmax_QuantAct_1_c' (src/modules.hpp:1878:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:9)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:6)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' to 'AttentionMatmulCompu.1' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' to 'AttentionMatmulCompu.2' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' to 'AttentionMatmulCompu.3' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:05 ; elapsed = 00:12:07 . Memory (MB): peak = 1089.699 ; gain = 656.000 ; free physical = 29360 ; free virtual = 93866
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.3' to 'AttentionMatmulCompu_3'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.2' to 'AttentionMatmulCompu_2'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.1' to 'AttentionMatmulCompu_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 739.85 seconds; current allocated memory: 610.060 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 610.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 610.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 610.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.98 seconds; current allocated memory: 612.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 616.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.63 seconds; current allocated memory: 680.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 60.4 seconds; current allocated memory: 699.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.62 seconds; current allocated memory: 704.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.73 seconds; current allocated memory: 712.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.94 seconds; current allocated memory: 717.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.82 seconds; current allocated memory: 726.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.79 seconds; current allocated memory: 730.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.91 seconds; current allocated memory: 739.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.17 seconds; current allocated memory: 744.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.6 seconds; current allocated memory: 752.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.44 seconds; current allocated memory: 753.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 753.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 754.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 755.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 755.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 756.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 756.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 756.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 756.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 757.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 757.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 757.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 757.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 758.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.51 seconds; current allocated memory: 784.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 39.3 seconds; current allocated memory: 792.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.31 seconds; current allocated memory: 796.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.92 seconds; current allocated memory: 820.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 25.06 seconds; current allocated memory: 822.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 824.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 830.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'AttentionMatmulReadB' is 6080 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_17ns_16ns_13ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
INFO: [HLS 200-111]  Elapsed time: 10.08 seconds; current allocated memory: 877.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_3'.
INFO: [HLS 200-111]  Elapsed time: 69.82 seconds; current allocated memory: 975.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_2'.
INFO: [HLS 200-111]  Elapsed time: 19.73 seconds; current allocated memory: 1012.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_1'.
INFO: [HLS 200-111]  Elapsed time: 19.51 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
INFO: [HLS 200-111]  Elapsed time: 20.21 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 19.36 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_read_data'.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1178'.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_18ns_32ns_32_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out'.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
INFO: [HLS 200-111]  Elapsed time: 53.18 seconds; current allocated memory: 1.193 GB.
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_18ns_32ns_32_22_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated on Mon Feb 06 11:12:47 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2146:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2846:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 433.824 ; gain = 0.125 ; free physical = 26233 ; free virtual = 86597
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 433.824 ; gain = 0.125 ; free physical = 26233 ; free virtual = 86597
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 562.578 ; gain = 128.879 ; free physical = 26120 ; free virtual = 86517
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 562.578 ; gain = 128.879 ; free physical = 25948 ; free virtual = 86367
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2095) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2099) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2109) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:1177) in function 'kernel_4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1089) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (src/modules.hpp:957) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:882) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2088) accessed through non-constant indices on dimension 1 (src/modules.hpp:2105:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2088) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 16 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'
	 'softmax_read_data<config_t_softmax_4>'
	 'softmax_subtract_max<config_t_softmax_4>'
	 'softmax_process_1<config_t_softmax_4>178'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>179'
	 'softmax_divide_precise<config_t_softmax_4>'
	 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:2092:25) in function 'softmax_write_out<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1676:75) to (src/modules.hpp:1746:4) in function 'softmax_read_data<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1889:30) to (src/modules.hpp:1918:4) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:17 ; elapsed = 00:11:32 . Memory (MB): peak = 833.699 ; gain = 400.000 ; free physical = 29733 ; free virtual = 92304
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2092:27) in function 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1772:20) in function 'softmax_subtract_max<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1673:20) in function 'softmax_read_data<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1826:14) in function 'softmax_process_1<config_t_softmax_4>178'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2018:20) in function 'softmax_divide_precise<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1887:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>' to 'softmax_write_out' (src/modules.hpp:2056:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_subtract_max<config_t_softmax_4>' to 'softmax_subtract_max' (src/modules.hpp:1766:50)
WARNING: [XFORM 203-631] Renaming function 'softmax_read_data<config_t_softmax_4>' to 'softmax_read_data' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>178' to 'softmax_process_1178' (src/modules.hpp:1812:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise<config_t_softmax_4>' to 'softmax_divide_preci' (src/modules.hpp:2013:49)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>179' to 'softmax_QuantAct_1_c' (src/modules.hpp:1878:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:9)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:6)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' to 'AttentionMatmulCompu.1' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' to 'AttentionMatmulCompu.2' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' to 'AttentionMatmulCompu.3' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:15:42 ; elapsed = 00:15:57 . Memory (MB): peak = 1097.699 ; gain = 664.000 ; free physical = 29957 ; free virtual = 92707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.3' to 'AttentionMatmulCompu_3'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.2' to 'AttentionMatmulCompu_2'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.1' to 'AttentionMatmulCompu_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 971.03 seconds; current allocated memory: 610.435 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 610.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 610.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 611.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.04 seconds; current allocated memory: 612.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.61 seconds; current allocated memory: 617.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 140.09 seconds; current allocated memory: 680.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 76.26 seconds; current allocated memory: 700.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.91 seconds; current allocated memory: 704.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.73 seconds; current allocated memory: 713.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.17 seconds; current allocated memory: 718.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.73 seconds; current allocated memory: 726.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.04 seconds; current allocated memory: 731.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.76 seconds; current allocated memory: 739.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.71 seconds; current allocated memory: 744.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.23 seconds; current allocated memory: 752.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.88 seconds; current allocated memory: 753.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 754.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 754.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 755.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 756.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 756.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 756.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 757.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 757.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 757.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 757.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 758.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 758.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 758.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.16 seconds; current allocated memory: 785.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 42.37 seconds; current allocated memory: 792.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.19 seconds; current allocated memory: 797.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 38.68 seconds; current allocated memory: 820.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 23.91 seconds; current allocated memory: 823.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 824.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 831.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'AttentionMatmulReadB' is 6080 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_17ns_16ns_13ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
INFO: [HLS 200-111]  Elapsed time: 9.9 seconds; current allocated memory: 877.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_3'.
INFO: [HLS 200-111]  Elapsed time: 83.91 seconds; current allocated memory: 976.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_2'.
INFO: [HLS 200-111]  Elapsed time: 26.55 seconds; current allocated memory: 1012.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_1'.
INFO: [HLS 200-111]  Elapsed time: 24.98 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
INFO: [HLS 200-111]  Elapsed time: 23.24 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 22.69 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_read_data'.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1178'.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_26ns_32ns_32_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out'.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
INFO: [HLS 200-111]  Elapsed time: 63.47 seconds; current allocated memory: 1.194 GB.
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_26ns_32ns_32_30_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated on Mon Feb 06 12:28:07 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Feb 06 12:32:02 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2146:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2846:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 7731 ; free virtual = 77518
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 7731 ; free virtual = 77518
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 7677 ; free virtual = 77467
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 7651 ; free virtual = 77442
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2095) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2099) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2109) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:1177) in function 'kernel_4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1089) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (src/modules.hpp:957) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:882) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2088) accessed through non-constant indices on dimension 1 (src/modules.hpp:2105:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2088) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO==============================================================
File generated on Mon Feb 06 12:37:09 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:378:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:802:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:1365:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 433.828 ; gain = 0.125 ; free physical = 1981 ; free virtual = 72512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 433.828 ; gain = 0.125 ; free physical = 1982 ; free virtual = 72512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (src/modules.hpp:396) in function 'void AttentionMatmul<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<dataword>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:928) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1002) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1055) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1115) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1139) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1249) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:85) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:101) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:131) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (src/modules.hpp:176) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:308) in function 'void AttentionMatmulWrite<config_t_attention_matmul_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::OUT_DATA_WIDTH> > (*) [2], hls::stream<dataword>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 563.539 ; gain = 129.836 ; free physical = 1865 ; free virtual = 72420
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:1330: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 563.539 ; gain = 129.836 ; free physical = 1923 ; free virtual = 72496
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1314) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:895) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:925) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:347) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:302) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:147) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (src/modules.hpp:169) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:95) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:218) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1318) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1328) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:910) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:925) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:940) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:949) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:353) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:310) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:317) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:157) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:174) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:103) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:224) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:230) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:244) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:249) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:258) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:377) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:377) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:377) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:377) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:377) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:381) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:382) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:385) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:386) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:387) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:1307) accessed through non-constant indices on dimension 1 (src/modules.hpp:1324:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:1307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:882) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:879) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:880) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:881) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:296) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:199) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:200) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1036) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1037) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1038) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1039) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:377) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:377) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:377) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:377) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:377) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:381) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:385) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:386) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:139) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:385) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:386) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:387) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:139) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:386) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 13 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'
	 'softmax_read_data<config_t_softmax_4>'
	 'softmax_subtract_max<config_t_softmax_4>'
	 'softmax_process_1<config_t_softmax_4>177'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>178'
	 'softmax_divide_precise<config_t_softmax_4>'
	 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:1311:25) in function 'softmax_write_out<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:895:75) to (src/modules.hpp:965:4) in function 'softmax_read_data<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1108:30) to (src/modules.hpp:1137:4) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>178'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:302:82) to (src/modules.hpp:316:3) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:55:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:232:26) to (src/modules.hpp:218:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' (src/modules.hpp:212:5)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 705.703 ; gain = 272.000 ; free physical = 1451 ; free virtual = 72450
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1311:27) in function 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:991:20) in function 'softmax_subtract_max<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:892:20) in function 'softmax_read_data<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1045:14) in function 'softmax_process_1<config_t_softmax_4>177'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1237:20) in function 'softmax_divide_precise<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1106:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>178'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:345:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (src/modules.hpp:167:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:216:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:15:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>' to 'softmax_write_out' (src/modules.hpp:1275:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_subtract_max<config_t_softmax_4>' to 'softmax_subtract_max' (src/modules.hpp:985:50)
WARNING: [XFORM 203-631] Renaming function 'softmax_read_data<config_t_softmax_4>' to 'softmax_read_data' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>177' to 'softmax_process_1177' (src/modules.hpp:1031:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise<config_t_softmax_4>' to 'softmax_divide_preci' (src/modules.hpp:1232:49)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>178' to 'softmax_QuantAct_1_c' (src/modules.hpp:1097:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:282:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:33)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:25)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' to 'AttentionMatmulCompu' (src/modules.hpp:212:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:15:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 833.703 ; gain = 400.000 ; free physical = 1357 ; free virtual = 72373
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 121.61 seconds; current allocated memory: 437.075 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 437.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 437.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 438.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 438.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 440.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.15 seconds; current allocated memory: 449.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 454.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.22 seconds; current allocated memory: 459.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 467.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.72 seconds; current allocated memory: 468.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 468.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 469.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 470.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:932).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 470.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 471.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 471.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 471.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 472.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 472.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 472.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 472.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 473.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 473.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.26 seconds; current allocated memory: 499.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.09 seconds; current allocated memory: 507.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.26 seconds; current allocated memory: 509.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.38 seconds; current allocated memory: 516.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 517.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 519.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 522.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 532.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 565.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 6.56 seconds; current allocated memory: 591.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 595.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_read_data'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 599.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 602.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1177'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 603.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 604.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_26ns_32ns_32_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 606.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out'.
INFO: [HLS 200-111]  Elapsed time: 4.27 seconds; current allocated memory: 617.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
INFO: [HLS 200-111]  Elapsed time: 9.81 seconds; current allocated memory: 684.249 MB.
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_26ns_32ns_32_30_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated on Mon Feb 06 14:49:14 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2146:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2846:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 433.828 ; gain = 0.125 ; free physical = 34426 ; free virtual = 93127
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 433.828 ; gain = 0.125 ; free physical = 34424 ; free virtual = 93125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (src/modules.hpp:1177) in function 'void AttentionMatmul<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<dataword>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:882) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (src/modules.hpp:957) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:1089) in function 'void AttentionMatmulWrite<config_t_attention_matmul_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::OUT_DATA_WIDTH> > (*) [2], hls::stream<dataword>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 562.582 ; gain = 128.879 ; free physical = 34166 ; free virtual = 92900
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 562.582 ; gain = 128.879 ; free physical = 33958 ; free virtual = 92714
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2095) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2099) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2109) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2088) accessed through non-constant indices on dimension 1 (src/modules.hpp:2105:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2088) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 13 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'
	 'softmax_read_data<config_t_softmax_4>'
	 'softmax_subtract_max<config_t_softmax_4>'
	 'softmax_process_1<config_t_softmax_4>177'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>178'
	 'softmax_divide_precise<config_t_softmax_4>'
	 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:2092:25) in function 'softmax_write_out<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1676:75) to (src/modules.hpp:1746:4) in function 'softmax_read_data<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1889:30) to (src/modules.hpp:1918:4) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>178'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1083:82) to (src/modules.hpp:1097:3) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 705.703 ; gain = 272.000 ; free physical = 30886 ; free virtual = 89676
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2092:27) in function 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1772:20) in function 'softmax_subtract_max<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1673:20) in function 'softmax_read_data<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1826:14) in function 'softmax_process_1<config_t_softmax_4>177'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2018:20) in function 'softmax_divide_precise<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1887:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>178'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>' to 'softmax_write_out' (src/modules.hpp:2056:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_subtract_max<config_t_softmax_4>' to 'softmax_subtract_max' (src/modules.hpp:1766:50)
WARNING: [XFORM 203-631] Renaming function 'softmax_read_data<config_t_softmax_4>' to 'softmax_read_data' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>177' to 'softmax_process_1177' (src/modules.hpp:1812:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise<config_t_softmax_4>' to 'softmax_divide_preci' (src/modules.hpp:2013:49)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>178' to 'softmax_QuantAct_1_c' (src/modules.hpp:1878:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:33)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:25)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:51 ; elapsed = 00:02:54 . Memory (MB): peak = 833.703 ; gain = 400.000 ; free physical = 28954 ; free virtual = 87763
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 176.93 seconds; current allocated memory: 440.206 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 440.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 440.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 441.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 441.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 443.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.08 seconds; current allocated memory: 452.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.77 seconds; current allocated memory: 457.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.28 seconds; current allocated memory: 462.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.1 seconds; current allocated memory: 470.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.39 seconds; current allocated memory: 471.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 472.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 472.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 473.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 473.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 474.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 474.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 475.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 475.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 475.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 475.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 476.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 476.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 476.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.44 seconds; current allocated memory: 503.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.17 seconds; current allocated memory: 510.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.52 seconds; current allocated memory: 512.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.78 seconds; current allocated memory: 519.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 521.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 522.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 525.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 536.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
INFO: [HLS 200-111]  Elapsed time: 11.53 seconds; current allocated memory: 568.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 10.15 seconds; current allocated memory: 594.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 598.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_read_data'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 602.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 605.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1177'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 606.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 607.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_26ns_32ns_32_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 609.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out'.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 620.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
INFO: [HLS 200-111]  Elapsed time: 15.09 seconds; current allocated memory: 687.437 MB.
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_26ns_32ns_32_30_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated on Mon Feb 06 20:23:08 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2146:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2846:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 433.828 ; gain = 0.125 ; free physical = 15028 ; free virtual = 88669
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 433.828 ; gain = 0.125 ; free physical = 15028 ; free virtual = 88669
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (src/modules.hpp:1177) in function 'void AttentionMatmul<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<dataword>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:882) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (src/modules.hpp:957) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:1089) in function 'void AttentionMatmulWrite<config_t_attention_matmul_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::OUT_DATA_WIDTH> > (*) [2], hls::stream<dataword>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 562.582 ; gain = 128.879 ; free physical = 14876 ; free virtual = 88514
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 562.582 ; gain = 128.879 ; free physical = 14801 ; free virtual = 88441
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2095) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2099) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2109) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2088) accessed through non-constant indices on dimension 1 (src/modules.hpp:2105:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2088) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 13 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'
	 'softmax_read_data<config_t_softmax_4>'
	 'softmax_subtract_max<config_t_softmax_4>'
	 'softmax_process_1<config_t_softmax_4>177'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>178'
	 'softmax_divide_precise<config_t_softmax_4>'
	 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:2092:25) in function 'softmax_write_out<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1676:75) to (src/modules.hpp:1746:4) in function 'softmax_read_data<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1889:30) to (src/modules.hpp:1918:4) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>178'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1083:82) to (src/modules.hpp:1097:3) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 705.703 ; gain = 272.000 ; free physical = 19094 ; free virtual = 92849
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2092:27) in function 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1772:20) in function 'softmax_subtract_max<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1673:20) in function 'softmax_read_data<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1826:14) in function 'softmax_process_1<config_t_softmax_4>177'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2018:20) in function 'softmax_divide_precise<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1887:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>178'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>' to 'softmax_write_out' (src/modules.hpp:2056:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_subtract_max<config_t_softmax_4>' to 'softmax_subtract_max' (src/modules.hpp:1766:50)
WARNING: [XFORM 203-631] Renaming function 'softmax_read_data<config_t_softmax_4>' to 'softmax_read_data' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>177' to 'softmax_process_1177' (src/modules.hpp:1812:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise<config_t_softmax_4>' to 'softmax_divide_preci' (src/modules.hpp:2013:49)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>178' to 'softmax_QuantAct_1_c' (src/modules.hpp:1878:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:33)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:25)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>175' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 833.703 ; gain = 400.000 ; free physical = 20322 ; free virtual = 94071
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 121.6 seconds; current allocated memory: 440.221 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 440.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 440.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 441.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 441.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 443.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.86 seconds; current allocated memory: 452.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 457.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.97 seconds; current allocated memory: 462.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 470.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.38 seconds; current allocated memory: 471.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 472.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 472.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 473.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 473.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 474.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 474.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 474.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 475.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 475.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 475.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 476.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 476.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 476.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.12 seconds; current allocated memory: 503.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.85 seconds; current allocated memory: 510.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.99 seconds; current allocated memory: 512.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.14 seconds; current allocated memory: 519.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 521.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 522.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 525.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 535.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
INFO: [HLS 200-111]  Elapsed time: 5.83 seconds; current allocated memory: 568.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 5.94 seconds; current allocated memory: 594.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 598.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_read_data'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 602.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 605.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1177'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 606.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 607.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_26ns_32ns_32_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 609.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 620.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
INFO: [HLS 200-111]  Elapsed time: 8.96 seconds; current allocated memory: 687.374 MB.
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_26ns_32ns_32_30_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated on Mon Feb 06 20:28:18 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Feb 06 23:48:35 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Feb 06 23:51:14 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2146:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2846:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 9745 ; free virtual = 105190
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 9745 ; free virtual = 105190
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (src/modules.hpp:1177) in function 'void AttentionMatmul<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<dataword>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:882) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (src/modules.hpp:957) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:1089) in function 'void AttentionMatmulWrite<config_t_attention_matmul_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::OUT_DATA_WIDTH> > (*) [2], hls::stream<dataword>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 9277 ; free virtual = 105163
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 9048 ; free virtual = 105146
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2095) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2099) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2109) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2088) accessed through non-constant indices on dimension 1 (src/modules.hpp:2105:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2088) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101]==============================================================
File generated on Mon Feb 06 23:54:31 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2146:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2846:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 1537 ; free virtual = 105013
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 1537 ; free virtual = 105013
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 1475 ; free virtual = 104955
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 1455 ; free virtual = 104936
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2095) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2099) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2109) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:1177) in function 'kernel_4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1089) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (src/modules.hpp:957) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:882) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2088) accessed through non-constant indices on dimension 1 (src/modules.hpp:2105:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2088) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 16 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'
	 'softmax_read_data<config_t_softmax_4>'
	 'softmax_subtract_max<config_t_softmax_4>'
	 'softmax_process_1<config_t_softmax_4>178'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>179'
	 'softmax_divide_precise<config_t_softmax_4>'
	 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:2092:25) in function 'softmax_write_out<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1676:75) to (src/modules.hpp:1746:4) in function 'softmax_read_data<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1889:30) to (src/modules.hpp:1918:4) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:33 ; elapsed = 00:07:34 . Memory (MB): peak = 841.707 ; gain = 408.000 ; free physical = 2077 ; free virtual = 97211
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2092:27) in function 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1772:20) in function 'softmax_subtract_max<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1673:20) in function 'softmax_read_data<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1826:14) in function 'softmax_process_1<config_t_softmax_4>178'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2018:20) in function 'softmax_divide_precise<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1887:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>' to 'softmax_write_out' (src/modules.hpp:2056:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_subtract_max<config_t_softmax_4>' to 'softmax_subtract_max' (src/modules.hpp:1766:50)
WARNING: [XFORM 203-631] Renaming function 'softmax_read_data<config_t_softmax_4>' to 'softmax_read_data' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>178' to 'softmax_process_1178' (src/modules.hpp:1812:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise<config_t_softmax_4>' to 'softmax_divide_preci' (src/modules.hpp:2013:49)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>179' to 'softmax_QuantAct_1_c' (src/modules.hpp:1878:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:9)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:6)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' to 'AttentionMatmulCompu.1' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' to 'AttentionMatmulCompu.2' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' to 'AttentionMatmulCompu.3' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:19 ; elapsed = 00:10:21 . Memory (MB): peak = 1097.707 ; gain = 664.000 ; free physical = 977 ; free virtual = 94530
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.3' to 'AttentionMatmulCompu_3'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.2' to 'AttentionMatmulCompu_2'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.1' to 'AttentionMatmulCompu_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 632.14 seconds; current allocated memory: 611.404 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 611.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 611.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 612.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.6 seconds; current allocated memory: 613.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 618.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 128.93 seconds; current allocated memory: 681.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 24.38 seconds; current allocated memory: 701.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.93 seconds; current allocated memory: 705.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.29 seconds; current allocated memory: 714.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.36 seconds; current allocated memory: 719.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.31 seconds; current allocated memory: 727.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.27 seconds; current allocated memory: 732.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.25 seconds; current allocated memory: 740.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.4 seconds; current allocated memory: 745.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.27 seconds; current allocated memory: 754.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.6 seconds; current allocated memory: 754.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 755.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 756.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 756.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 757.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 757.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 758.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 758.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 758.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 759.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 759.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 759.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 759.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 760.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.71 seconds; current allocated memory: 786.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.63 seconds; current allocated memory: 794.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.7 seconds; current allocated memory: 798.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 24.03 seconds; current allocated memory: 822.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 13.36 seconds; current allocated memory: 824.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 826.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 832.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'AttentionMatmulReadB' is 6080 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_17ns_16ns_13ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
INFO: [HLS 200-111]  Elapsed time: 7.52 seconds; current allocated memory: 879.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_3'.
INFO: [HLS 200-111]  Elapsed time: 35 seconds; current allocated memory: 977.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_2'.
INFO: [HLS 200-111]  Elapsed time: 10.85 seconds; current allocated memory: 1014.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_1'.
INFO: [HLS 200-111]  Elapsed time: 12.57 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
INFO: [HLS 200-111]  Elapsed time: 13.63 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 11.09 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_read_data'.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1178'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_26ns_32ns_32_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out'.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
INFO: [HLS 200-111]  Elapsed time: 30.82 seconds; current allocated memory: 1.195 GB.
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_26ns_32ns_32_30_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated on Tue Feb 07 00:16:35 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
