// Seed: 3642371145
module module_0 (
    input  id_0,
    output id_1
);
  always @(1 or id_0) id_1 <= (1'h0);
  type_4(
      1'h0, id_1, 1
  );
  logic id_2;
  reg   id_3;
  assign id_1 = id_3;
endmodule
