Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Jul 29 15:05:49 2020
| Host         : LAPTOP-9ACER34H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file main_timing_summary_routed.rpt -warn_on_violation -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: my_clk_divider/clk_div_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_hero_ctl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: my_hero_ctl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: my_hero_ctl/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/x_pos_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_hero_ctl/y_pos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.993        0.000                      0                  105        0.122        0.000                      0                  105        0.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk100MHz_clk_generator  {0.000 4.990}        9.979           100.208         
  clk65MHz_clk_generator   {0.000 7.692}        15.385          65.000          
  clkfbout_clk_generator   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        5.993        0.000                      0                   27        0.122        0.000                      0                   27        4.490        0.000                       0                    30  
  clk65MHz_clk_generator         9.739        0.000                      0                   78        0.160        0.000                      0                   78        7.192        0.000                       0                    71  
  clkfbout_clk_generator                                                                                                                                                     0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        5.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 my_clk_divider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            my_clk_divider/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk100MHz_clk_generator rise@9.979ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 2.006ns (53.976%)  route 1.710ns (46.024%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.503 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/inst/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/inst/clkout2_buf/O
                         net (fo=19, routed)          1.637    -0.875    my_clk_divider/seq_reg2_reg[7]
    SLICE_X3Y42          FDCE                                         r  my_clk_divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  my_clk_divider/count_reg[2]/Q
                         net (fo=2, routed)           0.741     0.323    my_clk_divider/count[2]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.980 r  my_clk_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.980    my_clk_divider/count0_carry_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.097 r  my_clk_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.097    my_clk_divider/count0_carry__0_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.214 r  my_clk_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.214    my_clk_divider/count0_carry__1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.331 r  my_clk_divider/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.331    my_clk_divider/count0_carry__2_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.550 r  my_clk_divider/count0_carry__3/O[0]
                         net (fo=1, routed)           0.969     2.519    my_clk_divider/data0[17]
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.323     2.842 r  my_clk_divider/count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.842    my_clk_divider/count_0[17]
    SLICE_X3Y45          FDCE                                         r  my_clk_divider/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      9.979     9.979 r  
    W5                                                0.000     9.979 r  clk (IN)
                         net (fo=0)                   0.000     9.979    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.367 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.529    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.312 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.893    my_clk_generator/inst/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.984 r  my_clk_generator/inst/clkout2_buf/O
                         net (fo=19, routed)          1.519     8.503    my_clk_divider/seq_reg2_reg[7]
    SLICE_X3Y45          FDCE                                         r  my_clk_divider/count_reg[17]/C
                         clock pessimism              0.578     9.081    
                         clock uncertainty           -0.320     8.760    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)        0.075     8.835    my_clk_divider/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            my_clk_generator/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/inst/clk100MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/inst/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clk_generator/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/inst/seq_reg2[0]
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/inst/clk100MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/inst/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clk_generator/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 4.990 }
Period(ns):         9.979
Sources:            { my_clk_generator/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         9.979       7.824      BUFGCTRL_X0Y1    my_clk_generator/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.979       203.381    MMCME2_ADV_X1Y0  my_clk_generator/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X3Y43      my_clk_divider/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X3Y42      my_clk_divider/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_clk_generator
  To Clock:  clk65MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        9.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hero/rgb_out_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_generator rise@15.385ns - clk65MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.698ns (32.209%)  route 3.574ns (67.791%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.676ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/inst/clk65MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.564    -0.948    my_background/CLK
    SLICE_X9Y36          FDCE                                         r  my_background/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  my_background/vcount_out_reg[5]/Q
                         net (fo=5, routed)           1.071     0.580    my_hero_ctl/vcount_out_reg[10][3]
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.124     0.704 r  my_hero_ctl/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.704    hero/y_pos_reg[6][2]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.084 r  hero/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.084    hero/_inferred__0/i__carry__0_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.201 r  hero/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.201    hero/_inferred__0/i__carry__1_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.455 r  hero/_inferred__0/i__carry__2/CO[0]
                         net (fo=5, routed)           1.822     3.277    hero/_inferred__0/i__carry__2_n_3
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.367     3.644 r  hero/rgb_out[10]_i_1__0/O
                         net (fo=3, routed)           0.680     4.324    hero/rgb_out[10]_i_1__0_n_0
    SLICE_X0Y39          FDCE                                         r  hero/rgb_out_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_generator rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.298    my_clk_generator/inst/clk65MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.517    13.907    hero/CLK
    SLICE_X0Y39          FDCE                                         r  hero/rgb_out_reg[10]_lopt_replica/C
                         clock pessimism              0.564    14.470    
                         clock uncertainty           -0.340    14.130    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.067    14.063    hero/rgb_out_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  9.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_clk_generator/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_clk_generator/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_generator rise@0.000ns - clk65MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/inst/clk65MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/inst/clk65MHz_clk_generator_en_clk
    SLICE_X34Y45         FDCE                                         r  my_clk_generator/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  my_clk_generator/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    my_clk_generator/inst/seq_reg1[0]
    SLICE_X34Y45         FDCE                                         r  my_clk_generator/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/inst/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/inst/clk65MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/inst/clk65MHz_clk_generator_en_clk
    SLICE_X34Y45         FDCE                                         r  my_clk_generator/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.060    -0.975    my_clk_generator/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_clk_generator
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clk_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    my_clk_generator/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clk_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X3Y31      hero/hsync_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X3Y31      hero/hsync_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { my_clk_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    my_clk_generator/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  my_clk_generator/inst/mmcm_adv_inst/CLKFBIN



