
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: HIROMICHI-PC

Implementation : rev_1

# Written on Sat Apr 17 10:02:30 2021

##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                             Ending                               |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP|XTAL_IN                          TOP|XTAL_IN                          |     2.552            |     No paths         |     No paths         |     No paths                         
Gowin_PLL|clkoutd_inferred_clock     Gowin_PLL|clkoutd_inferred_clock     |     4.800            |     No paths         |     No paths         |     No paths                         
TOP|count_derived_clock[22]          TOP|count_derived_clock[22]          |     No paths         |     2.552            |     No paths         |     No paths                         
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:KEY
p:LCD_B[0]
p:LCD_B[1]
p:LCD_B[2]
p:LCD_B[3]
p:LCD_B[4]
p:LCD_DEN
p:LCD_HYNC
p:LCD_SYNC
p:LED_B
p:LED_G
p:LED_R
p:nRST


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
