// Seed: 2344126806
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    output wor   id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  tri0  id_6
);
  assign id_0 = id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wor id_11,
    output wor id_12
);
  assign id_6 = 1'b0;
  module_0(
      id_11, id_5, id_6, id_4, id_2, id_9, id_7
  );
endmodule
