$date
	Sat Oct 22 23:42:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#153243
b11001 !
1"
#153246
b11001 &
b11001 %
1$
#153247
0"
#153250
b1001100 &
b1001100 %
#153254
b100110 &
b100110 %
#153258
b10011 &
b10011 %
#153262
b111010 &
b111010 %
#153266
b11101 &
b11101 %
#153270
b1011000 &
b1011000 %
#153274
b101100 &
b101100 %
#153278
b10110 &
b10110 %
#153282
b1011 &
b1011 %
#153286
b100010 &
b100010 %
#153290
b10001 &
b10001 %
#153294
b110100 &
b110100 %
#153298
b11010 &
b11010 %
#153302
b1101 &
b1101 %
#153306
b101000 &
b101000 %
#153310
b10100 &
b10100 %
#153314
b1010 &
b1010 %
#153318
b101 &
b101 %
#153322
b10000 &
b10000 %
#153326
b1000 &
b1000 %
#153330
b100 &
b100 %
#153334
b10 &
b10 %
#153338
b1 &
b1 %
1#
#153342
b0 &
0#
b0 %
0$
#1161424
b10100 !
1"
#1161426
b10100 &
b10100 %
1$
#1161427
0"
#1161430
b1010 &
b1010 %
#1161434
b101 &
b101 %
#1161438
b10000 &
b10000 %
#1161442
b1000 &
b1000 %
#1161446
b100 &
b100 %
#1161450
b10 &
b10 %
#1161454
b1 &
1#
b1 %
#1161458
b0 &
b0 %
0#
0$
#2216043
b10000 !
1"
#2216046
b10000 &
b10000 %
1$
#2216047
0"
#2216050
b1000 &
b1000 %
#2216054
b100 &
b100 %
#2216058
b10 &
b10 %
#2216062
b1 &
1#
b1 %
#2216066
b0 &
b0 %
0#
0$
#4500012
