Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d1fc59a27024c2a8a6c386b10da21d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_spoc_tb_behav xil_defaultlib.openmips_min_spoc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'addra' [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_i' [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_o' [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_spoc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_spoc_tb_behav
