set ::env(PROJECT_NAME) diffeq1
set ::env(DESIGN_TOP) diffeq_paj_convert
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl/diffeq1.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) arithmetic
