--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

G:\Xilinx-ISE\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk0
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_ready  |    3.220(R)|   -1.333(R)|clk0_IBUF         |   0.000|
ram1data<0> |    2.064(R)|   -0.404(R)|clk0_IBUF         |   0.000|
ram1data<1> |    3.391(R)|   -1.468(R)|clk0_IBUF         |   0.000|
ram1data<2> |    2.788(R)|   -0.984(R)|clk0_IBUF         |   0.000|
ram1data<3> |    2.551(R)|   -0.796(R)|clk0_IBUF         |   0.000|
ram1data<4> |    2.055(R)|   -0.400(R)|clk0_IBUF         |   0.000|
ram1data<5> |    2.326(R)|   -0.615(R)|clk0_IBUF         |   0.000|
ram1data<6> |    3.127(R)|   -1.278(R)|clk0_IBUF         |   0.000|
ram1data<7> |    1.998(R)|   -0.353(R)|clk0_IBUF         |   0.000|
ram2data<0> |    3.568(R)|   -0.663(R)|clk0_IBUF         |   0.000|
ram2data<1> |    4.440(R)|   -1.607(R)|clk0_IBUF         |   0.000|
ram2data<2> |    3.985(R)|   -0.019(R)|clk0_IBUF         |   0.000|
ram2data<3> |    3.268(R)|   -0.211(R)|clk0_IBUF         |   0.000|
ram2data<4> |    4.195(R)|   -1.810(R)|clk0_IBUF         |   0.000|
ram2data<5> |    3.199(R)|   -0.630(R)|clk0_IBUF         |   0.000|
ram2data<6> |    4.067(R)|   -0.006(R)|clk0_IBUF         |   0.000|
ram2data<7> |    3.515(R)|   -0.241(R)|clk0_IBUF         |   0.000|
ram2data<8> |    2.123(R)|    0.172(R)|clk0_IBUF         |   0.000|
ram2data<9> |    4.071(R)|    0.311(R)|clk0_IBUF         |   0.000|
ram2data<10>|    2.561(R)|   -0.001(R)|clk0_IBUF         |   0.000|
ram2data<11>|    3.187(R)|    0.268(R)|clk0_IBUF         |   0.000|
ram2data<12>|    3.210(R)|   -0.091(R)|clk0_IBUF         |   0.000|
ram2data<13>|    2.168(R)|    0.460(R)|clk0_IBUF         |   0.000|
ram2data<14>|    2.686(R)|    0.422(R)|clk0_IBUF         |   0.000|
ram2data<15>|    3.336(R)|    0.209(R)|clk0_IBUF         |   0.000|
rst         |    6.318(R)|   -2.030(R)|clk0_IBUF         |   0.000|
tbre        |    3.356(R)|   -1.437(R)|clk0_IBUF         |   0.000|
tsre        |    4.147(R)|   -2.070(R)|clk0_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
outL<0>     |   10.212(R)|clk0_IBUF         |   0.000|
outL<1>     |   10.013(R)|clk0_IBUF         |   0.000|
outL<2>     |   13.850(R)|clk0_IBUF         |   0.000|
outL<3>     |   14.401(R)|clk0_IBUF         |   0.000|
outL<4>     |   10.545(R)|clk0_IBUF         |   0.000|
outL<5>     |    9.753(R)|clk0_IBUF         |   0.000|
outL<6>     |   10.922(R)|clk0_IBUF         |   0.000|
outL<7>     |   12.666(R)|clk0_IBUF         |   0.000|
outL<8>     |   10.429(R)|clk0_IBUF         |   0.000|
outL<9>     |   12.995(R)|clk0_IBUF         |   0.000|
outL<10>    |   10.431(R)|clk0_IBUF         |   0.000|
outL<11>    |    9.932(R)|clk0_IBUF         |   0.000|
outL<12>    |   13.441(R)|clk0_IBUF         |   0.000|
outL<13>    |   11.674(R)|clk0_IBUF         |   0.000|
outL<14>    |   12.122(R)|clk0_IBUF         |   0.000|
outL<15>    |   13.542(R)|clk0_IBUF         |   0.000|
ram1data<0> |    9.079(R)|clk0_IBUF         |   0.000|
ram1data<1> |    8.457(R)|clk0_IBUF         |   0.000|
ram1data<2> |    7.826(R)|clk0_IBUF         |   0.000|
ram1data<3> |    7.875(R)|clk0_IBUF         |   0.000|
ram1data<4> |    7.621(R)|clk0_IBUF         |   0.000|
ram1data<5> |    7.827(R)|clk0_IBUF         |   0.000|
ram1data<6> |    7.877(R)|clk0_IBUF         |   0.000|
ram1data<7> |    7.880(R)|clk0_IBUF         |   0.000|
ram2addr<0> |    8.567(R)|clk0_IBUF         |   0.000|
ram2addr<1> |    8.908(R)|clk0_IBUF         |   0.000|
ram2addr<2> |    8.025(R)|clk0_IBUF         |   0.000|
ram2addr<3> |    8.904(R)|clk0_IBUF         |   0.000|
ram2addr<4> |    8.904(R)|clk0_IBUF         |   0.000|
ram2addr<5> |    8.288(R)|clk0_IBUF         |   0.000|
ram2addr<6> |    9.274(R)|clk0_IBUF         |   0.000|
ram2addr<7> |    9.276(R)|clk0_IBUF         |   0.000|
ram2addr<8> |    9.273(R)|clk0_IBUF         |   0.000|
ram2addr<9> |    9.421(R)|clk0_IBUF         |   0.000|
ram2addr<10>|    9.282(R)|clk0_IBUF         |   0.000|
ram2addr<11>|    9.282(R)|clk0_IBUF         |   0.000|
ram2addr<12>|    9.823(R)|clk0_IBUF         |   0.000|
ram2addr<13>|    9.320(R)|clk0_IBUF         |   0.000|
ram2addr<14>|    9.329(R)|clk0_IBUF         |   0.000|
ram2addr<15>|    9.736(R)|clk0_IBUF         |   0.000|
ram2data<0> |    8.950(R)|clk0_IBUF         |   0.000|
ram2data<1> |   10.920(R)|clk0_IBUF         |   0.000|
ram2data<2> |   10.675(R)|clk0_IBUF         |   0.000|
ram2data<3> |   10.682(R)|clk0_IBUF         |   0.000|
ram2data<4> |    9.466(R)|clk0_IBUF         |   0.000|
ram2data<5> |    9.490(R)|clk0_IBUF         |   0.000|
ram2data<6> |   10.061(R)|clk0_IBUF         |   0.000|
ram2data<7> |    9.778(R)|clk0_IBUF         |   0.000|
ram2data<8> |   10.036(R)|clk0_IBUF         |   0.000|
ram2data<9> |   10.950(R)|clk0_IBUF         |   0.000|
ram2data<10>|    9.731(R)|clk0_IBUF         |   0.000|
ram2data<11>|    9.471(R)|clk0_IBUF         |   0.000|
ram2data<12>|   10.329(R)|clk0_IBUF         |   0.000|
ram2data<13>|   11.487(R)|clk0_IBUF         |   0.000|
ram2data<14>|    9.420(R)|clk0_IBUF         |   0.000|
ram2data<15>|   10.544(R)|clk0_IBUF         |   0.000|
ram2oe      |    8.548(R)|clk0_IBUF         |   0.000|
ram2we      |    9.042(R)|clk0_IBUF         |   0.000|
rdn         |    8.856(R)|clk0_IBUF         |   0.000|
wrn         |   10.525(R)|clk0_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    9.234|    0.296|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 02 19:47:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



