{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412466604431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412466604437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 04 18:50:04 2014 " "Processing started: Sat Oct 04 18:50:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412466604437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412466604437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_Part5 -c Lab3_Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_Part5 -c Lab3_Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412466604437 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412466605635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_part5.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3_part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_Part5 " "Found entity 1: Lab3_Part5" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412466605738 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay " "Found entity 2: hexDisplay" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412466605738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412466605738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_Part5 " "Elaborating entity \"Lab3_Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412466605896 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605897 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605897 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605897 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605897 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605897 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605898 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605898 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h Lab3_Part5.v(11) " "Verilog HDL Always Construct warning at Lab3_Part5.v(11): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412466605898 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Lab3_Part5.v(5) " "Output port \"LEDG\" at Lab3_Part5.v(5) has no driver" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412466605899 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[0\] Lab3_Part5.v(17) " "Inferred latch for \"h\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605899 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[1\] Lab3_Part5.v(17) " "Inferred latch for \"h\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] Lab3_Part5.v(17) " "Inferred latch for \"h\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] Lab3_Part5.v(17) " "Inferred latch for \"h\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[0\] Lab3_Part5.v(17) " "Inferred latch for \"g\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[1\] Lab3_Part5.v(17) " "Inferred latch for \"g\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[2\] Lab3_Part5.v(17) " "Inferred latch for \"g\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[3\] Lab3_Part5.v(17) " "Inferred latch for \"g\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[0\] Lab3_Part5.v(17) " "Inferred latch for \"f\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[1\] Lab3_Part5.v(17) " "Inferred latch for \"f\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605900 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[2\] Lab3_Part5.v(17) " "Inferred latch for \"f\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[3\] Lab3_Part5.v(17) " "Inferred latch for \"f\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[0\] Lab3_Part5.v(17) " "Inferred latch for \"e\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[1\] Lab3_Part5.v(17) " "Inferred latch for \"e\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[2\] Lab3_Part5.v(17) " "Inferred latch for \"e\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[3\] Lab3_Part5.v(17) " "Inferred latch for \"e\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] Lab3_Part5.v(17) " "Inferred latch for \"d\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] Lab3_Part5.v(17) " "Inferred latch for \"d\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] Lab3_Part5.v(17) " "Inferred latch for \"d\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605901 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] Lab3_Part5.v(17) " "Inferred latch for \"d\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] Lab3_Part5.v(17) " "Inferred latch for \"c\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] Lab3_Part5.v(17) " "Inferred latch for \"c\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] Lab3_Part5.v(17) " "Inferred latch for \"c\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] Lab3_Part5.v(17) " "Inferred latch for \"c\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] Lab3_Part5.v(17) " "Inferred latch for \"b\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] Lab3_Part5.v(17) " "Inferred latch for \"b\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] Lab3_Part5.v(17) " "Inferred latch for \"b\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] Lab3_Part5.v(17) " "Inferred latch for \"b\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605902 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] Lab3_Part5.v(17) " "Inferred latch for \"a\[0\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605903 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] Lab3_Part5.v(17) " "Inferred latch for \"a\[1\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605903 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] Lab3_Part5.v(17) " "Inferred latch for \"a\[2\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605903 "|Lab3_Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] Lab3_Part5.v(17) " "Inferred latch for \"a\[3\]\" at Lab3_Part5.v(17)" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412466605903 "|Lab3_Part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:h7 " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:h7\"" {  } { { "Lab3_Part5.v" "h7" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412466606018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412466607498 "|Lab3_Part5|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1412466607498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412466607662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412466608854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412466608854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412466609885 "|Lab3_Part5|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412466609885 "|Lab3_Part5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Lab3_Part5.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 5/Lab3_Part5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412466609885 "|Lab3_Part5|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412466609885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412466609886 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412466609886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412466609886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412466609886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412466610056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 04 18:50:10 2014 " "Processing ended: Sat Oct 04 18:50:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412466610056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412466610056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412466610056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412466610056 ""}
