
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 12:18:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source TopModule.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 515.312 ; gain = 198.988
Command: read_checkpoint -auto_incremental -incremental D:/Thesis/Thesis/Thesis.srcs/utils_1/imports/synth_1/TopModule.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Thesis/Thesis/Thesis.srcs/utils_1/imports/synth_1/TopModule.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TopModule -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 1412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.078 ; gain = 403.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:21]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:21]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:27]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:27]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:35]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:35]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:42]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:42]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:48]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:48]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:54]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:54]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:62]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:62]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:69]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:69]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:75]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:75]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:81]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:81]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:89]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:89]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:96]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:96]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:103]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:103]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:109]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:109]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:118]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:118]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:125]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:125]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:131]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:131]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:137]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:137]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:145]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:145]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:152]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:152]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:158]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:158]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:164]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:164]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:172]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:172]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:179]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:179]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:185]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:185]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:191]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:191]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:199]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:199]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:206]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:206]
INFO: [Synth 8-11241] undeclared symbol 'compare_result', assumed default net type 'wire' [D:/Thesis/Src/modules/NIRD/NI_calc.v:39]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:17]
WARNING: [Synth 8-11065] parameter 'START' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:18]
WARNING: [Synth 8-11065] parameter 'START_ROW' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:19]
WARNING: [Synth 8-11065] parameter 'SUM_EN' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:20]
WARNING: [Synth 8-11065] parameter 'CUM_EN' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:21]
WARNING: [Synth 8-11065] parameter 'FINISH_ALL' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:22]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:23]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:18]
WARNING: [Synth 8-11065] parameter 'START' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:19]
WARNING: [Synth 8-11065] parameter 'START_ROW' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:20]
WARNING: [Synth 8-11065] parameter 'SUM_EN' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:21]
WARNING: [Synth 8-11065] parameter 'CUM_EN' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:22]
WARNING: [Synth 8-11065] parameter 'FINISH_ALL' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:23]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:24]
WARNING: [Synth 8-10940] macro 'CYCLE_DELAY' is redefined [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:70]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:36]
WARNING: [Synth 8-11065] parameter 'START' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:37]
WARNING: [Synth 8-11065] parameter 'START_ROW' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:38]
WARNING: [Synth 8-11065] parameter 'SUM_EN' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:39]
WARNING: [Synth 8-11065] parameter 'CUM_EN' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:40]
WARNING: [Synth 8-11065] parameter 'FINISH_ALL' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:41]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:42]
INFO: [Synth 8-11241] undeclared symbol 'bit', assumed default net type 'wire' [D:/Thesis/Src/modules/NIRD/RD_calc.v:18]
INFO: [Synth 8-11241] undeclared symbol 'gt', assumed default net type 'wire' [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:166]
INFO: [Synth 8-6157] synthesizing module 'TopModule' [D:/Thesis/Src/modules/TopModule/TopModule.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_processing' [D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Preparation' [D:/Thesis/Src/modules/Buffers/Preparation.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Line_buffer' [D:/Thesis/Src/modules/Buffers/Line_buffer.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Line_buffer_controller' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_2_1' [D:/Thesis/Src/modules/common/mux_2_1.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1' (0#1) [D:/Thesis/Src/modules/common/mux_2_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer_controller' (0#1) [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Line_buffer_datapath' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:3]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1' (0#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer' (0#1) [D:/Thesis/Src/modules/Buffers/Line_buffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Preparation' (0#1) [D:/Thesis/Src/modules/Buffers/Preparation.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_3x3' [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3_controller' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3_controller' (0#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3_datapath' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1__parameterized0' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1__parameterized0' (0#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3_datapath' (0#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3' (0#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_3x3_calc' [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sorting_network' [D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v:1]
INFO: [Synth 8-6157] synthesizing module 'Node' [D:/Thesis/Src/modules/MedianFilterModule/Node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Node' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/Node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Sorting_network' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_3x3_calc' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_3x3' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_5x5' [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5_controller' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5_controller' (0#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5_datapath' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5_datapath' (0#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5' (0#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_5x5_calc' [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'SortAscending5' [D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SortAscending5' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_5x5_calc' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_5x5' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_7x7' [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7_controller' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7_controller' (0#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7_datapath' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7_datapath' (0#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7' (0#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_7x7_calc' [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'SortAscending7' [D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SortAscending7' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_7x7_calc' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_7x7' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_processing' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'done_o' does not match port width (1) of module 'Median_processing' [D:/Thesis/Src/modules/TopModule/TopModule.v:64]
INFO: [Synth 8-6157] synthesizing module 'CI_top' [D:/Thesis/Src/modules/MRELBP_CI/CI_top.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_12_rows_ci' [D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_12_rows_ci' (0#1) [D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R2' [D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R2_controller' [D:/Thesis/Src/modules/common/R2/R2_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R2/R2_controller.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R2/R2_controller.v:43]
INFO: [Synth 8-6155] done synthesizing module 'R2_controller' (0#1) [D:/Thesis/Src/modules/common/R2/R2_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_sum' [D:/Thesis/Src/modules/common/R2/R2_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1__parameterized1' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized3' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized3' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1__parameterized1' (0#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized4' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized4' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized0' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized0' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized1' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized5' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized5' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized1' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 13 - type: integer 
	Parameter WIDTH2 bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative' (0#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R2_sum' (0#1) [D:/Thesis/Src/modules/common/R2/R2_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R2' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R4' [D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R4_controller' [D:/Thesis/Src/modules/common/R4/R4_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R4/R4_controller.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R4/R4_controller.v:44]
INFO: [Synth 8-6155] done synthesizing module 'R4_controller' (0#1) [D:/Thesis/Src/modules/common/R4/R4_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R4_sum' [D:/Thesis/Src/modules/common/R4/R4_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized2' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized6' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized6' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized2' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative__parameterized0' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 15 - type: integer 
	Parameter WIDTH2 bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative__parameterized0' (0#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R4_sum' (0#1) [D:/Thesis/Src/modules/common/R4/R4_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R4' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R6' [D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R6_controller' [D:/Thesis/Src/modules/common/R6/R6_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R6/R6_controller.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R6/R6_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'R6_controller' (0#1) [D:/Thesis/Src/modules/common/R6/R6_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R6_sum' [D:/Thesis/Src/modules/common/R6/R6_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative__parameterized1' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 16 - type: integer 
	Parameter WIDTH2 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative__parameterized1' (0#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R6_sum' (0#1) [D:/Thesis/Src/modules/common/R6/R6_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R6' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CI_top' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/CI_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_NIRD' [D:/Thesis/Src/modules/NIRD/R2_NIRD.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_4_rows' [D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_4_rows' (0#1) [D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized0' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized0' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x__parameterized0' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized0' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized0' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized1' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized1' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized2' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized2' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x__parameterized0' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_patch_sum' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'R2_patch_sum' (0#1) [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'NI' [D:/Thesis/Src/modules/NIRD/NI.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter GAIN bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NI_calc' [D:/Thesis/Src/modules/NIRD/NI_calc.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter GAIN bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized7' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized7' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NI_calc' (0#1) [D:/Thesis/Src/modules/NIRD/NI_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NI' (0#1) [D:/Thesis/Src/modules/NIRD/NI.v:1]
INFO: [Synth 8-6157] synthesizing module 'RD' [D:/Thesis/Src/modules/NIRD/RD.v:1]
INFO: [Synth 8-6157] synthesizing module 'RD_calc' [D:/Thesis/Src/modules/NIRD/RD_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RD_calc' (0#1) [D:/Thesis/Src/modules/NIRD/RD_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RD' (0#1) [D:/Thesis/Src/modules/NIRD/RD.v:1]
INFO: [Synth 8-6157] synthesizing module 'riu2_mapping' [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized3' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized3' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized4' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized4' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized5' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized8' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized8' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized5' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized1' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized1' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riu2_mapping' (0#1) [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R2_NIRD' (0#1) [D:/Thesis/Src/modules/NIRD/R2_NIRD.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'done_original_i' does not match port width (1) of module 'R2_NIRD' [D:/Thesis/Src/modules/TopModule/TopModule.v:108]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram' [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:1]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram_controller' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram_controller' (0#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram_datapath' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram_datapath' (0#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v:1]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:43]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:46]
WARNING: [Synth 8-11581] system task call 'fclose' not supported [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram' (0#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:1]
INFO: [Synth 8-6157] synthesizing module 'R4_NIRD' [D:/Thesis/Src/modules/NIRD/R4_NIRD.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_8_rows' [D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_8_rows' (0#1) [D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized2' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized2' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized3' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized3' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x__parameterized1' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized3' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized3' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized4' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized4' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized5' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized5' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized6' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x__parameterized1' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 4 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized7' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter GAIN bound to: 81 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter GAIN bound to: 81 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 14 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 26 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 26 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:41]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:41]
	Parameter R bound to: 5 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter GAIN bound to: 169 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter GAIN bound to: 169 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 39 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:392]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:393]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:394]
WARNING: [Synth 8-6014] Unused sequential element p3_sa7_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:398]
WARNING: [Synth 8-6014] Unused sequential element p3_sa7_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:399]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:404]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:408]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:413]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:414]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:418]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:419]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:420]
WARNING: [Synth 8-6014] Unused sequential element p1_sn4_max_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:587]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:668]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:669]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:670]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:671]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:676]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:677]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:678]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:684]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:685]
WARNING: [Synth 8-6014] Unused sequential element p3_sa11_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:692]
WARNING: [Synth 8-6014] Unused sequential element p3_sa11_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:698]
WARNING: [Synth 8-6014] Unused sequential element p3_sa12_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:705]
WARNING: [Synth 8-6014] Unused sequential element p3_sa12_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:706]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:712]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:713]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:714]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:719]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:720]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:721]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:722]
WARNING: [Synth 8-6014] Unused sequential element file1_reg was removed.  [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:43]
WARNING: [Synth 8-7129] Port S_45_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0_i[7] in module Data_modulate_7x7_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0_i[6] in module Data_modulate_7x7_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0_i[5] in module Data_modulate_7x7_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0_i[4] in module Data_modulate_7x7_datapath is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.520 ; gain = 607.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2286.414 ; gain = 625.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2286.414 ; gain = 625.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2286.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Thesis/Thesis/Thesis.srcs/constrs_1/new/Constraints.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2432.672 ; gain = 0.055
Finished Parsing XDC File [D:/Thesis/Thesis/Thesis.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2432.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2432.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
Median_filter_7x7_calc__GCB1Median_filter_7x7_calc__GCB2Median_filter_7x7_calc__GCB0TopModule__GCB0Median_filter_7x7_calc__GCB3Joint_histogramMedian_filter_5x5_calcTopModule__GCB1Median_processing__GC0Data_modulate_5x5Data_modulate_7x7---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 184301
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+-------------------------------------------------------------------------------------+
| DCP Location:  | D:/Thesis/Thesis/Thesis.srcs/utils_1/imports/synth_1/TopModule.dcp |
+-------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2024.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |Data_modulate_5x5_#REUSE#            |           1|         0|
|2     |Median_filter_5x5_calc_#REUSE#       |           2|         0|
|3     |Data_modulate_7x7_#REUSE#            |           1|         0|
|4     |Median_filter_7x7_calc__GCB0_#REUSE# |           1|         0|
|5     |Median_filter_7x7_calc__GCB1_#REUSE# |           1|         0|
|6     |Median_filter_7x7_calc__GCB2_#REUSE# |           1|         0|
|7     |Median_filter_7x7_calc__GCB3_#REUSE# |           1|         0|
|8     |Median_processing__GC0_#REUSE#       |           1|         0|
|9     |Joint_histogram_#REUSE#              |           3|         0|
|10    |TopModule__GCB0_#REUSE#              |           1|         0|
|11    |TopModule__GCB1_#REUSE#              |           1|         0|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2432.672 ; gain = 772.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2883.871 ; gain = 1223.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2883.938 ; gain = 1223.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2893.598 ; gain = 1233.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2893.598 ; gain = 1233.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 3002.734 ; gain = 1342.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 3002.734 ; gain = 1342.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 3002.734 ; gain = 1342.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 3002.734 ; gain = 1342.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 3002.734 ; gain = 1342.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 3002.734 ; gain = 1342.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA10/p1_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA10/p1_S4_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA11/p1_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/p4_done_o_reg                   | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/p1_sa7_max_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA1/p1_S5_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA1/p1_S4_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA2/p1_S5_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA2/p1_S4_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA3/p1_S5_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA3/p1_S4_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA4/p1_S4_reg[7]         | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA5/p1_S5_reg[7]         | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA5/p1_S4_reg[7]         | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA10/p1_S5_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA10/p1_S4_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA11/p1_S5_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p4_done_o_reg            | 38     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_sa7_max_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S11_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S12_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S13_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S16_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S17_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S18_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S21_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S22_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S23_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p4_S6_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p4_S7_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S1_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S2_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S3_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S3_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S2_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p4_S6_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p4_S7_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA8/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA8/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/SA1/p1_S5_reg[7]           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/SA1/p1_S4_reg[7]           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p4_S6_reg[7]               | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p4_S7_reg[7]               | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/SA1/p1_S5_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/SA1/p1_S4_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p4_S6_reg[7]               | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p4_S7_reg[7]               | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa12_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa11_S6_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa10_S7_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S1_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S2_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S1_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/SA1/p1_S5_reg[7]           | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/SA1/p1_S4_reg[7]           | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p4_S6_reg[7]               | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p4_S7_reg[7]               | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S3_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | MEDIAN_PROCESSING/MEDIAN_FILTER_3x3/MEDIAN_3X3_CALC/p4_done_i_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S2_window_reg[6][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S3_window_reg[6][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S9_window_reg[6][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S10_window_reg[6][7] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S2_window_reg[8][7]  | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S3_window_reg[8][7]  | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S11_window_reg[8][7] | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S12_window_reg[8][7] | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[11]                                           | 13     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | R6_NI_RD/INTERPOLATION_R_6/S3_shift_2_reg[7]                                        | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/INTERPOLATION_R_6/S5_shift_2_reg[7]                                        | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/INTERPOLATION_R_6/S7_shift_2_reg[7]                                        | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/SHIFT_RD_PROGRESS_DONE/data_out_reg[0]                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | R6_NI_RD/INTERPOLATION_R_5/S3_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/INTERPOLATION_R_5/S5_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/INTERPOLATION_R_5/S7_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/INTERPOLATION_R_5/S1_shift_3_reg[1]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/SHIFT_DONE_R4/data_out_reg[0]                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S1_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S2_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S6_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S7_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S2_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S3_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S7_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S8_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[11]                                           | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | R4_NI_RD/INTERPOLATION_R_4/S3_shift_2_reg[7]                                        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/INTERPOLATION_R_4/S5_shift_2_reg[7]                                        | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/INTERPOLATION_R_4/S7_shift_2_reg[7]                                        | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/SHIFT_RD_PROGRESS_DONE/data_out_reg[0]                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | R4_NI_RD/INTERPOLATION_R_3/S5_shift_3_reg[7]                                        | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/INTERPOLATION_R_3/S1_shift_3_reg[1]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/R4_PATCH_SUM/R4_SUM/st4_S9_reg[1]                                          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/SHIFT_DONE_R4_O/data_out_reg[0]                                            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | R2_NI_RD/R2_PATCH_SUM/R2_SUM/sum2_reg[10]                                           | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|TopModule   | R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[0]                               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[0]                               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R2_NI_RD/INTERPOLATION_R_1/S5_shift_1_reg[0]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R2_NI_RD/RD_CALC_R2/progress_done_o_reg                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | CI_TOP/R2_TOP/R2_SUM/sum2_reg[10]                                                   | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|TopModule   | CI_TOP/R2_TOP/R2_SUM/central_6_reg[7]                                               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | CI_TOP/R4_TOP/R4_SUM/sum2_reg[11]                                                   | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | CI_TOP/R4_TOP/R4_SUM/central_reg[8][7]                                              | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | CI_TOP/R6_TOP/R6_SUM/sum2_reg[11]                                                   | 13     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | CI_TOP/R6_TOP/R6_SUM/central_reg[10][7]                                             | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R6_NI_RD/SHIFT_DATA1_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | R6_NI_RD/SHIFT_DATA2_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | R6_NI_RD/SHIFT_DATA3_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | R6_NI_RD/SHIFT_DATA6_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | R6_NI_RD/SHIFT_DATA9_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | R6_NI_RD/SHIFT_DATA10_5x5/data_o_reg[7]                                             | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | R6_NI_RD/SHIFT_DATA11_5x5/data_o_reg[7]                                             | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | R4_NI_RD/SHIFT_DATA1_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/SHIFT_DATA2_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/SHIFT_DATA4_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/SHIFT_DATA6_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R4_NI_RD/SHIFT_DATA7_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R2_NI_RD/SHIFT_5_DATA1/data_o_reg[7]                                                | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R2_NI_RD/SHIFT_5_DATA2/data_o_reg[7]                                                | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | R2_NI_RD/SHIFT_5_DATA3/data_o_reg[7]                                                | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | SHIFT_CI_R4/data_o_reg[0]                                                           | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | SHIFT_CI_R6/data_o_reg[0]                                                           | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 10     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 10     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 10     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 10     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 11     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 11     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 11     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 11     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 12     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 12     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 12     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 12     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     4|
|2     |CARRY8          |  1603|
|3     |DSP_ALU         |   124|
|4     |DSP_A_B_DATA    |   124|
|5     |DSP_C_DATA      |   124|
|6     |DSP_MULTIPLIER  |   124|
|7     |DSP_M_DATA      |   124|
|8     |DSP_OUTPUT      |   124|
|9     |DSP_PREADD      |   124|
|10    |DSP_PREADD_DATA |   124|
|11    |LUT1            |   266|
|12    |LUT2            |  3129|
|13    |LUT3            |  5289|
|14    |LUT4            |  5466|
|15    |LUT5            |  8317|
|16    |LUT6            | 13665|
|17    |MUXF7           |  2022|
|18    |MUXF8           |   936|
|19    |RAM64M8         |   128|
|20    |RAM64X1D        |   128|
|21    |SRL16E          |  1206|
|22    |SRLC32E         |    60|
|23    |FDCE            |   181|
|24    |FDRE            | 25275|
|25    |FDSE            |     9|
|26    |LD              |   848|
|27    |LDC             |   664|
|28    |IBUF            |    11|
|29    |OBUF            |    52|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 3002.734 ; gain = 1342.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 3002.734 ; gain = 1195.938
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 3002.734 ; gain = 1342.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3002.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 5 inverter(s) to 50 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3002.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1907 instances were transformed.
  BUFG => BUFGCE: 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 124 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances
  LD => LDCE: 798 instances
  LD => LDCE (inverted pins: G): 50 instances
  LDC => LDCE: 664 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 128 instances

Synth Design complete | Checksum: 637b643a
INFO: [Common 17-83] Releasing license: Synthesis
243 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 3002.734 ; gain = 2482.941
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3002.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Thesis/Thesis/Thesis.runs/synth_1/TopModule.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3002.734 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 12:20:57 2025...
