/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az575-72
+ date
Fri Aug  9 16:40:42 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1723221642
+ CACTUS_STARTTIME=1723221642
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.16.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.16.0
Compile date:      Aug 09 2024 (16:34:06)
Run date:          Aug 09 2024 (16:40:43+0000)
Run host:          fv-az575-72 (pid=130733)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az575-72
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364588KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=4112b627-a56d-b541-b132-84b631a26114, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1025-azure, OSVersion="#26~22.04.1-Ubuntu SMP Thu Jul 11 22:33:04 UTC 2024", HostName=fv-az575-72, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364588KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123655 sec
      iterations=10000000... time=0.0124877 sec
      iterations=100000000... time=0.12381 sec
      iterations=900000000... time=1.11382 sec
      iterations=900000000... time=0.835943 sec
      result: 6.47779 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197703 sec
      iterations=10000000... time=0.0197364 sec
      iterations=100000000... time=0.197252 sec
      iterations=600000000... time=1.184 sec
      result: 16.2163 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188687 sec
      iterations=10000000... time=0.018573 sec
      iterations=100000000... time=0.185588 sec
      iterations=600000000... time=1.11534 sec
      result: 8.60725 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125104 sec
      iterations=10000... time=0.00123698 sec
      iterations=100000... time=0.0123625 sec
      iterations=1000000... time=0.123588 sec
      iterations=9000000... time=1.11252 sec
      result: 1.23613 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000634026 sec
      iterations=10000... time=0.00603753 sec
      iterations=100000... time=0.0602347 sec
      iterations=1000000... time=0.601437 sec
      iterations=2000000... time=1.1973 sec
      result: 5.98652 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.21e-07 sec
      iterations=10... time=2.916e-06 sec
      iterations=100... time=2.9235e-05 sec
      iterations=1000... time=0.000253594 sec
      iterations=10000... time=0.00243181 sec
      iterations=100000... time=0.0244057 sec
      iterations=1000000... time=0.249517 sec
      iterations=4000000... time=0.97539 sec
      iterations=8000000... time=1.9529 sec
      result: 100.675 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.0149e-05 sec
      iterations=10... time=6.1806e-05 sec
      iterations=100... time=0.000510655 sec
      iterations=1000... time=0.00519326 sec
      iterations=10000... time=0.0502015 sec
      iterations=100000... time=0.495942 sec
      iterations=200000... time=0.991322 sec
      iterations=400000... time=1.98573 sec
      result: 79.2083 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.116e-06 sec
      iterations=10000... time=3.1228e-05 sec
      iterations=100000... time=0.000253434 sec
      iterations=1000000... time=0.00248547 sec
      iterations=10000000... time=0.024742 sec
      iterations=100000000... time=0.247338 sec
      iterations=400000000... time=0.989492 sec
      iterations=800000000... time=1.98178 sec
      result: 0.309654 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.3094e-05 sec
      iterations=10000... time=0.000123921 sec
      iterations=100000... time=0.00160639 sec
      iterations=1000000... time=0.0160265 sec
      iterations=10000000... time=0.154098 sec
      iterations=70000000... time=1.11194 sec
      result: 1.9856 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.91e-07 sec
      iterations=10... time=3.757e-06 sec
      iterations=100... time=3.5706e-05 sec
      iterations=1000... time=0.000284422 sec
      iterations=10000... time=0.00277939 sec
      iterations=100000... time=0.0277065 sec
      iterations=1000000... time=0.276916 sec
      iterations=4000000... time=1.11158 sec
      result: 88.4366 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.468e-06 sec
      iterations=10... time=7.0001e-05 sec
      iterations=100... time=0.000515855 sec
      iterations=1000... time=0.0048878 sec
      iterations=10000... time=0.0483298 sec
      iterations=100000... time=0.469809 sec
      iterations=200000... time=0.940805 sec
      iterations=400000... time=1.89393 sec
      result: 83.0477 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.9376e-05 sec
      iterations=10... time=0.000313847 sec
      iterations=100... time=0.00306296 sec
      iterations=1000... time=0.0313151 sec
      iterations=10000... time=0.314621 sec
      iterations=30000... time=0.929514 sec
      iterations=60000... time=1.81246 sec
      result: 0.0572039 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000157004 sec
      iterations=10... time=0.00165159 sec
      iterations=100... time=0.0158269 sec
      iterations=1000... time=0.15106 sec
      iterations=7000... time=1.05949 sec
      result: 0.161137 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00397219 sec
      iterations=10... time=0.0377805 sec
      iterations=100... time=0.39643 sec
      iterations=300... time=1.17042 sec
      result: 0.400087 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0013661 sec
      iterations=10000000... time=0.0124158 sec
      iterations=100000000... time=0.123824 sec
      iterations=900000000... time=1.11418 sec
      iterations=900000000... time=0.837216 sec
      result: 6.49914 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196993 sec
      iterations=10000000... time=0.0197233 sec
      iterations=100000000... time=0.197304 sec
      iterations=600000000... time=1.18385 sec
      result: 16.2183 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187496 sec
      iterations=10000000... time=0.0185519 sec
      iterations=100000000... time=0.185696 sec
      iterations=600000000... time=1.11683 sec
      result: 8.59573 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000123787 sec
      iterations=10000... time=0.00124801 sec
      iterations=100000... time=0.0123934 sec
      iterations=1000000... time=0.123639 sec
      iterations=9000000... time=1.11306 sec
      result: 1.23674 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000423793 sec
      iterations=10000... time=0.00408885 sec
      iterations=100000... time=0.0405051 sec
      iterations=1000000... time=0.40604 sec
      iterations=3000000... time=1.21668 sec
      result: 4.05559 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.36e-07 sec
      iterations=10... time=3.7015e-06 sec
      iterations=100... time=3.6548e-05 sec
      iterations=1000... time=0.000328414 sec
      iterations=10000... time=0.00264265 sec
      iterations=100000... time=0.024404 sec
      iterations=1000000... time=0.243642 sec
      iterations=5000000... time=1.24025 sec
      result: 99.077 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.798e-06 sec
      iterations=10... time=7.2235e-05 sec
      iterations=100... time=0.000621532 sec
      iterations=1000... time=0.00601141 sec
      iterations=10000... time=0.0526421 sec
      iterations=100000... time=0.498314 sec
      iterations=200000... time=0.997329 sec
      iterations=400000... time=1.98989 sec
      result: 79.0428 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.891e-06 sec
      iterations=10000... time=2.80425e-05 sec
      iterations=100000... time=0.000249887 sec
      iterations=1000000... time=0.00254767 sec
      iterations=10000000... time=0.0247447 sec
      iterations=100000000... time=0.247491 sec
      iterations=400000000... time=0.99071 sec
      iterations=800000000... time=1.98135 sec
      result: 0.309586 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.04145e-05 sec
      iterations=10000... time=0.000112406 sec
      iterations=100000... time=0.00121562 sec
      iterations=1000000... time=0.0122788 sec
      iterations=10000000... time=0.118853 sec
      iterations=90000000... time=1.09216 sec
      result: 1.51689 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.21e-07 sec
      iterations=10... time=3.632e-06 sec
      iterations=100... time=3.3427e-05 sec
      iterations=1000... time=0.000305005 sec
      iterations=10000... time=0.00278296 sec
      iterations=100000... time=0.0269051 sec
      iterations=1000000... time=0.268885 sec
      iterations=4000000... time=1.07954 sec
      result: 91.061 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.546e-06 sec
      iterations=10... time=6.5277e-05 sec
      iterations=100... time=0.000561335 sec
      iterations=1000... time=0.00510412 sec
      iterations=10000... time=0.0481366 sec
      iterations=100000... time=0.461744 sec
      iterations=200000... time=0.926963 sec
      iterations=400000... time=1.85331 sec
      result: 84.8679 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.924e-06 sec
      iterations=10... time=8.20985e-05 sec
      iterations=100... time=0.000818867 sec
      iterations=1000... time=0.00809415 sec
      iterations=10000... time=0.0898656 sec
      iterations=100000... time=0.809428 sec
      iterations=200000... time=1.63264 sec
      result: 0.211682 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=5.11505e-05 sec
      iterations=10... time=0.00044149 sec
      iterations=100... time=0.00379708 sec
      iterations=1000... time=0.037516 sec
      iterations=10000... time=0.374644 sec
      iterations=30000... time=1.10339 sec
      result: 0.663109 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000842902 sec
      iterations=10... time=0.0105101 sec
      iterations=100... time=0.105991 sec
      iterations=1000... time=1.06288 sec
      result: 1.46856 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Aug  9 16:41:46 UTC 2024
+ echo Done.
Done.
  Elapsed time: 63.7 s
