#! /home/misterdulister/.apio/packages/tools-oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1135-g6b127432-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555557005590 .scope module, "ADC_SPI" "ADC_SPI" 2 2;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /INPUT 1 "sample";
    .port_info 3 /OUTPUT 1 "CS";
    .port_info 4 /OUTPUT 1 "SCLK";
    .port_info 5 /OUTPUT 8 "DATA_OUT";
    .port_info 6 /OUTPUT 1 "DV";
P_0x555557752460 .param/l "CLKS_PER_HALF_BIT" 0 2 2, +C4<00000000000000000000000000000010>;
P_0x5555577524a0 .param/l "GET_DATA" 1 2 16, C4<1>;
P_0x5555577524e0 .param/l "IDLE" 1 2 15, C4<0>;
P_0x555557752520 .param/l "NUMBER_OF_BITS" 0 2 3, +C4<00000000000000000000000000001000>;
v0x5555573f2600_0 .var "CS", 0 0;
v0x5555573f17f0_0 .var "DATA_OUT", 7 0;
v0x555557455b00_0 .var "DV", 0 0;
v0x5555576ea820_0 .var "SCLK", 0 0;
o0x7f1d1de08258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557604650_0 .net "clk", 0 0, o0x7f1d1de08258;  0 drivers
v0x555557519cb0_0 .var "count", 8 0;
o0x7f1d1de08048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557849820_0 .net "data_in", 0 0, o0x7f1d1de08048;  0 drivers
v0x55555749c8b0_0 .var "r_case", 0 0;
o0x7f1d1de082e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557438800_0 .net "sample", 0 0, o0x7f1d1de082e8;  0 drivers
v0x555557435200_0 .net "w_data_o", 7 0, v0x5555573f4220_0;  1 drivers
E_0x5555577ac9c0 .event posedge, v0x555557604650_0;
S_0x555557825dd0 .scope module, "shift_out" "shift_reg" 2 27, 3 1 0, S_0x555557005590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 8 "out";
P_0x5555575c83b0 .param/l "MSB" 0 3 1, +C4<00000000000000000000000000001000>;
v0x555557431bd0_0 .net "clk", 0 0, v0x5555576ea820_0;  1 drivers
v0x5555573f5ff0_0 .net "d", 0 0, o0x7f1d1de08048;  alias, 0 drivers
v0x5555573f50c0_0 .net "en", 0 0, v0x5555573f2600_0;  1 drivers
v0x5555573f4220_0 .var "out", 7 0;
o0x7f1d1de080d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555573f3410_0 .net "rst", 0 0, o0x7f1d1de080d8;  0 drivers
E_0x5555577af7e0 .event posedge, v0x555557431bd0_0;
S_0x555557866ab0 .scope module, "ICESTORM_LC" "ICESTORM_LC" 4 2068;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 1 "CIN";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "CEN";
    .port_info 7 /INPUT 1 "SR";
    .port_info 8 /OUTPUT 1 "LO";
    .port_info 9 /OUTPUT 1 "O";
    .port_info 10 /OUTPUT 1 "COUT";
P_0x555557588420 .param/l "ASYNC_SR" 0 4 2080, C4<0>;
P_0x555557588460 .param/l "CARRY_ENABLE" 0 4 2077, C4<0>;
P_0x5555575884a0 .param/l "CIN_CONST" 0 4 2082, C4<0>;
P_0x5555575884e0 .param/l "CIN_SET" 0 4 2083, C4<0>;
P_0x555557588520 .param/l "DFF_ENABLE" 0 4 2078, C4<0>;
P_0x555557588560 .param/l "LUT_INIT" 0 4 2074, C4<0000000000000000>;
P_0x5555575885a0 .param/l "NEG_CLK" 0 4 2076, C4<0>;
P_0x5555575885e0 .param/l "SET_NORESET" 0 4 2079, C4<0>;
o0x7f1d1de084c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555792a010 .functor BUFZ 1, o0x7f1d1de084c8, C4<0>, C4<0>, C4<0>;
L_0x55555792fd50 .functor BUFZ 1, L_0x555557930ad0, C4<0>, C4<0>, C4<0>;
o0x7f1d1de084f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f1d1dd8e2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555557930d70 .functor XOR 1, o0x7f1d1de084f8, L_0x7f1d1dd8e2a0, C4<0>, C4<0>;
L_0x555557930e30 .functor BUFZ 1, L_0x555557930ad0, C4<0>, C4<0>, C4<0>;
o0x7f1d1de08468 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d0b30_0 .net "CEN", 0 0, o0x7f1d1de08468;  0 drivers
v0x55555711d1e0_0 .net "CEN_pu", 0 0, L_0x55555792fcb0;  1 drivers
v0x55555784b1a0_0 .net "CIN", 0 0, o0x7f1d1de084c8;  0 drivers
v0x5555575882f0_0 .net "CLK", 0 0, o0x7f1d1de084f8;  0 drivers
L_0x7f1d1dd8e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55555786afd0_0 .net "COUT", 0 0, L_0x7f1d1dd8e1c8;  1 drivers
o0x7f1d1de08558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555786b4a0_0 .net "I0", 0 0, o0x7f1d1de08558;  0 drivers
v0x55555785dd00_0 .net "I0_pd", 0 0, L_0x55555792f000;  1 drivers
o0x7f1d1de085b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555784ce80_0 .net "I1", 0 0, o0x7f1d1de085b8;  0 drivers
v0x55555710b8e0_0 .net "I1_pd", 0 0, L_0x55555792f1e0;  1 drivers
o0x7f1d1de08618 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570f2f90_0 .net "I2", 0 0, o0x7f1d1de08618;  0 drivers
v0x5555570ff460_0 .net "I2_pd", 0 0, L_0x55555792f470;  1 drivers
o0x7f1d1de08678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570ff300_0 .net "I3", 0 0, o0x7f1d1de08678;  0 drivers
v0x55555708f420_0 .net "I3_pd", 0 0, L_0x55555792f710;  1 drivers
v0x55555708ef70_0 .net "LO", 0 0, L_0x55555792fd50;  1 drivers
v0x5555571020c0_0 .net "O", 0 0, L_0x555557930e30;  1 drivers
o0x7f1d1de08738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557102220_0 .net "SR", 0 0, o0x7f1d1de08738;  0 drivers
v0x5555570f7060_0 .net "SR_pd", 0 0, L_0x55555792fa40;  1 drivers
o0x7f1d1de08798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555570c0620_0 name=_ivl_0
v0x5555570c0780_0 .net *"_ivl_10", 0 0, L_0x55555792f140;  1 drivers
L_0x7f1d1dd8e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570ce620_0 .net/2u *"_ivl_12", 0 0, L_0x7f1d1dd8e060;  1 drivers
o0x7f1d1de08828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555570ce780_0 name=_ivl_16
v0x5555570d7e10_0 .net *"_ivl_18", 0 0, L_0x55555792f370;  1 drivers
v0x5555570e28f0_0 .net *"_ivl_2", 0 0, L_0x55555792ef60;  1 drivers
L_0x7f1d1dd8e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570ec8f0_0 .net/2u *"_ivl_20", 0 0, L_0x7f1d1dd8e0a8;  1 drivers
o0x7f1d1de088e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555570b3520_0 name=_ivl_24
v0x5555570757b0_0 .net *"_ivl_26", 0 0, L_0x55555792f640;  1 drivers
L_0x7f1d1dd8e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557075be0_0 .net/2u *"_ivl_28", 0 0, L_0x7f1d1dd8e0f0;  1 drivers
o0x7f1d1de08978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555557075910_0 name=_ivl_32
v0x5555570a3be0_0 .net *"_ivl_34", 0 0, L_0x55555792f920;  1 drivers
L_0x7f1d1dd8e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570ae410_0 .net/2u *"_ivl_36", 0 0, L_0x7f1d1dd8e138;  1 drivers
L_0x7f1d1dd8e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570a99d0_0 .net/2u *"_ivl_4", 0 0, L_0x7f1d1dd8e018;  1 drivers
o0x7f1d1de08a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555570a9b30_0 name=_ivl_40
v0x5555570057a0_0 .net *"_ivl_42", 0 0, L_0x55555792fbe0;  1 drivers
L_0x7f1d1dd8e180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556ff57b0_0 .net/2u *"_ivl_44", 0 0, L_0x7f1d1dd8e180;  1 drivers
L_0x7f1d1dd8e210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556ff5670_0 .net/2u *"_ivl_52", 7 0, L_0x7f1d1dd8e210;  1 drivers
L_0x7f1d1dd8e258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556ff5530_0 .net/2u *"_ivl_54", 7 0, L_0x7f1d1dd8e258;  1 drivers
v0x555556ff80a0_0 .net *"_ivl_59", 3 0, L_0x555557930140;  1 drivers
v0x555556ff7f60_0 .net *"_ivl_61", 3 0, L_0x5555579302b0;  1 drivers
v0x555556ff7e20_0 .net *"_ivl_65", 1 0, L_0x555557930570;  1 drivers
v0x555556ff7ce0_0 .net *"_ivl_67", 1 0, L_0x555557930660;  1 drivers
v0x555556ff58f0_0 .net *"_ivl_71", 0 0, L_0x555557930930;  1 drivers
v0x555556f86980_0 .net *"_ivl_73", 0 0, L_0x555557930700;  1 drivers
v0x555556faf840_0 .net/2u *"_ivl_78", 0 0, L_0x7f1d1dd8e2a0;  1 drivers
o0x7f1d1de08c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555556fb4ff0_0 name=_ivl_8
v0x555556fc33a0_0 .net "lut_o", 0 0, L_0x555557930ad0;  1 drivers
v0x555556fc8b50_0 .net "lut_s1", 1 0, L_0x5555579307a0;  1 drivers
v0x555556fb9550_0 .net "lut_s2", 3 0, L_0x555557930350;  1 drivers
v0x555556fbed00_0 .net "lut_s3", 7 0, L_0x55555792ffd0;  1 drivers
v0x555556f80dc0_0 .net "mux_cin", 0 0, L_0x55555792a010;  1 drivers
v0x555556fdb790_0 .var "o_reg", 0 0;
v0x555556fdc120_0 .var "o_reg_async", 0 0;
v0x555556fdb300_0 .net "polarized_clk", 0 0, L_0x555557930d70;  1 drivers
E_0x5555571200d0 .event posedge, v0x5555570f7060_0, v0x555556fdb300_0;
E_0x55555711fd80 .event posedge, v0x555556fdb300_0;
L_0x55555792ef60 .cmp/eeq 1, o0x7f1d1de08558, o0x7f1d1de08798;
L_0x55555792f000 .functor MUXZ 1, o0x7f1d1de08558, L_0x7f1d1dd8e018, L_0x55555792ef60, C4<>;
L_0x55555792f140 .cmp/eeq 1, o0x7f1d1de085b8, o0x7f1d1de08c78;
L_0x55555792f1e0 .functor MUXZ 1, o0x7f1d1de085b8, L_0x7f1d1dd8e060, L_0x55555792f140, C4<>;
L_0x55555792f370 .cmp/eeq 1, o0x7f1d1de08618, o0x7f1d1de08828;
L_0x55555792f470 .functor MUXZ 1, o0x7f1d1de08618, L_0x7f1d1dd8e0a8, L_0x55555792f370, C4<>;
L_0x55555792f640 .cmp/eeq 1, o0x7f1d1de08678, o0x7f1d1de088e8;
L_0x55555792f710 .functor MUXZ 1, o0x7f1d1de08678, L_0x7f1d1dd8e0f0, L_0x55555792f640, C4<>;
L_0x55555792f920 .cmp/eeq 1, o0x7f1d1de08738, o0x7f1d1de08978;
L_0x55555792fa40 .functor MUXZ 1, o0x7f1d1de08738, L_0x7f1d1dd8e138, L_0x55555792f920, C4<>;
L_0x55555792fbe0 .cmp/eeq 1, o0x7f1d1de08468, o0x7f1d1de08a38;
L_0x55555792fcb0 .functor MUXZ 1, o0x7f1d1de08468, L_0x7f1d1dd8e180, L_0x55555792fbe0, C4<>;
L_0x55555792ffd0 .functor MUXZ 8, L_0x7f1d1dd8e258, L_0x7f1d1dd8e210, L_0x55555792f710, C4<>;
L_0x555557930140 .part L_0x55555792ffd0, 4, 4;
L_0x5555579302b0 .part L_0x55555792ffd0, 0, 4;
L_0x555557930350 .functor MUXZ 4, L_0x5555579302b0, L_0x555557930140, L_0x55555792f470, C4<>;
L_0x555557930570 .part L_0x555557930350, 2, 2;
L_0x555557930660 .part L_0x555557930350, 0, 2;
L_0x5555579307a0 .functor MUXZ 2, L_0x555557930660, L_0x555557930570, L_0x55555792f1e0, C4<>;
L_0x555557930930 .part L_0x5555579307a0, 1, 1;
L_0x555557930700 .part L_0x5555579307a0, 0, 1;
L_0x555557930ad0 .functor MUXZ 1, L_0x555557930700, L_0x555557930930, L_0x55555792f000, C4<>;
S_0x5555577c9110 .scope module, "ICESTORM_RAM" "ICESTORM_RAM" 4 3099;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "RDATA_15";
    .port_info 1 /OUTPUT 1 "RDATA_14";
    .port_info 2 /OUTPUT 1 "RDATA_13";
    .port_info 3 /OUTPUT 1 "RDATA_12";
    .port_info 4 /OUTPUT 1 "RDATA_11";
    .port_info 5 /OUTPUT 1 "RDATA_10";
    .port_info 6 /OUTPUT 1 "RDATA_9";
    .port_info 7 /OUTPUT 1 "RDATA_8";
    .port_info 8 /OUTPUT 1 "RDATA_7";
    .port_info 9 /OUTPUT 1 "RDATA_6";
    .port_info 10 /OUTPUT 1 "RDATA_5";
    .port_info 11 /OUTPUT 1 "RDATA_4";
    .port_info 12 /OUTPUT 1 "RDATA_3";
    .port_info 13 /OUTPUT 1 "RDATA_2";
    .port_info 14 /OUTPUT 1 "RDATA_1";
    .port_info 15 /OUTPUT 1 "RDATA_0";
    .port_info 16 /INPUT 1 "RCLK";
    .port_info 17 /INPUT 1 "RCLKE";
    .port_info 18 /INPUT 1 "RE";
    .port_info 19 /INPUT 1 "RADDR_10";
    .port_info 20 /INPUT 1 "RADDR_9";
    .port_info 21 /INPUT 1 "RADDR_8";
    .port_info 22 /INPUT 1 "RADDR_7";
    .port_info 23 /INPUT 1 "RADDR_6";
    .port_info 24 /INPUT 1 "RADDR_5";
    .port_info 25 /INPUT 1 "RADDR_4";
    .port_info 26 /INPUT 1 "RADDR_3";
    .port_info 27 /INPUT 1 "RADDR_2";
    .port_info 28 /INPUT 1 "RADDR_1";
    .port_info 29 /INPUT 1 "RADDR_0";
    .port_info 30 /INPUT 1 "WCLK";
    .port_info 31 /INPUT 1 "WCLKE";
    .port_info 32 /INPUT 1 "WE";
    .port_info 33 /INPUT 1 "WADDR_10";
    .port_info 34 /INPUT 1 "WADDR_9";
    .port_info 35 /INPUT 1 "WADDR_8";
    .port_info 36 /INPUT 1 "WADDR_7";
    .port_info 37 /INPUT 1 "WADDR_6";
    .port_info 38 /INPUT 1 "WADDR_5";
    .port_info 39 /INPUT 1 "WADDR_4";
    .port_info 40 /INPUT 1 "WADDR_3";
    .port_info 41 /INPUT 1 "WADDR_2";
    .port_info 42 /INPUT 1 "WADDR_1";
    .port_info 43 /INPUT 1 "WADDR_0";
    .port_info 44 /INPUT 1 "MASK_15";
    .port_info 45 /INPUT 1 "MASK_14";
    .port_info 46 /INPUT 1 "MASK_13";
    .port_info 47 /INPUT 1 "MASK_12";
    .port_info 48 /INPUT 1 "MASK_11";
    .port_info 49 /INPUT 1 "MASK_10";
    .port_info 50 /INPUT 1 "MASK_9";
    .port_info 51 /INPUT 1 "MASK_8";
    .port_info 52 /INPUT 1 "MASK_7";
    .port_info 53 /INPUT 1 "MASK_6";
    .port_info 54 /INPUT 1 "MASK_5";
    .port_info 55 /INPUT 1 "MASK_4";
    .port_info 56 /INPUT 1 "MASK_3";
    .port_info 57 /INPUT 1 "MASK_2";
    .port_info 58 /INPUT 1 "MASK_1";
    .port_info 59 /INPUT 1 "MASK_0";
    .port_info 60 /INPUT 1 "WDATA_15";
    .port_info 61 /INPUT 1 "WDATA_14";
    .port_info 62 /INPUT 1 "WDATA_13";
    .port_info 63 /INPUT 1 "WDATA_12";
    .port_info 64 /INPUT 1 "WDATA_11";
    .port_info 65 /INPUT 1 "WDATA_10";
    .port_info 66 /INPUT 1 "WDATA_9";
    .port_info 67 /INPUT 1 "WDATA_8";
    .port_info 68 /INPUT 1 "WDATA_7";
    .port_info 69 /INPUT 1 "WDATA_6";
    .port_info 70 /INPUT 1 "WDATA_5";
    .port_info 71 /INPUT 1 "WDATA_4";
    .port_info 72 /INPUT 1 "WDATA_3";
    .port_info 73 /INPUT 1 "WDATA_2";
    .port_info 74 /INPUT 1 "WDATA_1";
    .port_info 75 /INPUT 1 "WDATA_0";
P_0x55555786d0c0 .param/l "INIT_0" 0 4 3114, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d100 .param/l "INIT_1" 0 4 3115, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d140 .param/l "INIT_2" 0 4 3116, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d180 .param/l "INIT_3" 0 4 3117, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d1c0 .param/l "INIT_4" 0 4 3118, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d200 .param/l "INIT_5" 0 4 3119, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d240 .param/l "INIT_6" 0 4 3120, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d280 .param/l "INIT_7" 0 4 3121, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d2c0 .param/l "INIT_8" 0 4 3122, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d300 .param/l "INIT_9" 0 4 3123, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d340 .param/l "INIT_A" 0 4 3124, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d380 .param/l "INIT_B" 0 4 3125, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d3c0 .param/l "INIT_C" 0 4 3126, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d400 .param/l "INIT_D" 0 4 3127, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d440 .param/l "INIT_E" 0 4 3128, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d480 .param/l "INIT_F" 0 4 3129, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555786d4c0 .param/l "NEG_CLK_R" 0 4 3111, C4<0>;
P_0x55555786d500 .param/l "NEG_CLK_W" 0 4 3112, C4<0>;
P_0x55555786d540 .param/l "READ_MODE" 0 4 3109, +C4<00000000000000000000000000000000>;
P_0x55555786d580 .param/l "WRITE_MODE" 0 4 3108, +C4<00000000000000000000000000000000>;
L_0x7f1d1dd8e330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555557941c40 .functor XOR 1, L_0x555557942310, L_0x7f1d1dd8e330, C4<0>, C4<0>;
L_0x7f1d1dd8e378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555557943c80 .functor XOR 1, L_0x555557943ad0, L_0x7f1d1dd8e378, C4<0>, C4<0>;
o0x7f1d1de09608 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe6d20_0 .net "MASK_0", 0 0, o0x7f1d1de09608;  0 drivers
o0x7f1d1de09638 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe71e0_0 .net "MASK_1", 0 0, o0x7f1d1de09638;  0 drivers
o0x7f1d1de09668 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe77f0_0 .net "MASK_10", 0 0, o0x7f1d1de09668;  0 drivers
o0x7f1d1de09698 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe6890_0 .net "MASK_11", 0 0, o0x7f1d1de09698;  0 drivers
o0x7f1d1de096c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe6e80_0 .net "MASK_12", 0 0, o0x7f1d1de096c8;  0 drivers
o0x7f1d1de096f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe7950_0 .net "MASK_13", 0 0, o0x7f1d1de096f8;  0 drivers
o0x7f1d1de09728 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe7690_0 .net "MASK_14", 0 0, o0x7f1d1de09728;  0 drivers
o0x7f1d1de09758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe2c10_0 .net "MASK_15", 0 0, o0x7f1d1de09758;  0 drivers
o0x7f1d1de09788 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe3410_0 .net "MASK_2", 0 0, o0x7f1d1de09788;  0 drivers
o0x7f1d1de097b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe3a20_0 .net "MASK_3", 0 0, o0x7f1d1de097b8;  0 drivers
o0x7f1d1de097e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe2ac0_0 .net "MASK_4", 0 0, o0x7f1d1de097e8;  0 drivers
o0x7f1d1de09818 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe30b0_0 .net "MASK_5", 0 0, o0x7f1d1de09818;  0 drivers
o0x7f1d1de09848 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe3b80_0 .net "MASK_6", 0 0, o0x7f1d1de09848;  0 drivers
o0x7f1d1de09878 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe38c0_0 .net "MASK_7", 0 0, o0x7f1d1de09878;  0 drivers
o0x7f1d1de098a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe2d50_0 .net "MASK_8", 0 0, o0x7f1d1de098a8;  0 drivers
o0x7f1d1de098d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe2f50_0 .net "MASK_9", 0 0, o0x7f1d1de098d8;  0 drivers
o0x7f1d1de09908 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555571149a0_0 .net "RADDR_0", 0 0, o0x7f1d1de09908;  0 drivers
o0x7f1d1de09938 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557009670_0 .net "RADDR_1", 0 0, o0x7f1d1de09938;  0 drivers
o0x7f1d1de09968 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ff2db0_0 .net "RADDR_10", 0 0, o0x7f1d1de09968;  0 drivers
o0x7f1d1de09998 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ff2ef0_0 .net "RADDR_2", 0 0, o0x7f1d1de09998;  0 drivers
o0x7f1d1de099c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ffdf00_0 .net "RADDR_3", 0 0, o0x7f1d1de099c8;  0 drivers
o0x7f1d1de099f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ffe040_0 .net "RADDR_4", 0 0, o0x7f1d1de099f8;  0 drivers
o0x7f1d1de09a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ff60f0_0 .net "RADDR_5", 0 0, o0x7f1d1de09a28;  0 drivers
o0x7f1d1de09a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557118e10_0 .net "RADDR_6", 0 0, o0x7f1d1de09a58;  0 drivers
o0x7f1d1de09a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555707f7e0_0 .net "RADDR_7", 0 0, o0x7f1d1de09a88;  0 drivers
o0x7f1d1de09ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557052d10_0 .net "RADDR_8", 0 0, o0x7f1d1de09ab8;  0 drivers
o0x7f1d1de09ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557053030_0 .net "RADDR_9", 0 0, o0x7f1d1de09ae8;  0 drivers
o0x7f1d1de09b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557108810_0 .net "RCLK", 0 0, o0x7f1d1de09b18;  0 drivers
o0x7f1d1de09b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557111960_0 .net "RCLKE", 0 0, o0x7f1d1de09b48;  0 drivers
v0x55555710e920_0 .net "RDATA_0", 0 0, L_0x5555579421b0;  1 drivers
v0x555557582e10_0 .net "RDATA_1", 0 0, L_0x555557941ed0;  1 drivers
v0x5555577540a0_0 .net "RDATA_10", 0 0, L_0x5555579414c0;  1 drivers
v0x555557751c30_0 .net "RDATA_11", 0 0, L_0x555557941420;  1 drivers
v0x55555766e010_0 .net "RDATA_12", 0 0, L_0x555557941320;  1 drivers
v0x5555578493c0_0 .net "RDATA_13", 0 0, L_0x555557941250;  1 drivers
v0x5555571068d0_0 .net "RDATA_14", 0 0, L_0x555557941180;  1 drivers
v0x555557102d20_0 .net "RDATA_15", 0 0, L_0x555557941060;  1 drivers
v0x555556f5a2e0_0 .net "RDATA_2", 0 0, L_0x555557941d80;  1 drivers
v0x555556f64c00_0 .net "RDATA_3", 0 0, L_0x555557941cb0;  1 drivers
v0x555556f61b00_0 .net "RDATA_4", 0 0, L_0x555557941b70;  1 drivers
v0x555556f66410_0 .net "RDATA_5", 0 0, L_0x555557941aa0;  1 drivers
v0x555556f63310_0 .net "RDATA_6", 0 0, L_0x555557941970;  1 drivers
v0x555556f74da0_0 .net "RDATA_7", 0 0, L_0x5555579418a0;  1 drivers
v0x555556f71ca0_0 .net "RDATA_8", 0 0, L_0x555557941780;  1 drivers
v0x555556f765b0_0 .net "RDATA_9", 0 0, L_0x5555579415d0;  1 drivers
o0x7f1d1de09e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f734b0_0 .net "RE", 0 0, o0x7f1d1de09e78;  0 drivers
o0x7f1d1de09ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f70640_0 .net "WADDR_0", 0 0, o0x7f1d1de09ea8;  0 drivers
o0x7f1d1de09ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f604a0_0 .net "WADDR_1", 0 0, o0x7f1d1de09ed8;  0 drivers
o0x7f1d1de09f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f5db00_0 .net "WADDR_10", 0 0, o0x7f1d1de09f08;  0 drivers
o0x7f1d1de09f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557088dc0_0 .net "WADDR_2", 0 0, o0x7f1d1de09f38;  0 drivers
o0x7f1d1de09f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557781ab0_0 .net "WADDR_3", 0 0, o0x7f1d1de09f68;  0 drivers
o0x7f1d1de09f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557797670_0 .net "WADDR_4", 0 0, o0x7f1d1de09f98;  0 drivers
o0x7f1d1de09fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555769b7e0_0 .net "WADDR_5", 0 0, o0x7f1d1de09fc8;  0 drivers
o0x7f1d1de09ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576b13a0_0 .net "WADDR_6", 0 0, o0x7f1d1de09ff8;  0 drivers
o0x7f1d1de0a028 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575b5610_0 .net "WADDR_7", 0 0, o0x7f1d1de0a028;  0 drivers
o0x7f1d1de0a058 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575cb1d0_0 .net "WADDR_8", 0 0, o0x7f1d1de0a058;  0 drivers
o0x7f1d1de0a088 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574cac70_0 .net "WADDR_9", 0 0, o0x7f1d1de0a088;  0 drivers
o0x7f1d1de0a0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574e0830_0 .net "WCLK", 0 0, o0x7f1d1de0a0b8;  0 drivers
o0x7f1d1de0a0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555783c300_0 .net "WCLKE", 0 0, o0x7f1d1de0a0e8;  0 drivers
o0x7f1d1de0a118 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570f4580_0 .net "WDATA_0", 0 0, o0x7f1d1de0a118;  0 drivers
o0x7f1d1de0a148 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570e2a50_0 .net "WDATA_1", 0 0, o0x7f1d1de0a148;  0 drivers
o0x7f1d1de0a178 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570d9250_0 .net "WDATA_10", 0 0, o0x7f1d1de0a178;  0 drivers
o0x7f1d1de0a1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570c2090_0 .net "WDATA_11", 0 0, o0x7f1d1de0a1a8;  0 drivers
o0x7f1d1de0a1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570b87a0_0 .net "WDATA_12", 0 0, o0x7f1d1de0a1d8;  0 drivers
o0x7f1d1de0a208 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fdc280_0 .net "WDATA_13", 0 0, o0x7f1d1de0a208;  0 drivers
o0x7f1d1de0a238 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fd8c00_0 .net "WDATA_14", 0 0, o0x7f1d1de0a238;  0 drivers
o0x7f1d1de0a268 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fdff10_0 .net "WDATA_15", 0 0, o0x7f1d1de0a268;  0 drivers
o0x7f1d1de0a298 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe7ab0_0 .net "WDATA_2", 0 0, o0x7f1d1de0a298;  0 drivers
o0x7f1d1de0a2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556fe3ce0_0 .net "WDATA_3", 0 0, o0x7f1d1de0a2c8;  0 drivers
o0x7f1d1de0a2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f579b0_0 .net "WDATA_4", 0 0, o0x7f1d1de0a2f8;  0 drivers
o0x7f1d1de0a328 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557047870_0 .net "WDATA_5", 0 0, o0x7f1d1de0a328;  0 drivers
o0x7f1d1de0a358 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557111510_0 .net "WDATA_6", 0 0, o0x7f1d1de0a358;  0 drivers
o0x7f1d1de0a388 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577c9650_0 .net "WDATA_7", 0 0, o0x7f1d1de0a388;  0 drivers
o0x7f1d1de0a3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576e3380_0 .net "WDATA_8", 0 0, o0x7f1d1de0a3b8;  0 drivers
o0x7f1d1de0a3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575fd1b0_0 .net "WDATA_9", 0 0, o0x7f1d1de0a3e8;  0 drivers
o0x7f1d1de0a418 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557512810_0 .net "WE", 0 0, o0x7f1d1de0a418;  0 drivers
v0x5555570e52e0_0 .net *"_ivl_100", 0 0, L_0x555557945f60;  1 drivers
v0x55555774e6a0_0 .net *"_ivl_102", 0 0, L_0x555557946220;  1 drivers
v0x555557735660_0 .net *"_ivl_104", 0 0, L_0x555557946320;  1 drivers
v0x5555577034f0_0 .net *"_ivl_106", 0 0, L_0x5555579465f0;  1 drivers
v0x55555771c5c0_0 .net *"_ivl_108", 0 0, L_0x5555579466f0;  1 drivers
v0x55555766bc60_0 .net *"_ivl_110", 0 0, L_0x5555579469d0;  1 drivers
v0x55555759faf0_0 .net *"_ivl_112", 0 0, L_0x555557946ad0;  1 drivers
v0x5555576684a0_0 .net *"_ivl_114", 0 0, L_0x555557946dc0;  1 drivers
v0x55555764f460_0 .net *"_ivl_116", 0 0, L_0x555557946ec0;  1 drivers
v0x55555761d320_0 .net *"_ivl_120", 0 0, L_0x5555579477b0;  1 drivers
v0x5555576363c0_0 .net *"_ivl_122", 0 0, L_0x555557946fc0;  1 drivers
v0x5555574b5300_0 .net *"_ivl_124", 0 0, L_0x555557947060;  1 drivers
v0x55555757db00_0 .net *"_ivl_126", 0 0, L_0x555557947100;  1 drivers
v0x555557564ac0_0 .net *"_ivl_128", 0 0, L_0x555557947a70;  1 drivers
v0x555557532980_0 .net *"_ivl_130", 0 0, L_0x555557947d40;  1 drivers
v0x55555754ba20_0 .net *"_ivl_132", 0 0, L_0x555557947de0;  1 drivers
v0x555557126a90_0 .net *"_ivl_134", 0 0, L_0x5555579480c0;  1 drivers
v0x5555570650e0_0 .net *"_ivl_136", 0 0, L_0x555557948160;  1 drivers
v0x555556feae40_0 .net *"_ivl_138", 0 0, L_0x555557948450;  1 drivers
v0x555556fb93b0_0 .net *"_ivl_140", 0 0, L_0x5555579484f0;  1 drivers
v0x555556f36170_0 .net *"_ivl_142", 0 0, L_0x555557948850;  1 drivers
v0x5555574ed290_0 .net *"_ivl_144", 0 0, L_0x555557948920;  1 drivers
v0x5555574f00b0_0 .net *"_ivl_146", 0 0, L_0x555557948c90;  1 drivers
v0x5555574f2ed0_0 .net *"_ivl_148", 0 0, L_0x555557948d90;  1 drivers
v0x5555574f5cf0_0 .net *"_ivl_150", 0 0, L_0x555557949110;  1 drivers
v0x5555574f8b10_0 .net *"_ivl_18", 0 0, L_0x555557942310;  1 drivers
v0x5555574fb930_0 .net/2u *"_ivl_19", 0 0, L_0x7f1d1dd8e330;  1 drivers
v0x5555574fe750_0 .net *"_ivl_28", 0 0, L_0x5555579426b0;  1 drivers
v0x555557501570_0 .net *"_ivl_30", 0 0, L_0x555557942510;  1 drivers
v0x555557504390_0 .net *"_ivl_32", 0 0, L_0x5555579428c0;  1 drivers
v0x5555575071b0_0 .net *"_ivl_34", 0 0, L_0x555557942a80;  1 drivers
v0x555557509fd0_0 .net *"_ivl_36", 0 0, L_0x555557942b80;  1 drivers
v0x55555750cdf0_0 .net *"_ivl_38", 0 0, L_0x555557942d50;  1 drivers
v0x55555750fc10_0 .net *"_ivl_40", 0 0, L_0x555557942e50;  1 drivers
v0x555557513090_0 .net *"_ivl_42", 0 0, L_0x555557943030;  1 drivers
v0x5555574cb8f0_0 .net *"_ivl_44", 0 0, L_0x555557943130;  1 drivers
v0x5555574e14b0_0 .net *"_ivl_46", 0 0, L_0x555557943320;  1 drivers
v0x555557583570_0 .net *"_ivl_48", 0 0, L_0x555557943420;  1 drivers
v0x555557585560_0 .net *"_ivl_52", 0 0, L_0x555557943ad0;  1 drivers
v0x55555761ea70_0 .net/2u *"_ivl_53", 0 0, L_0x7f1d1dd8e378;  1 drivers
v0x555557622330_0 .net *"_ivl_62", 0 0, L_0x555557943ff0;  1 drivers
v0x555557625150_0 .net *"_ivl_64", 0 0, L_0x555557944090;  1 drivers
v0x555557627f70_0 .net *"_ivl_66", 0 0, L_0x555557943ed0;  1 drivers
v0x55555762ad90_0 .net *"_ivl_68", 0 0, L_0x555557944260;  1 drivers
v0x55555762dbb0_0 .net *"_ivl_70", 0 0, L_0x555557944440;  1 drivers
v0x5555576309d0_0 .net *"_ivl_72", 0 0, L_0x555557944540;  1 drivers
v0x5555576337f0_0 .net *"_ivl_74", 0 0, L_0x555557944790;  1 drivers
v0x555557636610_0 .net *"_ivl_76", 0 0, L_0x555557944890;  1 drivers
v0x555557636b10_0 .net *"_ivl_78", 0 0, L_0x555557944af0;  1 drivers
v0x555557636d80_0 .net *"_ivl_80", 0 0, L_0x555557944bf0;  1 drivers
v0x555557609290_0 .net *"_ivl_82", 0 0, L_0x555557944e60;  1 drivers
v0x55555760c0b0_0 .net *"_ivl_86", 0 0, L_0x555557945590;  1 drivers
v0x55555760eed0_0 .net *"_ivl_88", 0 0, L_0x555557945630;  1 drivers
v0x555557611cf0_0 .net *"_ivl_90", 0 0, L_0x555557945860;  1 drivers
v0x555557614b10_0 .net *"_ivl_92", 0 0, L_0x555557945900;  1 drivers
v0x555557617930_0 .net *"_ivl_94", 0 0, L_0x555557945b40;  1 drivers
v0x55555761a750_0 .net *"_ivl_96", 0 0, L_0x555557945be0;  1 drivers
v0x55555761d570_0 .net *"_ivl_98", 0 0, L_0x555557945e60;  1 drivers
L_0x555557941060 .part v0x555556fdef80_0, 15, 1;
L_0x555557941180 .part v0x555556fdef80_0, 14, 1;
L_0x555557941250 .part v0x555556fdef80_0, 13, 1;
L_0x555557941320 .part v0x555556fdef80_0, 12, 1;
L_0x555557941420 .part v0x555556fdef80_0, 11, 1;
L_0x5555579414c0 .part v0x555556fdef80_0, 10, 1;
L_0x5555579415d0 .part v0x555556fdef80_0, 9, 1;
L_0x555557941780 .part v0x555556fdef80_0, 8, 1;
L_0x5555579418a0 .part v0x555556fdef80_0, 7, 1;
L_0x555557941970 .part v0x555556fdef80_0, 6, 1;
L_0x555557941aa0 .part v0x555556fdef80_0, 5, 1;
L_0x555557941b70 .part v0x555556fdef80_0, 4, 1;
L_0x555557941cb0 .part v0x555556fdef80_0, 3, 1;
L_0x555557941d80 .part v0x555556fdef80_0, 2, 1;
L_0x555557941ed0 .part v0x555556fdef80_0, 1, 1;
L_0x5555579421b0 .part v0x555556fdef80_0, 0, 1;
L_0x555557942310 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09b18 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557942470 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f1d1de09b48 (v0x555556fe6b20_0) S_0x555557809f70;
L_0x5555579425b0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09e78 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x5555579426b0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09968 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557942510 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09ae8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x5555579428c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09ab8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557942a80 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09a88 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557942b80 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09a58 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557942d50 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09a28 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557942e50 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de099f8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557943030 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de099c8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557943130 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09998 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557943320 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09938 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557943420 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09908 (v0x555556fdfdb0_0) S_0x555557807150;
LS_0x555557943620_0_0 .concat [ 1 1 1 1], L_0x555557943420, L_0x555557943320, L_0x555557943130, L_0x555557943030;
LS_0x555557943620_0_4 .concat [ 1 1 1 1], L_0x555557942e50, L_0x555557942d50, L_0x555557942b80, L_0x555557942a80;
LS_0x555557943620_0_8 .concat [ 1 1 1 0], L_0x5555579428c0, L_0x555557942510, L_0x5555579426b0;
L_0x555557943620 .concat [ 4 4 3 0], LS_0x555557943620_0_0, LS_0x555557943620_0_4, LS_0x555557943620_0_8;
L_0x555557943ad0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a0b8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557943d90 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f1d1de0a0e8 (v0x555556fe6b20_0) S_0x555557809f70;
L_0x555557943e30 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a418 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557943ff0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09f08 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944090 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a088 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557943ed0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a058 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944260 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a028 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944440 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09ff8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944540 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09fc8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944790 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09f98 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944890 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09f68 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944af0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09f38 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944bf0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09ed8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557944e60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09ea8 (v0x555556fdfdb0_0) S_0x555557807150;
LS_0x555557944f60_0_0 .concat [ 1 1 1 1], L_0x555557944e60, L_0x555557944bf0, L_0x555557944af0, L_0x555557944890;
LS_0x555557944f60_0_4 .concat [ 1 1 1 1], L_0x555557944790, L_0x555557944540, L_0x555557944440, L_0x555557944260;
LS_0x555557944f60_0_8 .concat [ 1 1 1 0], L_0x555557943ed0, L_0x555557944090, L_0x555557943ff0;
L_0x555557944f60 .concat [ 4 4 3 0], LS_0x555557944f60_0_0, LS_0x555557944f60_0_4, LS_0x555557944f60_0_8;
L_0x555557945590 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09758 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557945630 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09728 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557945860 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de096f8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557945900 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de096c8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557945b40 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09698 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557945be0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09668 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557945e60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de098d8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557945f60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de098a8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557946220 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09878 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557946320 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09848 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x5555579465f0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09818 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x5555579466f0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de097e8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x5555579469d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de097b8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557946ad0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09788 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557946dc0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09638 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557946ec0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de09608 (v0x555556fdfdb0_0) S_0x555557807150;
LS_0x5555579471c0_0_0 .concat [ 1 1 1 1], L_0x555557946ec0, L_0x555557946dc0, L_0x555557946ad0, L_0x5555579469d0;
LS_0x5555579471c0_0_4 .concat [ 1 1 1 1], L_0x5555579466f0, L_0x5555579465f0, L_0x555557946320, L_0x555557946220;
LS_0x5555579471c0_0_8 .concat [ 1 1 1 1], L_0x555557945f60, L_0x555557945e60, L_0x555557945be0, L_0x555557945b40;
LS_0x5555579471c0_0_12 .concat [ 1 1 1 1], L_0x555557945900, L_0x555557945860, L_0x555557945630, L_0x555557945590;
L_0x5555579471c0 .concat [ 4 4 4 4], LS_0x5555579471c0_0_0, LS_0x5555579471c0_0_4, LS_0x5555579471c0_0_8, LS_0x5555579471c0_0_12;
L_0x5555579477b0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a268 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557946fc0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a238 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557947060 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a208 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557947100 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a1d8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557947a70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a1a8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557947d40 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a178 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557947de0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a3e8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x5555579480c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a3b8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557948160 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a388 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557948450 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a358 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x5555579484f0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a328 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557948850 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a2f8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557948920 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a2c8 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557948c90 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a298 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557948d90 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a148 (v0x555556fdfdb0_0) S_0x555557807150;
L_0x555557949110 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1d1de0a118 (v0x555556fdfdb0_0) S_0x555557807150;
LS_0x555557949210_0_0 .concat [ 1 1 1 1], L_0x555557949110, L_0x555557948d90, L_0x555557948c90, L_0x555557948920;
LS_0x555557949210_0_4 .concat [ 1 1 1 1], L_0x555557948850, L_0x5555579484f0, L_0x555557948450, L_0x555557948160;
LS_0x555557949210_0_8 .concat [ 1 1 1 1], L_0x5555579480c0, L_0x555557947de0, L_0x555557947d40, L_0x555557947a70;
LS_0x555557949210_0_12 .concat [ 1 1 1 1], L_0x555557947100, L_0x555557947060, L_0x555557946fc0, L_0x5555579477b0;
L_0x555557949210 .concat [ 4 4 4 4], LS_0x555557949210_0_0, LS_0x555557949210_0_4, LS_0x555557949210_0_8, LS_0x555557949210_0_12;
S_0x555557828bf0 .scope module, "RAM" "SB_RAM40_4K" 4 3165, 4 1419 0, S_0x5555577c9110;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x55555710b080 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b0c0 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b100 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b140 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b180 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b1c0 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b200 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b240 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b280 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b2c0 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b300 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b340 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b380 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b3c0 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b400 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b440 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555710b480 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x55555710b4c0 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x55555710b500 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555556fdb8f0_0 .net "MASK", 15 0, L_0x5555579471c0;  1 drivers
v0x555556fdbfc0_0 .net "RADDR", 10 0, L_0x555557943620;  1 drivers
v0x555556fdb590_0 .net "RCLK", 0 0, L_0x555557941c40;  1 drivers
v0x555556fdb450_0 .net "RCLKE", 0 0, L_0x555557942470;  1 drivers
v0x555556fd7dd0_0 .net "RDATA", 15 0, v0x555556fdef80_0;  1 drivers
v0x555556fdef80_0 .var "RDATA_I", 15 0;
v0x555556fd8110_0 .net "RE", 0 0, L_0x5555579425b0;  1 drivers
L_0x7f1d1dd8e2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556fd8aa0_0 .net "RMASK_I", 15 0, L_0x7f1d1dd8e2e8;  1 drivers
v0x555556fd7c80_0 .net "WADDR", 10 0, L_0x555557944f60;  1 drivers
v0x555556fd8270_0 .net "WCLK", 0 0, L_0x555557943c80;  1 drivers
v0x555556fd8940_0 .net "WCLKE", 0 0, L_0x555557943d90;  1 drivers
v0x555556fd7f10_0 .net "WDATA", 15 0, L_0x555557949210;  1 drivers
v0x555556fdf0c0_0 .net "WDATA_I", 15 0, L_0x555557940f50;  1 drivers
v0x555556fe69e0_0 .net "WE", 0 0, L_0x555557943e30;  1 drivers
v0x555556fdf2c0_0 .net "WMASK_I", 15 0, L_0x555557930ed0;  1 drivers
v0x555556fdfc50_0 .var/i "i", 31 0;
v0x555556fdee30 .array "memory", 255 0, 15 0;
E_0x555557120eb0 .event posedge, v0x555556fdb590_0;
E_0x55555711fd00 .event posedge, v0x555556fd8270_0;
S_0x5555578129d0 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555557828bf0;
 .timescale -12 -12;
L_0x555557930ed0 .functor BUFZ 16, L_0x5555579471c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555577e36b0 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555557828bf0;
 .timescale -12 -12;
S_0x5555577e64d0 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555557828bf0;
 .timescale -12 -12;
L_0x555557940f50 .functor BUFZ 16, L_0x555557949210, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555577e92f0 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555557828bf0;
 .timescale -12 -12;
S_0x555557807150 .scope function.vec4.s1, "pd" "pd" 4 3132, 4 3132 0, S_0x5555577c9110;
 .timescale -12 -12;
; Variable pd is vec4 return value of scope S_0x555557807150
v0x555556fdfdb0_0 .var "x", 0 0;
TD_ICESTORM_RAM.pd ;
    %load/vec4 v0x555556fdfdb0_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x555556fdfdb0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 1;  Assign to pd (store_vec4_to_lval)
    %end;
S_0x555557809f70 .scope function.vec4.s1, "pu" "pu" 4 3139, 4 3139 0, S_0x5555577c9110;
 .timescale -12 -12;
; Variable pu is vec4 return value of scope S_0x555557809f70
v0x555556fe6b20_0 .var "x", 0 0;
TD_ICESTORM_RAM.pu ;
    %load/vec4 v0x555556fe6b20_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x555556fe6b20_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ret/vec4 0, 0, 1;  Assign to pu (store_vec4_to_lval)
    %end;
S_0x5555577c9490 .scope module, "ROM_double_sinus" "ROM_double_sinus" 5 91;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f1d1de0bd68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55555761da70_0 .net "addr", 3 0, o0x7f1d1de0bd68;  0 drivers
v0x55555761dce0 .array "data", 0 15, 15 0;
v0x555557637b10_0 .var "out", 15 0;
v0x55555761dce0_0 .array/port v0x55555761dce0, 0;
v0x55555761dce0_1 .array/port v0x55555761dce0, 1;
v0x55555761dce0_2 .array/port v0x55555761dce0, 2;
E_0x555556fd2e80/0 .event anyedge, v0x55555761da70_0, v0x55555761dce0_0, v0x55555761dce0_1, v0x55555761dce0_2;
v0x55555761dce0_3 .array/port v0x55555761dce0, 3;
v0x55555761dce0_4 .array/port v0x55555761dce0, 4;
v0x55555761dce0_5 .array/port v0x55555761dce0, 5;
v0x55555761dce0_6 .array/port v0x55555761dce0, 6;
E_0x555556fd2e80/1 .event anyedge, v0x55555761dce0_3, v0x55555761dce0_4, v0x55555761dce0_5, v0x55555761dce0_6;
v0x55555761dce0_7 .array/port v0x55555761dce0, 7;
v0x55555761dce0_8 .array/port v0x55555761dce0, 8;
v0x55555761dce0_9 .array/port v0x55555761dce0, 9;
v0x55555761dce0_10 .array/port v0x55555761dce0, 10;
E_0x555556fd2e80/2 .event anyedge, v0x55555761dce0_7, v0x55555761dce0_8, v0x55555761dce0_9, v0x55555761dce0_10;
v0x55555761dce0_11 .array/port v0x55555761dce0, 11;
v0x55555761dce0_12 .array/port v0x55555761dce0, 12;
v0x55555761dce0_13 .array/port v0x55555761dce0, 13;
v0x55555761dce0_14 .array/port v0x55555761dce0, 14;
E_0x555556fd2e80/3 .event anyedge, v0x55555761dce0_11, v0x55555761dce0_12, v0x55555761dce0_13, v0x55555761dce0_14;
v0x55555761dce0_15 .array/port v0x55555761dce0, 15;
E_0x555556fd2e80/4 .event anyedge, v0x55555761dce0_15;
E_0x555556fd2e80 .event/or E_0x555556fd2e80/0, E_0x555556fd2e80/1, E_0x555556fd2e80/2, E_0x555556fd2e80/3, E_0x555556fd2e80/4;
S_0x5555577cd970 .scope module, "ROM_sinus" "ROM_sinus" 5 70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f1d1de0c128 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55555763b3d0_0 .net "addr", 3 0, o0x7f1d1de0c128;  0 drivers
v0x55555763e1f0 .array "data", 0 15, 15 0;
v0x555557641010_0 .var "out", 15 0;
v0x55555763e1f0_0 .array/port v0x55555763e1f0, 0;
v0x55555763e1f0_1 .array/port v0x55555763e1f0, 1;
v0x55555763e1f0_2 .array/port v0x55555763e1f0, 2;
E_0x555556f5bc50/0 .event anyedge, v0x55555763b3d0_0, v0x55555763e1f0_0, v0x55555763e1f0_1, v0x55555763e1f0_2;
v0x55555763e1f0_3 .array/port v0x55555763e1f0, 3;
v0x55555763e1f0_4 .array/port v0x55555763e1f0, 4;
v0x55555763e1f0_5 .array/port v0x55555763e1f0, 5;
v0x55555763e1f0_6 .array/port v0x55555763e1f0, 6;
E_0x555556f5bc50/1 .event anyedge, v0x55555763e1f0_3, v0x55555763e1f0_4, v0x55555763e1f0_5, v0x55555763e1f0_6;
v0x55555763e1f0_7 .array/port v0x55555763e1f0, 7;
v0x55555763e1f0_8 .array/port v0x55555763e1f0, 8;
v0x55555763e1f0_9 .array/port v0x55555763e1f0, 9;
v0x55555763e1f0_10 .array/port v0x55555763e1f0, 10;
E_0x555556f5bc50/2 .event anyedge, v0x55555763e1f0_7, v0x55555763e1f0_8, v0x55555763e1f0_9, v0x55555763e1f0_10;
v0x55555763e1f0_11 .array/port v0x55555763e1f0, 11;
v0x55555763e1f0_12 .array/port v0x55555763e1f0, 12;
v0x55555763e1f0_13 .array/port v0x55555763e1f0, 13;
v0x55555763e1f0_14 .array/port v0x55555763e1f0, 14;
E_0x555556f5bc50/3 .event anyedge, v0x55555763e1f0_11, v0x55555763e1f0_12, v0x55555763e1f0_13, v0x55555763e1f0_14;
v0x55555763e1f0_15 .array/port v0x55555763e1f0, 15;
E_0x555556f5bc50/4 .event anyedge, v0x55555763e1f0_15;
E_0x555556f5bc50 .event/or E_0x555556f5bc50/0, E_0x555556f5bc50/1, E_0x555556f5bc50/2, E_0x555556f5bc50/3, E_0x555556f5bc50/4;
S_0x5555573a8760 .scope module, "SB_CARRY" "SB_CARRY" 4 228;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "CI";
o0x7f1d1de0c548 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1d1de0c578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557949a90 .functor AND 1, o0x7f1d1de0c548, o0x7f1d1de0c578, C4<1>, C4<1>;
L_0x555557949b00 .functor OR 1, o0x7f1d1de0c548, o0x7f1d1de0c578, C4<0>, C4<0>;
o0x7f1d1de0c4e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557949c10 .functor AND 1, L_0x555557949b00, o0x7f1d1de0c4e8, C4<1>, C4<1>;
L_0x555557949cd0 .functor OR 1, L_0x555557949a90, L_0x555557949c10, C4<0>, C4<0>;
v0x555557643e30_0 .net "CI", 0 0, o0x7f1d1de0c4e8;  0 drivers
v0x555557646c50_0 .net "CO", 0 0, L_0x555557949cd0;  1 drivers
v0x555557649a70_0 .net "I0", 0 0, o0x7f1d1de0c548;  0 drivers
v0x55555764c890_0 .net "I1", 0 0, o0x7f1d1de0c578;  0 drivers
v0x55555764f6b0_0 .net *"_ivl_1", 0 0, L_0x555557949a90;  1 drivers
v0x55555764fbb0_0 .net *"_ivl_3", 0 0, L_0x555557949b00;  1 drivers
v0x55555764fe20_0 .net *"_ivl_5", 0 0, L_0x555557949c10;  1 drivers
S_0x5555573a8ba0 .scope module, "SB_DFF" "SB_DFF" 4 265;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f1d1de0c6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557650b50_0 .net "C", 0 0, o0x7f1d1de0c6f8;  0 drivers
o0x7f1d1de0c728 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557654410_0 .net "D", 0 0, o0x7f1d1de0c728;  0 drivers
v0x555557657230_0 .var "Q", 0 0;
E_0x55555712ea20 .event posedge, v0x555557650b50_0;
S_0x5555573a91c0 .scope module, "SB_DFFE" "SB_DFFE" 4 301;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0c818 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555765a050_0 .net "C", 0 0, o0x7f1d1de0c818;  0 drivers
o0x7f1d1de0c848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555765ce70_0 .net "D", 0 0, o0x7f1d1de0c848;  0 drivers
o0x7f1d1de0c878 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555765fc90_0 .net "E", 0 0, o0x7f1d1de0c878;  0 drivers
v0x555557662ab0_0 .var "Q", 0 0;
E_0x55555712c990 .event posedge, v0x55555765a050_0;
S_0x5555573a6350 .scope module, "SB_DFFER" "SB_DFFER" 4 634;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0c998 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576658d0_0 .net "C", 0 0, o0x7f1d1de0c998;  0 drivers
o0x7f1d1de0c9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576686f0_0 .net "D", 0 0, o0x7f1d1de0c9c8;  0 drivers
o0x7f1d1de0c9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557668bf0_0 .net "E", 0 0, o0x7f1d1de0c9f8;  0 drivers
v0x555557668e60_0 .var "Q", 0 0;
o0x7f1d1de0ca58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555758ba60_0 .net "R", 0 0, o0x7f1d1de0ca58;  0 drivers
E_0x55555712c180 .event posedge, v0x55555758ba60_0, v0x5555576658d0_0;
S_0x5555577c62f0 .scope module, "SB_DFFES" "SB_DFFES" 4 765;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0cb78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555758e880_0 .net "C", 0 0, o0x7f1d1de0cb78;  0 drivers
o0x7f1d1de0cba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575916a0_0 .net "D", 0 0, o0x7f1d1de0cba8;  0 drivers
o0x7f1d1de0cbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575944c0_0 .net "E", 0 0, o0x7f1d1de0cbd8;  0 drivers
v0x5555575972e0_0 .var "Q", 0 0;
o0x7f1d1de0cc38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555759a100_0 .net "S", 0 0, o0x7f1d1de0cc38;  0 drivers
E_0x555557504140 .event posedge, v0x55555759a100_0, v0x55555758e880_0;
S_0x5555577b2010 .scope module, "SB_DFFESR" "SB_DFFESR" 4 578;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0cd58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555759cf20_0 .net "C", 0 0, o0x7f1d1de0cd58;  0 drivers
o0x7f1d1de0cd88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555759fd40_0 .net "D", 0 0, o0x7f1d1de0cd88;  0 drivers
o0x7f1d1de0cdb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557588d90_0 .net "E", 0 0, o0x7f1d1de0cdb8;  0 drivers
v0x5555575a0240_0 .var "Q", 0 0;
o0x7f1d1de0ce18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575a04b0_0 .net "R", 0 0, o0x7f1d1de0ce18;  0 drivers
E_0x5555574fe520 .event posedge, v0x55555759cf20_0;
S_0x5555577b4e30 .scope module, "SB_DFFESS" "SB_DFFESS" 4 709;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0cf38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575b6670_0 .net "C", 0 0, o0x7f1d1de0cf38;  0 drivers
o0x7f1d1de0cf68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575b9f60_0 .net "D", 0 0, o0x7f1d1de0cf68;  0 drivers
o0x7f1d1de0cf98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575bcd80_0 .net "E", 0 0, o0x7f1d1de0cf98;  0 drivers
v0x5555575bfba0_0 .var "Q", 0 0;
o0x7f1d1de0cff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575c29c0_0 .net "S", 0 0, o0x7f1d1de0cff8;  0 drivers
E_0x5555574f2c80 .event posedge, v0x5555575b6670_0;
S_0x5555577b7c50 .scope module, "SB_DFFN" "SB_DFFN" 4 842;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f1d1de0d118 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575c57e0_0 .net "C", 0 0, o0x7f1d1de0d118;  0 drivers
o0x7f1d1de0d148 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575c8600_0 .net "D", 0 0, o0x7f1d1de0d148;  0 drivers
v0x5555575cb420_0 .var "Q", 0 0;
E_0x5555574ed040 .event negedge, v0x5555575c57e0_0;
S_0x5555577baa70 .scope module, "SB_DFFNE" "SB_DFFNE" 4 878;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0d238 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575cbc10_0 .net "C", 0 0, o0x7f1d1de0d238;  0 drivers
o0x7f1d1de0d268 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575a43a0_0 .net "D", 0 0, o0x7f1d1de0d268;  0 drivers
o0x7f1d1de0d298 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575a71c0_0 .net "E", 0 0, o0x7f1d1de0d298;  0 drivers
v0x5555575a9fe0_0 .var "Q", 0 0;
E_0x5555575c58c0 .event negedge, v0x5555575cbc10_0;
S_0x5555577bd890 .scope module, "SB_DFFNER" "SB_DFFNER" 4 1211;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0d3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575ace00_0 .net "C", 0 0, o0x7f1d1de0d3b8;  0 drivers
o0x7f1d1de0d3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575afc20_0 .net "D", 0 0, o0x7f1d1de0d3e8;  0 drivers
o0x7f1d1de0d418 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575b2a40_0 .net "E", 0 0, o0x7f1d1de0d418;  0 drivers
v0x5555575b5860_0 .var "Q", 0 0;
o0x7f1d1de0d478 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575b6050_0 .net "R", 0 0, o0x7f1d1de0d478;  0 drivers
E_0x5555575cb500/0 .event negedge, v0x5555575ace00_0;
E_0x5555575cb500/1 .event posedge, v0x5555575b6050_0;
E_0x5555575cb500 .event/or E_0x5555575cb500/0, E_0x5555575cb500/1;
S_0x5555577c06b0 .scope module, "SB_DFFNES" "SB_DFFNES" 4 1342;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0d598 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575d1ff0_0 .net "C", 0 0, o0x7f1d1de0d598;  0 drivers
o0x7f1d1de0d5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575d4e10_0 .net "D", 0 0, o0x7f1d1de0d5c8;  0 drivers
o0x7f1d1de0d5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575d7c30_0 .net "E", 0 0, o0x7f1d1de0d5f8;  0 drivers
v0x5555575daa50_0 .var "Q", 0 0;
o0x7f1d1de0d658 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575dd870_0 .net "S", 0 0, o0x7f1d1de0d658;  0 drivers
E_0x5555574c5030/0 .event negedge, v0x5555575d1ff0_0;
E_0x5555574c5030/1 .event posedge, v0x5555575dd870_0;
E_0x5555574c5030 .event/or E_0x5555574c5030/0, E_0x5555574c5030/1;
S_0x5555577c34d0 .scope module, "SB_DFFNESR" "SB_DFFNESR" 4 1155;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0d778 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575e0690_0 .net "C", 0 0, o0x7f1d1de0d778;  0 drivers
o0x7f1d1de0d7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575e34b0_0 .net "D", 0 0, o0x7f1d1de0d7a8;  0 drivers
o0x7f1d1de0d7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575e62d0_0 .net "E", 0 0, o0x7f1d1de0d7d8;  0 drivers
v0x5555575e90f0_0 .var "Q", 0 0;
o0x7f1d1de0d838 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575ebf10_0 .net "R", 0 0, o0x7f1d1de0d838;  0 drivers
E_0x5555574bf3f0 .event negedge, v0x5555575e0690_0;
S_0x5555577af1f0 .scope module, "SB_DFFNESS" "SB_DFFNESS" 4 1286;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1d1de0d958 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575eed30_0 .net "C", 0 0, o0x7f1d1de0d958;  0 drivers
o0x7f1d1de0d988 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575f1b50_0 .net "D", 0 0, o0x7f1d1de0d988;  0 drivers
o0x7f1d1de0d9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575f4970_0 .net "E", 0 0, o0x7f1d1de0d9b8;  0 drivers
v0x5555575f7790_0 .var "Q", 0 0;
o0x7f1d1de0da18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575fa5b0_0 .net "S", 0 0, o0x7f1d1de0da18;  0 drivers
E_0x5555574b97d0 .event negedge, v0x5555575eed30_0;
S_0x5555577815a0 .scope module, "SB_DFFNR" "SB_DFFNR" 4 969;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0db38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575fda30_0 .net "C", 0 0, o0x7f1d1de0db38;  0 drivers
o0x7f1d1de0db68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575b6290_0 .net "D", 0 0, o0x7f1d1de0db68;  0 drivers
v0x5555575cbe50_0 .var "Q", 0 0;
o0x7f1d1de0dbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555766bf80_0 .net "R", 0 0, o0x7f1d1de0dbc8;  0 drivers
E_0x5555574d4fb0/0 .event negedge, v0x5555575fda30_0;
E_0x5555574d4fb0/1 .event posedge, v0x55555766bf80_0;
E_0x5555574d4fb0 .event/or E_0x5555574d4fb0/0, E_0x5555574d4fb0/1;
S_0x55555779dd30 .scope module, "SB_DFFNS" "SB_DFFNS" 4 1086;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0dcb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555766c2c0_0 .net "C", 0 0, o0x7f1d1de0dcb8;  0 drivers
o0x7f1d1de0dce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555766cf80_0 .net "D", 0 0, o0x7f1d1de0dce8;  0 drivers
v0x55555766d1e0_0 .var "Q", 0 0;
o0x7f1d1de0dd48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557704a40_0 .net "S", 0 0, o0x7f1d1de0dd48;  0 drivers
E_0x5555574d21b0/0 .event negedge, v0x55555766c2c0_0;
E_0x5555574d21b0/1 .event posedge, v0x555557704a40_0;
E_0x5555574d21b0 .event/or E_0x5555574d21b0/0, E_0x5555574d21b0/1;
S_0x5555577a0b50 .scope module, "SB_DFFNSR" "SB_DFFNSR" 4 921;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0de38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557708530_0 .net "C", 0 0, o0x7f1d1de0de38;  0 drivers
o0x7f1d1de0de68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555770b350_0 .net "D", 0 0, o0x7f1d1de0de68;  0 drivers
v0x55555770e170_0 .var "Q", 0 0;
o0x7f1d1de0dec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557710f90_0 .net "R", 0 0, o0x7f1d1de0dec8;  0 drivers
E_0x5555574b24e0 .event negedge, v0x555557708530_0;
S_0x5555577a3970 .scope module, "SB_DFFNSS" "SB_DFFNSS" 4 1038;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0dfb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557713db0_0 .net "C", 0 0, o0x7f1d1de0dfb8;  0 drivers
o0x7f1d1de0dfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557716bd0_0 .net "D", 0 0, o0x7f1d1de0dfe8;  0 drivers
v0x5555577199f0_0 .var "Q", 0 0;
o0x7f1d1de0e048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771c810_0 .net "S", 0 0, o0x7f1d1de0e048;  0 drivers
E_0x5555574ac8a0 .event negedge, v0x555557713db0_0;
S_0x5555577a6790 .scope module, "SB_DFFR" "SB_DFFR" 4 392;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0e138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771cd10_0 .net "C", 0 0, o0x7f1d1de0e138;  0 drivers
o0x7f1d1de0e168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771cf80_0 .net "D", 0 0, o0x7f1d1de0e168;  0 drivers
v0x5555576ef460_0 .var "Q", 0 0;
o0x7f1d1de0e1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576f2280_0 .net "R", 0 0, o0x7f1d1de0e1c8;  0 drivers
E_0x5555574a9aa0 .event posedge, v0x5555576f2280_0, v0x55555771cd10_0;
S_0x5555577a95b0 .scope module, "SB_DFFS" "SB_DFFS" 4 509;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0e2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576f50a0_0 .net "C", 0 0, o0x7f1d1de0e2b8;  0 drivers
o0x7f1d1de0e2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576f7ec0_0 .net "D", 0 0, o0x7f1d1de0e2e8;  0 drivers
v0x5555576face0_0 .var "Q", 0 0;
o0x7f1d1de0e348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576fdb00_0 .net "S", 0 0, o0x7f1d1de0e348;  0 drivers
E_0x5555574a1020 .event posedge, v0x5555576fdb00_0, v0x5555576f50a0_0;
S_0x5555577ac3d0 .scope module, "SB_DFFSR" "SB_DFFSR" 4 344;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0e438 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557700920_0 .net "C", 0 0, o0x7f1d1de0e438;  0 drivers
o0x7f1d1de0e468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557703740_0 .net "D", 0 0, o0x7f1d1de0e468;  0 drivers
v0x555557703c40_0 .var "Q", 0 0;
o0x7f1d1de0e4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557703eb0_0 .net "R", 0 0, o0x7f1d1de0e4c8;  0 drivers
E_0x55555757e070 .event posedge, v0x555557700920_0;
S_0x55555777e780 .scope module, "SB_DFFSS" "SB_DFFSS" 4 461;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1d1de0e5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771dd10_0 .net "C", 0 0, o0x7f1d1de0e5b8;  0 drivers
o0x7f1d1de0e5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577215d0_0 .net "D", 0 0, o0x7f1d1de0e5e8;  0 drivers
v0x5555577243f0_0 .var "Q", 0 0;
o0x7f1d1de0e648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557727210_0 .net "S", 0 0, o0x7f1d1de0e648;  0 drivers
E_0x55555757ad00 .event posedge, v0x55555771dd10_0;
S_0x555557794340 .scope module, "SB_FILTER_50NS" "SB_FILTER_50NS" 4 2788;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "FILTERIN";
    .port_info 1 /OUTPUT 1 "FILTEROUT";
o0x7f1d1de0e738 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555772a030_0 .net "FILTERIN", 0 0, o0x7f1d1de0e738;  0 drivers
o0x7f1d1de0e768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555772ce50_0 .net "FILTEROUT", 0 0, o0x7f1d1de0e768;  0 drivers
S_0x555557797160 .scope module, "SB_GB" "SB_GB" 4 162;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
o0x7f1d1de0e828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557949de0 .functor BUFZ 1, o0x7f1d1de0e828, C4<0>, C4<0>, C4<0>;
v0x55555772fc70_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x555557949de0;  1 drivers
v0x555557732a90_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f1d1de0e828;  0 drivers
S_0x5555577700e0 .scope module, "SB_GB_IO" "SB_GB_IO" 4 123;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 3 /INPUT 1 "CLOCK_ENABLE";
    .port_info 4 /INPUT 1 "INPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_CLK";
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 7 /INPUT 1 "D_OUT_0";
    .port_info 8 /INPUT 1 "D_OUT_1";
    .port_info 9 /OUTPUT 1 "D_IN_0";
    .port_info 10 /OUTPUT 1 "D_IN_1";
P_0x55555784a400 .param/str "IO_STANDARD" 0 4 139, "SB_LVCMOS";
P_0x55555784a440 .param/l "NEG_TRIGGER" 0 4 138, C4<0>;
P_0x55555784a480 .param/l "PIN_TYPE" 0 4 136, C4<000000>;
P_0x55555784a4c0 .param/l "PULLUP" 0 4 137, C4<0>;
o0x7f1d1de0ea68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557949e50 .functor BUFZ 1, o0x7f1d1de0ea68, C4<0>, C4<0>, C4<0>;
o0x7f1d1de0e8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576a5d70_0 .net "CLOCK_ENABLE", 0 0, o0x7f1d1de0e8b8;  0 drivers
v0x5555576a8b90_0 .net "D_IN_0", 0 0, L_0x55555794a0c0;  1 drivers
v0x5555576ab9b0_0 .net "D_IN_1", 0 0, L_0x55555794a180;  1 drivers
o0x7f1d1de0e948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576ae7d0_0 .net "D_OUT_0", 0 0, o0x7f1d1de0e948;  0 drivers
o0x7f1d1de0e978 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576b15f0_0 .net "D_OUT_1", 0 0, o0x7f1d1de0e978;  0 drivers
v0x5555576b1de0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x555557949e50;  1 drivers
o0x7f1d1de0e9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555768a570_0 .net "INPUT_CLK", 0 0, o0x7f1d1de0e9a8;  0 drivers
o0x7f1d1de0e9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555768d390_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f1d1de0e9d8;  0 drivers
o0x7f1d1de0ea08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576901b0_0 .net "OUTPUT_CLK", 0 0, o0x7f1d1de0ea08;  0 drivers
o0x7f1d1de0ea38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557692fd0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f1d1de0ea38;  0 drivers
v0x555557695df0_0 .net "PACKAGE_PIN", 0 0, o0x7f1d1de0ea68;  0 drivers
S_0x55555780cd90 .scope module, "IO" "SB_IO" 4 148, 4 17 0, S_0x5555577700e0;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
P_0x5555577358b0 .param/str "IO_STANDARD" 0 4 32, "SB_LVCMOS";
P_0x5555577358f0 .param/l "NEG_TRIGGER" 0 4 31, C4<0>;
P_0x555557735930 .param/l "PIN_TYPE" 0 4 29, C4<000000>;
P_0x555557735970 .param/l "PULLUP" 0 4 30, C4<0>;
L_0x55555794a000 .functor OR 1, o0x7f1d1de0e8b8, L_0x555557949f10, C4<0>, C4<0>;
L_0x55555794a0c0 .functor BUFZ 1, v0x55555767a7b0_0, C4<0>, C4<0>, C4<0>;
L_0x55555794a180 .functor BUFZ 1, v0x55555767d5d0_0, C4<0>, C4<0>, C4<0>;
v0x555557736020_0 .net "CLOCK_ENABLE", 0 0, o0x7f1d1de0e8b8;  alias, 0 drivers
v0x555557736d50_0 .net "D_IN_0", 0 0, L_0x55555794a0c0;  alias, 1 drivers
v0x55555773a610_0 .net "D_IN_1", 0 0, L_0x55555794a180;  alias, 1 drivers
v0x55555773d430_0 .net "D_OUT_0", 0 0, o0x7f1d1de0e948;  alias, 0 drivers
v0x555557740250_0 .net "D_OUT_1", 0 0, o0x7f1d1de0e978;  alias, 0 drivers
v0x555557743070_0 .net "INPUT_CLK", 0 0, o0x7f1d1de0e9a8;  alias, 0 drivers
v0x555557745e90_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f1d1de0e9d8;  alias, 0 drivers
v0x555557748cb0_0 .net "OUTPUT_CLK", 0 0, o0x7f1d1de0ea08;  alias, 0 drivers
v0x55555774bad0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f1d1de0ea38;  alias, 0 drivers
v0x55555774e8f0_0 .net "PACKAGE_PIN", 0 0, o0x7f1d1de0ea68;  alias, 0 drivers
o0x7f1d1de0ea98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555774edf0_0 name=_ivl_0
v0x55555774f060_0 .net *"_ivl_2", 0 0, L_0x555557949f10;  1 drivers
v0x555557671d50_0 .net "clken_pulled", 0 0, L_0x55555794a000;  1 drivers
v0x555557674b70_0 .var "clken_pulled_ri", 0 0;
v0x555557677990_0 .var "clken_pulled_ro", 0 0;
v0x55555767a7b0_0 .var "din_0", 0 0;
v0x55555767d5d0_0 .var "din_1", 0 0;
v0x555557683210_0 .var "din_q_0", 0 0;
v0x555557686030_0 .var "din_q_1", 0 0;
v0x55555766f040_0 .var "dout", 0 0;
v0x555557686530_0 .var "dout_q_0", 0 0;
v0x5555576867a0_0 .var "dout_q_1", 0 0;
v0x55555769c840_0 .var "outclk_delayed_1", 0 0;
v0x5555576a0130_0 .var "outclk_delayed_2", 0 0;
v0x5555576a2f50_0 .var "outena_q", 0 0;
E_0x55555755ee80 .event anyedge, v0x5555576a0130_0, v0x555557686530_0, v0x5555576867a0_0;
E_0x55555755c060 .event anyedge, v0x55555769c840_0;
E_0x555557559240 .event anyedge, v0x555557748cb0_0;
E_0x555557556420 .event anyedge, v0x555557745e90_0, v0x555557683210_0, v0x555557686030_0;
L_0x555557949f10 .cmp/eeq 1, o0x7f1d1de0e8b8, o0x7f1d1de0ea98;
S_0x55555780fbb0 .scope generate, "genblk1" "genblk1" 4 45, 4 45 0, S_0x55555780cd90;
 .timescale -12 -12;
E_0x555557532ef0 .event posedge, v0x555557748cb0_0;
E_0x55555752fb60 .event negedge, v0x555557748cb0_0;
E_0x55555752cd40 .event negedge, v0x555557743070_0;
E_0x555557529f20 .event posedge, v0x555557743070_0;
S_0x555557772f00 .scope module, "SB_HFOSC" "SB_HFOSC" 4 2596;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "TRIM0";
    .port_info 1 /INPUT 1 "TRIM1";
    .port_info 2 /INPUT 1 "TRIM2";
    .port_info 3 /INPUT 1 "TRIM3";
    .port_info 4 /INPUT 1 "TRIM4";
    .port_info 5 /INPUT 1 "TRIM5";
    .port_info 6 /INPUT 1 "TRIM6";
    .port_info 7 /INPUT 1 "TRIM7";
    .port_info 8 /INPUT 1 "TRIM8";
    .port_info 9 /INPUT 1 "TRIM9";
    .port_info 10 /INPUT 1 "CLKHFPU";
    .port_info 11 /INPUT 1 "CLKHFEN";
    .port_info 12 /OUTPUT 1 "CLKHF";
P_0x55555744fc90 .param/str "CLKHF_DIV" 0 4 2612, "0b00";
P_0x55555744fcd0 .param/str "TRIM_EN" 0 4 2611, "0b0";
o0x7f1d1de0f188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557698c10_0 .net "CLKHF", 0 0, o0x7f1d1de0f188;  0 drivers
o0x7f1d1de0f1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555769ba30_0 .net "CLKHFEN", 0 0, o0x7f1d1de0f1b8;  0 drivers
o0x7f1d1de0f1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555769c220_0 .net "CLKHFPU", 0 0, o0x7f1d1de0f1e8;  0 drivers
o0x7f1d1de0f218 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576b81c0_0 .net "TRIM0", 0 0, o0x7f1d1de0f218;  0 drivers
o0x7f1d1de0f248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576bafe0_0 .net "TRIM1", 0 0, o0x7f1d1de0f248;  0 drivers
o0x7f1d1de0f278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576bde00_0 .net "TRIM2", 0 0, o0x7f1d1de0f278;  0 drivers
o0x7f1d1de0f2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576c0c20_0 .net "TRIM3", 0 0, o0x7f1d1de0f2a8;  0 drivers
o0x7f1d1de0f2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576c3a40_0 .net "TRIM4", 0 0, o0x7f1d1de0f2d8;  0 drivers
o0x7f1d1de0f308 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576c6860_0 .net "TRIM5", 0 0, o0x7f1d1de0f308;  0 drivers
o0x7f1d1de0f338 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576c9680_0 .net "TRIM6", 0 0, o0x7f1d1de0f338;  0 drivers
o0x7f1d1de0f368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576cc4a0_0 .net "TRIM7", 0 0, o0x7f1d1de0f368;  0 drivers
o0x7f1d1de0f398 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576cf2c0_0 .net "TRIM8", 0 0, o0x7f1d1de0f398;  0 drivers
o0x7f1d1de0f3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576d20e0_0 .net "TRIM9", 0 0, o0x7f1d1de0f3c8;  0 drivers
S_0x555557775d20 .scope module, "SB_I2C" "SB_I2C" 4 2665;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "SCLI";
    .port_info 20 /INPUT 1 "SDAI";
    .port_info 21 /OUTPUT 1 "SBDATO7";
    .port_info 22 /OUTPUT 1 "SBDATO6";
    .port_info 23 /OUTPUT 1 "SBDATO5";
    .port_info 24 /OUTPUT 1 "SBDATO4";
    .port_info 25 /OUTPUT 1 "SBDATO3";
    .port_info 26 /OUTPUT 1 "SBDATO2";
    .port_info 27 /OUTPUT 1 "SBDATO1";
    .port_info 28 /OUTPUT 1 "SBDATO0";
    .port_info 29 /OUTPUT 1 "SBACKO";
    .port_info 30 /OUTPUT 1 "I2CIRQ";
    .port_info 31 /OUTPUT 1 "I2CWKUP";
    .port_info 32 /OUTPUT 1 "SCLO";
    .port_info 33 /OUTPUT 1 "SCLOE";
    .port_info 34 /OUTPUT 1 "SDAO";
    .port_info 35 /OUTPUT 1 "SDAOE";
P_0x55555786a590 .param/str "BUS_ADDR74" 0 4 2704, "0b0001";
P_0x55555786a5d0 .param/str "I2C_SLAVE_INIT_ADDR" 0 4 2703, "0b1111100001";
o0x7f1d1de0f668 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576d4f00_0 .net "I2CIRQ", 0 0, o0x7f1d1de0f668;  0 drivers
o0x7f1d1de0f698 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576d7d20_0 .net "I2CWKUP", 0 0, o0x7f1d1de0f698;  0 drivers
o0x7f1d1de0f6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576dab40_0 .net "SBACKO", 0 0, o0x7f1d1de0f6c8;  0 drivers
o0x7f1d1de0f6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576dd960_0 .net "SBADRI0", 0 0, o0x7f1d1de0f6f8;  0 drivers
o0x7f1d1de0f728 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576e0780_0 .net "SBADRI1", 0 0, o0x7f1d1de0f728;  0 drivers
o0x7f1d1de0f758 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576e3c00_0 .net "SBADRI2", 0 0, o0x7f1d1de0f758;  0 drivers
o0x7f1d1de0f788 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555769c460_0 .net "SBADRI3", 0 0, o0x7f1d1de0f788;  0 drivers
o0x7f1d1de0f7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576b2020_0 .net "SBADRI4", 0 0, o0x7f1d1de0f7b8;  0 drivers
o0x7f1d1de0f7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577042a0_0 .net "SBADRI5", 0 0, o0x7f1d1de0f7e8;  0 drivers
o0x7f1d1de0f818 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557753000_0 .net "SBADRI6", 0 0, o0x7f1d1de0f818;  0 drivers
o0x7f1d1de0f848 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557753270_0 .net "SBADRI7", 0 0, o0x7f1d1de0f848;  0 drivers
o0x7f1d1de0f878 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577eaf50_0 .net "SBCLKI", 0 0, o0x7f1d1de0f878;  0 drivers
o0x7f1d1de0f8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577eb190_0 .net "SBDATI0", 0 0, o0x7f1d1de0f8a8;  0 drivers
o0x7f1d1de0f8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577ee810_0 .net "SBDATI1", 0 0, o0x7f1d1de0f8d8;  0 drivers
o0x7f1d1de0f908 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f1630_0 .net "SBDATI2", 0 0, o0x7f1d1de0f908;  0 drivers
o0x7f1d1de0f938 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f4450_0 .net "SBDATI3", 0 0, o0x7f1d1de0f938;  0 drivers
o0x7f1d1de0f968 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f7270_0 .net "SBDATI4", 0 0, o0x7f1d1de0f968;  0 drivers
o0x7f1d1de0f998 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577fceb0_0 .net "SBDATI5", 0 0, o0x7f1d1de0f998;  0 drivers
o0x7f1d1de0f9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577ffcd0_0 .net "SBDATI6", 0 0, o0x7f1d1de0f9c8;  0 drivers
o0x7f1d1de0f9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557802af0_0 .net "SBDATI7", 0 0, o0x7f1d1de0f9f8;  0 drivers
o0x7f1d1de0fa28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557802ff0_0 .net "SBDATO0", 0 0, o0x7f1d1de0fa28;  0 drivers
o0x7f1d1de0fa58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557803260_0 .net "SBDATO1", 0 0, o0x7f1d1de0fa58;  0 drivers
o0x7f1d1de0fa88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d5770_0 .net "SBDATO2", 0 0, o0x7f1d1de0fa88;  0 drivers
o0x7f1d1de0fab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d8590_0 .net "SBDATO3", 0 0, o0x7f1d1de0fab8;  0 drivers
o0x7f1d1de0fae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577db3b0_0 .net "SBDATO4", 0 0, o0x7f1d1de0fae8;  0 drivers
o0x7f1d1de0fb18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577de1d0_0 .net "SBDATO5", 0 0, o0x7f1d1de0fb18;  0 drivers
o0x7f1d1de0fb48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e0ff0_0 .net "SBDATO6", 0 0, o0x7f1d1de0fb48;  0 drivers
o0x7f1d1de0fb78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e3e10_0 .net "SBDATO7", 0 0, o0x7f1d1de0fb78;  0 drivers
o0x7f1d1de0fba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e6c30_0 .net "SBRWI", 0 0, o0x7f1d1de0fba8;  0 drivers
o0x7f1d1de0fbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e9a50_0 .net "SBSTBI", 0 0, o0x7f1d1de0fbd8;  0 drivers
o0x7f1d1de0fc08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e9f50_0 .net "SCLI", 0 0, o0x7f1d1de0fc08;  0 drivers
o0x7f1d1de0fc38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577ea1c0_0 .net "SCLO", 0 0, o0x7f1d1de0fc38;  0 drivers
o0x7f1d1de0fc68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557803ff0_0 .net "SCLOE", 0 0, o0x7f1d1de0fc68;  0 drivers
o0x7f1d1de0fc98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578078b0_0 .net "SDAI", 0 0, o0x7f1d1de0fc98;  0 drivers
o0x7f1d1de0fcc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555780a6d0_0 .net "SDAO", 0 0, o0x7f1d1de0fcc8;  0 drivers
o0x7f1d1de0fcf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555780d4f0_0 .net "SDAOE", 0 0, o0x7f1d1de0fcf8;  0 drivers
S_0x555557778b40 .scope module, "SB_IO_I3C" "SB_IO_I3C" 4 2794;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
    .port_info 10 /INPUT 1 "PU_ENB";
    .port_info 11 /INPUT 1 "WEAK_PU_ENB";
P_0x55555786b8b0 .param/str "IO_STANDARD" 0 4 2812, "SB_LVCMOS";
P_0x55555786b8f0 .param/l "NEG_TRIGGER" 0 4 2811, C4<0>;
P_0x55555786b930 .param/l "PIN_TYPE" 0 4 2808, C4<000000>;
P_0x55555786b970 .param/l "PULLUP" 0 4 2809, C4<0>;
P_0x55555786b9b0 .param/l "WEAK_PULLUP" 0 4 2810, C4<0>;
L_0x55555794a240 .functor BUFZ 1, v0x55555782c170_0, C4<0>, C4<0>, C4<0>;
L_0x55555794a2b0 .functor BUFZ 1, v0x55555782ef90_0, C4<0>, C4<0>, C4<0>;
o0x7f1d1de103e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557810310_0 .net "CLOCK_ENABLE", 0 0, o0x7f1d1de103e8;  0 drivers
v0x555557813130_0 .net "D_IN_0", 0 0, L_0x55555794a240;  1 drivers
v0x555557815f50_0 .net "D_IN_1", 0 0, L_0x55555794a2b0;  1 drivers
o0x7f1d1de10478 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557818d70_0 .net "D_OUT_0", 0 0, o0x7f1d1de10478;  0 drivers
o0x7f1d1de104a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555781bb90_0 .net "D_OUT_1", 0 0, o0x7f1d1de104a8;  0 drivers
o0x7f1d1de104d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555781c090_0 .net "INPUT_CLK", 0 0, o0x7f1d1de104d8;  0 drivers
o0x7f1d1de10508 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555781c300_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f1d1de10508;  0 drivers
o0x7f1d1de10538 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555781d030_0 .net "OUTPUT_CLK", 0 0, o0x7f1d1de10538;  0 drivers
o0x7f1d1de10568 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578208f0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f1d1de10568;  0 drivers
o0x7f1d1de10598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557823710_0 .net "PACKAGE_PIN", 0 0, o0x7f1d1de10598;  0 drivers
o0x7f1d1de105c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557826530_0 .net "PU_ENB", 0 0, o0x7f1d1de105c8;  0 drivers
o0x7f1d1de105f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557829350_0 .net "WEAK_PU_ENB", 0 0, o0x7f1d1de105f8;  0 drivers
v0x55555782c170_0 .var "din_0", 0 0;
v0x55555782ef90_0 .var "din_1", 0 0;
v0x555557831db0_0 .var "din_q_0", 0 0;
v0x555557834bd0_0 .var "din_q_1", 0 0;
v0x5555578350d0_0 .var "dout", 0 0;
v0x555557757f00_0 .var "dout_q_0", 0 0;
v0x55555775ad20_0 .var "dout_q_1", 0 0;
v0x55555775db40_0 .var "outclk_delayed_1", 0 0;
v0x555557760960_0 .var "outclk_delayed_2", 0 0;
v0x555557763780_0 .var "outena_q", 0 0;
E_0x555557838810 .event anyedge, v0x555557760960_0, v0x555557757f00_0, v0x55555775ad20_0;
E_0x555557587810 .event anyedge, v0x55555775db40_0;
E_0x55555781caa0 .event anyedge, v0x55555781d030_0;
E_0x555557803a30 .event anyedge, v0x55555781c300_0, v0x555557831db0_0, v0x555557834bd0_0;
S_0x5555577e0890 .scope generate, "genblk1" "genblk1" 4 2820, 4 2820 0, S_0x555557778b40;
 .timescale -12 -12;
E_0x5555577c92d0 .event posedge, v0x55555781d030_0;
E_0x5555577c8d20 .event negedge, v0x55555781d030_0;
E_0x5555577c5f20 .event negedge, v0x55555781c090_0;
E_0x5555577c3100 .event posedge, v0x55555781c090_0;
S_0x55555777b960 .scope module, "SB_IO_OD" "SB_IO_OD" 4 2863;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGEPIN";
    .port_info 1 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 2 /INPUT 1 "CLOCKENABLE";
    .port_info 3 /INPUT 1 "INPUTCLK";
    .port_info 4 /INPUT 1 "OUTPUTCLK";
    .port_info 5 /INPUT 1 "OUTPUTENABLE";
    .port_info 6 /INPUT 1 "DOUT1";
    .port_info 7 /INPUT 1 "DOUT0";
    .port_info 8 /OUTPUT 1 "DIN1";
    .port_info 9 /OUTPUT 1 "DIN0";
P_0x55555786a500 .param/l "NEG_TRIGGER" 0 4 2876, C4<0>;
P_0x55555786a540 .param/l "PIN_TYPE" 0 4 2875, C4<000000>;
L_0x55555794a320 .functor BUFZ 1, v0x55555778ee60_0, C4<0>, C4<0>, C4<0>;
L_0x55555794a390 .functor BUFZ 1, v0x555557791c80_0, C4<0>, C4<0>, C4<0>;
o0x7f1d1de10a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577665a0_0 .net "CLOCKENABLE", 0 0, o0x7f1d1de10a48;  0 drivers
v0x5555577693c0_0 .net "DIN0", 0 0, L_0x55555794a320;  1 drivers
v0x55555776c1e0_0 .net "DIN1", 0 0, L_0x55555794a390;  1 drivers
o0x7f1d1de10ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577551f0_0 .net "DOUT0", 0 0, o0x7f1d1de10ad8;  0 drivers
o0x7f1d1de10b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555776c6e0_0 .net "DOUT1", 0 0, o0x7f1d1de10b08;  0 drivers
o0x7f1d1de10b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555776c950_0 .net "INPUTCLK", 0 0, o0x7f1d1de10b38;  0 drivers
o0x7f1d1de10b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557782b10_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1d1de10b68;  0 drivers
o0x7f1d1de10b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557786400_0 .net "OUTPUTCLK", 0 0, o0x7f1d1de10b98;  0 drivers
o0x7f1d1de10bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557789220_0 .net "OUTPUTENABLE", 0 0, o0x7f1d1de10bc8;  0 drivers
o0x7f1d1de10bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555778c040_0 .net "PACKAGEPIN", 0 0, o0x7f1d1de10bf8;  0 drivers
v0x55555778ee60_0 .var "din_0", 0 0;
v0x555557791c80_0 .var "din_1", 0 0;
v0x555557794aa0_0 .var "din_q_0", 0 0;
v0x5555577978c0_0 .var "din_q_1", 0 0;
v0x5555577980b0_0 .var "dout", 0 0;
v0x555557770840_0 .var "dout_q_0", 0 0;
v0x555557773660_0 .var "dout_q_1", 0 0;
v0x5555577792a0_0 .var "outclk_delayed_1", 0 0;
v0x55555777c0c0_0 .var "outclk_delayed_2", 0 0;
v0x55555777eee0_0 .var "outena_q", 0 0;
E_0x5555577b78a0 .event anyedge, v0x55555777c0c0_0, v0x555557770840_0, v0x555557773660_0;
E_0x5555577b1c40 .event anyedge, v0x5555577792a0_0;
E_0x5555577aee20 .event anyedge, v0x555557786400_0;
E_0x5555577ac000 .event anyedge, v0x555557782b10_0, v0x555557794aa0_0, v0x5555577978c0_0;
S_0x5555577fc750 .scope generate, "genblk1" "genblk1" 4 2884, 4 2884 0, S_0x55555777b960;
 .timescale -12 -12;
E_0x5555577a63c0 .event posedge, v0x555557786400_0;
E_0x5555577a35a0 .event negedge, v0x555557786400_0;
E_0x5555577a0780 .event negedge, v0x55555776c950_0;
E_0x55555779d960 .event posedge, v0x55555776c950_0;
S_0x555557791520 .scope module, "SB_LEDDA_IP" "SB_LEDDA_IP" 4 2762;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "LEDDCS";
    .port_info 1 /INPUT 1 "LEDDCLK";
    .port_info 2 /INPUT 1 "LEDDDAT7";
    .port_info 3 /INPUT 1 "LEDDDAT6";
    .port_info 4 /INPUT 1 "LEDDDAT5";
    .port_info 5 /INPUT 1 "LEDDDAT4";
    .port_info 6 /INPUT 1 "LEDDDAT3";
    .port_info 7 /INPUT 1 "LEDDDAT2";
    .port_info 8 /INPUT 1 "LEDDDAT1";
    .port_info 9 /INPUT 1 "LEDDDAT0";
    .port_info 10 /INPUT 1 "LEDDADDR3";
    .port_info 11 /INPUT 1 "LEDDADDR2";
    .port_info 12 /INPUT 1 "LEDDADDR1";
    .port_info 13 /INPUT 1 "LEDDADDR0";
    .port_info 14 /INPUT 1 "LEDDDEN";
    .port_info 15 /INPUT 1 "LEDDEXE";
    .port_info 16 /INPUT 1 "LEDDRST";
    .port_info 17 /OUTPUT 1 "PWMOUT0";
    .port_info 18 /OUTPUT 1 "PWMOUT1";
    .port_info 19 /OUTPUT 1 "PWMOUT2";
    .port_info 20 /OUTPUT 1 "LEDDON";
o0x7f1d1de10fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557781d00_0 .net "LEDDADDR0", 0 0, o0x7f1d1de10fe8;  0 drivers
o0x7f1d1de11018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577824f0_0 .net "LEDDADDR1", 0 0, o0x7f1d1de11018;  0 drivers
o0x7f1d1de11048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555779e490_0 .net "LEDDADDR2", 0 0, o0x7f1d1de11048;  0 drivers
o0x7f1d1de11078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577a12b0_0 .net "LEDDADDR3", 0 0, o0x7f1d1de11078;  0 drivers
o0x7f1d1de110a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577a40d0_0 .net "LEDDCLK", 0 0, o0x7f1d1de110a8;  0 drivers
o0x7f1d1de110d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577a6ef0_0 .net "LEDDCS", 0 0, o0x7f1d1de110d8;  0 drivers
o0x7f1d1de11108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577a9d10_0 .net "LEDDDAT0", 0 0, o0x7f1d1de11108;  0 drivers
o0x7f1d1de11138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577acb30_0 .net "LEDDDAT1", 0 0, o0x7f1d1de11138;  0 drivers
o0x7f1d1de11168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577af950_0 .net "LEDDDAT2", 0 0, o0x7f1d1de11168;  0 drivers
o0x7f1d1de11198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577b2770_0 .net "LEDDDAT3", 0 0, o0x7f1d1de11198;  0 drivers
o0x7f1d1de111c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577b5590_0 .net "LEDDDAT4", 0 0, o0x7f1d1de111c8;  0 drivers
o0x7f1d1de111f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577b83b0_0 .net "LEDDDAT5", 0 0, o0x7f1d1de111f8;  0 drivers
o0x7f1d1de11228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577bb1d0_0 .net "LEDDDAT6", 0 0, o0x7f1d1de11228;  0 drivers
o0x7f1d1de11258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577bdff0_0 .net "LEDDDAT7", 0 0, o0x7f1d1de11258;  0 drivers
o0x7f1d1de11288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577c0e10_0 .net "LEDDDEN", 0 0, o0x7f1d1de11288;  0 drivers
o0x7f1d1de112b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577c3c30_0 .net "LEDDEXE", 0 0, o0x7f1d1de112b8;  0 drivers
o0x7f1d1de112e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577c6a50_0 .net "LEDDON", 0 0, o0x7f1d1de112e8;  0 drivers
o0x7f1d1de11318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557782730_0 .net "LEDDRST", 0 0, o0x7f1d1de11318;  0 drivers
o0x7f1d1de11348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577982f0_0 .net "PWMOUT0", 0 0, o0x7f1d1de11348;  0 drivers
o0x7f1d1de11378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578392e0_0 .net "PWMOUT1", 0 0, o0x7f1d1de11378;  0 drivers
o0x7f1d1de113a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578394a0_0 .net "PWMOUT2", 0 0, o0x7f1d1de113a8;  0 drivers
S_0x555557765e40 .scope module, "SB_LED_DRV_CUR" "SB_LED_DRV_CUR" 4 2641;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "EN";
    .port_info 1 /OUTPUT 1 "LEDPU";
o0x7f1d1de117c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557587ea0_0 .net "EN", 0 0, o0x7f1d1de117c8;  0 drivers
o0x7f1d1de117f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577538d0_0 .net "LEDPU", 0 0, o0x7f1d1de117f8;  0 drivers
S_0x555557768c60 .scope module, "SB_LFOSC" "SB_LFOSC" 4 2616;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKLFPU";
    .port_info 1 /INPUT 1 "CLKLFEN";
    .port_info 2 /OUTPUT 1 "CLKLF";
o0x7f1d1de11888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557753be0_0 .net "CLKLF", 0 0, o0x7f1d1de11888;  0 drivers
o0x7f1d1de118b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557754690_0 .net "CLKLFEN", 0 0, o0x7f1d1de118b8;  0 drivers
o0x7f1d1de118e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557839b30_0 .net "CLKLFPU", 0 0, o0x7f1d1de118e8;  0 drivers
S_0x55555776ba80 .scope module, "SB_LUT4" "SB_LUT4" 4 177;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
    .port_info 4 /INPUT 1 "I3";
P_0x55555761aa80 .param/l "LUT_INIT" 0 4 184, C4<0000000000000000>;
o0x7f1d1de119a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578408c0_0 .net "I0", 0 0, o0x7f1d1de119a8;  0 drivers
o0x7f1d1de119d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557851e80_0 .net "I1", 0 0, o0x7f1d1de119d8;  0 drivers
o0x7f1d1de11a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557853210_0 .net "I2", 0 0, o0x7f1d1de11a08;  0 drivers
o0x7f1d1de11a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557858f30_0 .net "I3", 0 0, o0x7f1d1de11a38;  0 drivers
v0x555557859650_0 .net "O", 0 0, L_0x55555794adf0;  1 drivers
L_0x7f1d1dd8e3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555557859b30_0 .net/2u *"_ivl_0", 7 0, L_0x7f1d1dd8e3c0;  1 drivers
v0x55555785a010_0 .net *"_ivl_13", 1 0, L_0x55555794a900;  1 drivers
v0x55555785a490_0 .net *"_ivl_15", 1 0, L_0x55555794a9f0;  1 drivers
v0x55555785a9f0_0 .net *"_ivl_19", 0 0, L_0x55555794ac10;  1 drivers
L_0x7f1d1dd8e408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555785aee0_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8e408;  1 drivers
v0x55555785b3d0_0 .net *"_ivl_21", 0 0, L_0x55555794ad50;  1 drivers
v0x55555785bc90_0 .net *"_ivl_7", 3 0, L_0x55555794a5d0;  1 drivers
v0x55555785c1e0_0 .net *"_ivl_9", 3 0, L_0x55555794a6c0;  1 drivers
v0x55555785c6d0_0 .net "s1", 1 0, L_0x55555794aad0;  1 drivers
v0x55555785bf50_0 .net "s2", 3 0, L_0x55555794a760;  1 drivers
v0x555557858230_0 .net "s3", 7 0, L_0x55555794a430;  1 drivers
L_0x55555794a430 .functor MUXZ 8, L_0x7f1d1dd8e408, L_0x7f1d1dd8e3c0, o0x7f1d1de11a38, C4<>;
L_0x55555794a5d0 .part L_0x55555794a430, 4, 4;
L_0x55555794a6c0 .part L_0x55555794a430, 0, 4;
L_0x55555794a760 .functor MUXZ 4, L_0x55555794a6c0, L_0x55555794a5d0, o0x7f1d1de11a08, C4<>;
L_0x55555794a900 .part L_0x55555794a760, 2, 2;
L_0x55555794a9f0 .part L_0x55555794a760, 0, 2;
L_0x55555794aad0 .functor MUXZ 2, L_0x55555794a9f0, L_0x55555794a900, o0x7f1d1de119d8, C4<>;
L_0x55555794ac10 .part L_0x55555794aad0, 1, 1;
L_0x55555794ad50 .part L_0x55555794aad0, 0, 1;
L_0x55555794adf0 .functor MUXZ 1, L_0x55555794ad50, L_0x55555794ac10, o0x7f1d1de119a8, C4<>;
S_0x555557785ca0 .scope module, "SB_MAC16" "SB_MAC16" 4 2928;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 16 "C";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /INPUT 1 "AHOLD";
    .port_info 7 /INPUT 1 "BHOLD";
    .port_info 8 /INPUT 1 "CHOLD";
    .port_info 9 /INPUT 1 "DHOLD";
    .port_info 10 /INPUT 1 "IRSTTOP";
    .port_info 11 /INPUT 1 "IRSTBOT";
    .port_info 12 /INPUT 1 "ORSTTOP";
    .port_info 13 /INPUT 1 "ORSTBOT";
    .port_info 14 /INPUT 1 "OLOADTOP";
    .port_info 15 /INPUT 1 "OLOADBOT";
    .port_info 16 /INPUT 1 "ADDSUBTOP";
    .port_info 17 /INPUT 1 "ADDSUBBOT";
    .port_info 18 /INPUT 1 "OHOLDTOP";
    .port_info 19 /INPUT 1 "OHOLDBOT";
    .port_info 20 /INPUT 1 "CI";
    .port_info 21 /INPUT 1 "ACCUMCI";
    .port_info 22 /INPUT 1 "SIGNEXTIN";
    .port_info 23 /OUTPUT 32 "O";
    .port_info 24 /OUTPUT 1 "CO";
    .port_info 25 /OUTPUT 1 "ACCUMCO";
    .port_info 26 /OUTPUT 1 "SIGNEXTOUT";
P_0x55555786dd00 .param/l "A_REG" 0 4 2943, C4<0>;
P_0x55555786dd40 .param/l "A_SIGNED" 0 4 2959, C4<0>;
P_0x55555786dd80 .param/l "BOTADDSUB_CARRYSELECT" 0 4 2957, C4<00>;
P_0x55555786ddc0 .param/l "BOTADDSUB_LOWERINPUT" 0 4 2955, C4<00>;
P_0x55555786de00 .param/l "BOTADDSUB_UPPERINPUT" 0 4 2956, C4<0>;
P_0x55555786de40 .param/l "BOTOUTPUT_SELECT" 0 4 2954, C4<00>;
P_0x55555786de80 .param/l "BOT_8x8_MULT_REG" 0 4 2947, C4<0>;
P_0x55555786dec0 .param/l "B_REG" 0 4 2944, C4<0>;
P_0x55555786df00 .param/l "B_SIGNED" 0 4 2960, C4<0>;
P_0x55555786df40 .param/l "C_REG" 0 4 2942, C4<0>;
P_0x55555786df80 .param/l "D_REG" 0 4 2945, C4<0>;
P_0x55555786dfc0 .param/l "MODE_8x8" 0 4 2958, C4<0>;
P_0x55555786e000 .param/l "NEG_TRIGGER" 0 4 2941, C4<0>;
P_0x55555786e040 .param/l "PIPELINE_16x16_MULT_REG1" 0 4 2948, C4<0>;
P_0x55555786e080 .param/l "PIPELINE_16x16_MULT_REG2" 0 4 2949, C4<0>;
P_0x55555786e0c0 .param/l "TOPADDSUB_CARRYSELECT" 0 4 2953, C4<00>;
P_0x55555786e100 .param/l "TOPADDSUB_LOWERINPUT" 0 4 2951, C4<00>;
P_0x55555786e140 .param/l "TOPADDSUB_UPPERINPUT" 0 4 2952, C4<0>;
P_0x55555786e180 .param/l "TOPOUTPUT_SELECT" 0 4 2950, C4<00>;
P_0x55555786e1c0 .param/l "TOP_8x8_MULT_REG" 0 4 2946, C4<0>;
o0x7f1d1de12098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f1d1dd8e450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555794af10 .functor XOR 1, o0x7f1d1de12098, L_0x7f1d1dd8e450, C4<0>, C4<0>;
o0x7f1d1de11fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55555794b000 .functor BUFZ 16, o0x7f1d1de11fd8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f1d1de11d98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55555794b070 .functor BUFZ 16, o0x7f1d1de11d98, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f1d1de11f18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55555794b140 .functor BUFZ 16, o0x7f1d1de11f18, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f1d1de120f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55555794b240 .functor BUFZ 16, o0x7f1d1de120f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794c0f0 .functor BUFZ 16, L_0x55555794bc80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794c680 .functor BUFZ 16, L_0x55555794c000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794c740 .functor BUFZ 16, L_0x55555794c410, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794c850 .functor BUFZ 16, L_0x55555794c500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794d250 .functor BUFZ 32, L_0x55555794df20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555794e0b0 .functor BUFZ 16, v0x5555575a4820_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794e120 .functor BUFZ 16, L_0x55555794b070, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794eea0 .functor XOR 17, L_0x55555794e660, L_0x55555794e4f0, C4<00000000000000000>, C4<00000000000000000>;
o0x7f1d1de11e58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555794f050 .functor XOR 1, L_0x55555794e200, o0x7f1d1de11e58, C4<0>, C4<0>;
L_0x55555794e190 .functor XOR 16, L_0x55555794e3b0, L_0x55555794f460, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794f840 .functor BUFZ 16, L_0x55555794f200, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794fb00 .functor BUFZ 16, v0x5555575a0b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555794fc10 .functor BUFZ 16, L_0x55555794b140, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555579508b0 .functor XOR 17, L_0x555557950130, L_0x555557950630, C4<00000000000000000>, C4<00000000000000000>;
L_0x555557950a70 .functor XOR 16, L_0x55555794fdb0, L_0x555557950e10, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555579509c0 .functor BUFZ 16, L_0x5555579512c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55555785e390_0 .net "A", 15 0, o0x7f1d1de11d98;  0 drivers
o0x7f1d1de11dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557866660_0 .net "ACCUMCI", 0 0, o0x7f1d1de11dc8;  0 drivers
v0x555557866da0_0 .net "ACCUMCO", 0 0, L_0x55555794e200;  1 drivers
o0x7f1d1de11e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555786b6c0_0 .net "ADDSUBBOT", 0 0, o0x7f1d1de11e28;  0 drivers
v0x555557849c50_0 .net "ADDSUBTOP", 0 0, o0x7f1d1de11e58;  0 drivers
o0x7f1d1de11e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574b5cc0_0 .net "AHOLD", 0 0, o0x7f1d1de11e88;  0 drivers
v0x5555574ea470_0 .net "Ah", 15 0, L_0x55555794b460;  1 drivers
v0x5555577fa090_0 .net "Al", 15 0, L_0x55555794b640;  1 drivers
v0x5555577be470_0 .net "B", 15 0, o0x7f1d1de11f18;  0 drivers
o0x7f1d1de11f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577bb650_0 .net "BHOLD", 0 0, o0x7f1d1de11f48;  0 drivers
v0x5555577b8830_0 .net "Bh", 15 0, L_0x55555794b8d0;  1 drivers
v0x5555577b5a10_0 .net "Bl", 15 0, L_0x55555794baf0;  1 drivers
v0x5555577b2bf0_0 .net "C", 15 0, o0x7f1d1de11fd8;  0 drivers
o0x7f1d1de12008 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577afdd0_0 .net "CE", 0 0, o0x7f1d1de12008;  0 drivers
o0x7f1d1de12038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577acfb0_0 .net "CHOLD", 0 0, o0x7f1d1de12038;  0 drivers
o0x7f1d1de12068 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577a7370_0 .net "CI", 0 0, o0x7f1d1de12068;  0 drivers
v0x5555577a4550_0 .net "CLK", 0 0, o0x7f1d1de12098;  0 drivers
v0x5555577a45f0_0 .net "CO", 0 0, L_0x55555794f050;  1 drivers
v0x5555577c6ed0_0 .net "D", 15 0, o0x7f1d1de120f8;  0 drivers
o0x7f1d1de12128 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577c40b0_0 .net "DHOLD", 0 0, o0x7f1d1de12128;  0 drivers
L_0x7f1d1dd8e9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555779a6b0_0 .net "HCI", 0 0, L_0x7f1d1dd8e9a8;  1 drivers
o0x7f1d1de12188 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555777f360_0 .net "IRSTBOT", 0 0, o0x7f1d1de12188;  0 drivers
o0x7f1d1de121b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557779720_0 .net "IRSTTOP", 0 0, o0x7f1d1de121b8;  0 drivers
L_0x7f1d1dd8eac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557773ae0_0 .net "LCI", 0 0, L_0x7f1d1dd8eac8;  1 drivers
v0x555557770cc0_0 .net "LCO", 0 0, L_0x55555794fcb0;  1 drivers
v0x55555776d030_0 .net "O", 31 0, L_0x555557951730;  1 drivers
o0x7f1d1de12278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557794f20_0 .net "OHOLDBOT", 0 0, o0x7f1d1de12278;  0 drivers
o0x7f1d1de122a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557792100_0 .net "OHOLDTOP", 0 0, o0x7f1d1de122a8;  0 drivers
o0x7f1d1de122d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555778f2e0_0 .net "OLOADBOT", 0 0, o0x7f1d1de122d8;  0 drivers
o0x7f1d1de12308 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577896a0_0 .net "OLOADTOP", 0 0, o0x7f1d1de12308;  0 drivers
o0x7f1d1de12338 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557786880_0 .net "ORSTBOT", 0 0, o0x7f1d1de12338;  0 drivers
o0x7f1d1de12368 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557769840_0 .net "ORSTTOP", 0 0, o0x7f1d1de12368;  0 drivers
v0x555557766a20_0 .net "Oh", 15 0, L_0x55555794f840;  1 drivers
v0x555557766ac0_0 .net "Ol", 15 0, L_0x5555579509c0;  1 drivers
o0x7f1d1de123f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557763c00_0 .net "SIGNEXTIN", 0 0, o0x7f1d1de123f8;  0 drivers
v0x555557760de0_0 .net "SIGNEXTOUT", 0 0, L_0x55555794f900;  1 drivers
v0x55555775b1a0_0 .net "XW", 15 0, L_0x55555794e3b0;  1 drivers
v0x555557758380_0 .net "YZ", 15 0, L_0x55555794fdb0;  1 drivers
v0x555557832230_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d1dd8e450;  1 drivers
v0x55555782f410_0 .net *"_ivl_100", 31 0, L_0x55555794d9c0;  1 drivers
L_0x7f1d1dd8e840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555782c5f0_0 .net *"_ivl_103", 15 0, L_0x7f1d1dd8e840;  1 drivers
v0x5555578297d0_0 .net *"_ivl_104", 31 0, L_0x55555794dce0;  1 drivers
v0x555557823b90_0 .net *"_ivl_106", 15 0, L_0x55555794dbf0;  1 drivers
L_0x7f1d1dd8e888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557820d70_0 .net *"_ivl_108", 15 0, L_0x7f1d1dd8e888;  1 drivers
L_0x7f1d1dd8e498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555578191f0_0 .net/2u *"_ivl_12", 7 0, L_0x7f1d1dd8e498;  1 drivers
v0x5555578163d0_0 .net *"_ivl_121", 16 0, L_0x55555794e450;  1 drivers
L_0x7f1d1dd8e8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555578135b0_0 .net *"_ivl_124", 0 0, L_0x7f1d1dd8e8d0;  1 drivers
v0x555557810790_0 .net *"_ivl_125", 16 0, L_0x55555794e660;  1 drivers
L_0x7f1d1dd8e918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555780ab50_0 .net *"_ivl_128", 0 0, L_0x7f1d1dd8e918;  1 drivers
v0x555557807d30_0 .net *"_ivl_129", 15 0, L_0x55555794e9b0;  1 drivers
v0x5555577e70b0_0 .net *"_ivl_131", 16 0, L_0x55555794e4f0;  1 drivers
L_0x7f1d1dd8e960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555577e4290_0 .net *"_ivl_134", 0 0, L_0x7f1d1dd8e960;  1 drivers
v0x5555577e1470_0 .net *"_ivl_135", 16 0, L_0x55555794eea0;  1 drivers
v0x5555577de650_0 .net *"_ivl_137", 16 0, L_0x55555794efb0;  1 drivers
L_0x7f1d1dd8f410 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555577d8a10_0 .net *"_ivl_139", 16 0, L_0x7f1d1dd8f410;  1 drivers
v0x5555577d5bf0_0 .net *"_ivl_143", 16 0, L_0x55555794f2a0;  1 drivers
v0x5555577d1830_0 .net *"_ivl_147", 15 0, L_0x55555794f460;  1 drivers
v0x555557800150_0 .net *"_ivl_149", 15 0, L_0x55555794e190;  1 drivers
v0x5555577fd330_0 .net *"_ivl_15", 7 0, L_0x55555794b340;  1 drivers
v0x5555577fa510_0 .net *"_ivl_168", 16 0, L_0x55555794fff0;  1 drivers
L_0x7f1d1dd8e9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555577f76f0_0 .net *"_ivl_171", 0 0, L_0x7f1d1dd8e9f0;  1 drivers
v0x5555577f1ab0_0 .net *"_ivl_172", 16 0, L_0x555557950130;  1 drivers
L_0x7f1d1dd8ea38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555577eec90_0 .net *"_ivl_175", 0 0, L_0x7f1d1dd8ea38;  1 drivers
v0x55555766e5e0_0 .net *"_ivl_176", 15 0, L_0x5555579503f0;  1 drivers
v0x5555577528a0_0 .net *"_ivl_178", 16 0, L_0x555557950630;  1 drivers
L_0x7f1d1dd8e4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555576dafc0_0 .net/2u *"_ivl_18", 7 0, L_0x7f1d1dd8e4e0;  1 drivers
L_0x7f1d1dd8ea80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555576d81a0_0 .net *"_ivl_181", 0 0, L_0x7f1d1dd8ea80;  1 drivers
v0x5555576d5380_0 .net *"_ivl_182", 16 0, L_0x5555579508b0;  1 drivers
v0x5555576cf740_0 .net *"_ivl_184", 16 0, L_0x55555794fb70;  1 drivers
L_0x7f1d1dd8f458 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555576cc920_0 .net *"_ivl_186", 16 0, L_0x7f1d1dd8f458;  1 drivers
v0x5555576c3ec0_0 .net *"_ivl_190", 16 0, L_0x555557950b80;  1 drivers
v0x5555576c10a0_0 .net *"_ivl_192", 15 0, L_0x555557950e10;  1 drivers
v0x5555576be280_0 .net *"_ivl_194", 15 0, L_0x555557950a70;  1 drivers
v0x5555576bb460_0 .net *"_ivl_21", 7 0, L_0x55555794b5a0;  1 drivers
L_0x7f1d1dd8e528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555576b8640_0 .net/2u *"_ivl_24", 7 0, L_0x7f1d1dd8e528;  1 drivers
v0x5555576e0c00_0 .net *"_ivl_27", 7 0, L_0x55555794b7e0;  1 drivers
L_0x7f1d1dd8e570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555576ddde0_0 .net/2u *"_ivl_30", 7 0, L_0x7f1d1dd8e570;  1 drivers
v0x5555576b43e0_0 .net *"_ivl_33", 7 0, L_0x55555794ba50;  1 drivers
L_0x7f1d1dd8e5b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555557699090_0 .net/2u *"_ivl_38", 7 0, L_0x7f1d1dd8e5b8;  1 drivers
v0x555557693450_0 .net *"_ivl_41", 7 0, L_0x55555794bdc0;  1 drivers
v0x55555768d810_0 .net *"_ivl_42", 15 0, L_0x55555794bf10;  1 drivers
L_0x7f1d1dd8e600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555768a9f0_0 .net/2u *"_ivl_46", 7 0, L_0x7f1d1dd8e600;  1 drivers
v0x555557686cd0_0 .net *"_ivl_49", 7 0, L_0x55555794c160;  1 drivers
v0x5555576aec50_0 .net *"_ivl_50", 15 0, L_0x55555794c250;  1 drivers
L_0x7f1d1dd8e648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555576abe30_0 .net/2u *"_ivl_64", 7 0, L_0x7f1d1dd8e648;  1 drivers
L_0x7f1d1dd8e690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555576a9010_0 .net/2u *"_ivl_68", 7 0, L_0x7f1d1dd8e690;  1 drivers
v0x5555576a33d0_0 .net *"_ivl_72", 31 0, L_0x55555794cc30;  1 drivers
L_0x7f1d1dd8e6d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555576a05b0_0 .net *"_ivl_75", 15 0, L_0x7f1d1dd8e6d8;  1 drivers
v0x555557683690_0 .net *"_ivl_76", 31 0, L_0x55555794cd70;  1 drivers
L_0x7f1d1dd8e720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555557680870_0 .net *"_ivl_79", 7 0, L_0x7f1d1dd8e720;  1 drivers
v0x55555767da50_0 .net *"_ivl_80", 31 0, L_0x55555794cfb0;  1 drivers
v0x55555767ac30_0 .net *"_ivl_82", 23 0, L_0x55555794cb90;  1 drivers
L_0x7f1d1dd8e768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555557677e10_0 .net *"_ivl_84", 7 0, L_0x7f1d1dd8e768;  1 drivers
v0x5555576721d0_0 .net *"_ivl_86", 31 0, L_0x55555794d1b0;  1 drivers
v0x55555774bf50_0 .net *"_ivl_88", 31 0, L_0x55555794d360;  1 drivers
L_0x7f1d1dd8e7b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555557749130_0 .net *"_ivl_91", 7 0, L_0x7f1d1dd8e7b0;  1 drivers
v0x555557746310_0 .net *"_ivl_92", 31 0, L_0x55555794d660;  1 drivers
v0x5555577434f0_0 .net *"_ivl_94", 23 0, L_0x55555794d570;  1 drivers
L_0x7f1d1dd8e7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555773d8b0_0 .net *"_ivl_96", 7 0, L_0x7f1d1dd8e7f8;  1 drivers
v0x55555773aa90_0 .net *"_ivl_98", 31 0, L_0x55555794d880;  1 drivers
v0x555557732f10_0 .net "clock", 0 0, L_0x55555794af10;  1 drivers
v0x5555577300f0_0 .net "iA", 15 0, L_0x55555794b070;  1 drivers
v0x55555772d2d0_0 .net "iB", 15 0, L_0x55555794b140;  1 drivers
v0x55555772a4b0_0 .net "iC", 15 0, L_0x55555794b000;  1 drivers
v0x555557724870_0 .net "iD", 15 0, L_0x55555794b240;  1 drivers
v0x555557721a50_0 .net "iF", 15 0, L_0x55555794c0f0;  1 drivers
v0x555557700da0_0 .net "iG", 15 0, L_0x55555794c850;  1 drivers
v0x5555576f8340_0 .net "iH", 31 0, L_0x55555794d250;  1 drivers
v0x5555576f2700_0 .net "iJ", 15 0, L_0x55555794c680;  1 drivers
v0x5555576ef8e0_0 .net "iJ_e", 23 0, L_0x55555794ca50;  1 drivers
v0x5555576eb520_0 .net "iK", 15 0, L_0x55555794c740;  1 drivers
v0x555557719e70_0 .net "iK_e", 23 0, L_0x55555794c910;  1 drivers
v0x555557717050_0 .net "iL", 31 0, L_0x55555794df20;  1 drivers
v0x555557714230_0 .net "iP", 15 0, L_0x55555794f200;  1 drivers
v0x555557711410_0 .net "iQ", 15 0, v0x5555575a4820_0;  1 drivers
v0x55555770b7d0_0 .net "iR", 15 0, L_0x5555579512c0;  1 drivers
v0x5555577089b0_0 .net "iS", 15 0, v0x5555575a0b90_0;  1 drivers
v0x5555575f4df0_0 .net "iW", 15 0, L_0x55555794e0b0;  1 drivers
v0x5555575f1fd0_0 .net "iX", 15 0, L_0x55555794e120;  1 drivers
v0x5555575ef1b0_0 .net "iY", 15 0, L_0x55555794fb00;  1 drivers
v0x5555575e9570_0 .net "iZ", 15 0, L_0x55555794fc10;  1 drivers
v0x5555575e6750_0 .net "p_Ah_Bh", 15 0, L_0x55555794bc80;  1 drivers
v0x5555575ddcf0_0 .net "p_Ah_Bl", 15 0, L_0x55555794c410;  1 drivers
v0x5555575daed0_0 .net "p_Al_Bh", 15 0, L_0x55555794c000;  1 drivers
v0x5555575d80b0_0 .net "p_Al_Bl", 15 0, L_0x55555794c500;  1 drivers
v0x5555575d5290_0 .var "rA", 15 0;
v0x5555575d2470_0 .var "rB", 15 0;
v0x5555575faa30_0 .var "rC", 15 0;
v0x5555575f7c10_0 .var "rD", 15 0;
v0x5555575f7cb0_0 .var "rF", 15 0;
v0x5555575ce210_0 .var "rG", 15 0;
v0x5555575b2ec0_0 .var "rH", 31 0;
v0x5555575ad280_0 .var "rJ", 15 0;
v0x5555575a7640_0 .var "rK", 15 0;
v0x5555575a4820_0 .var "rQ", 15 0;
v0x5555575a0b90_0 .var "rS", 15 0;
E_0x55555785a0f0 .event posedge, v0x555557786880_0, v0x555557732f10_0;
E_0x55555785c7b0 .event posedge, v0x555557769840_0, v0x555557732f10_0;
E_0x55555785c2c0 .event posedge, v0x55555777f360_0, v0x555557732f10_0;
E_0x55555785bd70 .event posedge, v0x555557779720_0, v0x555557732f10_0;
L_0x55555794b340 .part L_0x55555794b070, 8, 8;
L_0x55555794b460 .concat [ 8 8 0 0], L_0x55555794b340, L_0x7f1d1dd8e498;
L_0x55555794b5a0 .part L_0x55555794b070, 0, 8;
L_0x55555794b640 .concat [ 8 8 0 0], L_0x55555794b5a0, L_0x7f1d1dd8e4e0;
L_0x55555794b7e0 .part L_0x55555794b140, 8, 8;
L_0x55555794b8d0 .concat [ 8 8 0 0], L_0x55555794b7e0, L_0x7f1d1dd8e528;
L_0x55555794ba50 .part L_0x55555794b140, 0, 8;
L_0x55555794baf0 .concat [ 8 8 0 0], L_0x55555794ba50, L_0x7f1d1dd8e570;
L_0x55555794bc80 .arith/mult 16, L_0x55555794b460, L_0x55555794b8d0;
L_0x55555794bdc0 .part L_0x55555794b640, 0, 8;
L_0x55555794bf10 .concat [ 8 8 0 0], L_0x55555794bdc0, L_0x7f1d1dd8e5b8;
L_0x55555794c000 .arith/mult 16, L_0x55555794bf10, L_0x55555794b8d0;
L_0x55555794c160 .part L_0x55555794baf0, 0, 8;
L_0x55555794c250 .concat [ 8 8 0 0], L_0x55555794c160, L_0x7f1d1dd8e600;
L_0x55555794c410 .arith/mult 16, L_0x55555794b460, L_0x55555794c250;
L_0x55555794c500 .arith/mult 16, L_0x55555794b640, L_0x55555794baf0;
L_0x55555794c910 .concat [ 16 8 0 0], L_0x55555794c740, L_0x7f1d1dd8e648;
L_0x55555794ca50 .concat [ 16 8 0 0], L_0x55555794c680, L_0x7f1d1dd8e690;
L_0x55555794cc30 .concat [ 16 16 0 0], L_0x55555794c850, L_0x7f1d1dd8e6d8;
L_0x55555794cd70 .concat [ 24 8 0 0], L_0x55555794c910, L_0x7f1d1dd8e720;
L_0x55555794cb90 .part L_0x55555794cd70, 0, 24;
L_0x55555794cfb0 .concat [ 8 24 0 0], L_0x7f1d1dd8e768, L_0x55555794cb90;
L_0x55555794d1b0 .arith/sum 32, L_0x55555794cc30, L_0x55555794cfb0;
L_0x55555794d360 .concat [ 24 8 0 0], L_0x55555794ca50, L_0x7f1d1dd8e7b0;
L_0x55555794d570 .part L_0x55555794d360, 0, 24;
L_0x55555794d660 .concat [ 8 24 0 0], L_0x7f1d1dd8e7f8, L_0x55555794d570;
L_0x55555794d880 .arith/sum 32, L_0x55555794d1b0, L_0x55555794d660;
L_0x55555794d9c0 .concat [ 16 16 0 0], L_0x55555794c0f0, L_0x7f1d1dd8e840;
L_0x55555794dbf0 .part L_0x55555794d9c0, 0, 16;
L_0x55555794dce0 .concat [ 16 16 0 0], L_0x7f1d1dd8e888, L_0x55555794dbf0;
L_0x55555794df20 .arith/sum 32, L_0x55555794d880, L_0x55555794dce0;
L_0x55555794e200 .part L_0x55555794f2a0, 16, 1;
L_0x55555794e3b0 .part L_0x55555794f2a0, 0, 16;
L_0x55555794e450 .concat [ 16 1 0 0], L_0x55555794e120, L_0x7f1d1dd8e8d0;
L_0x55555794e660 .concat [ 16 1 0 0], L_0x55555794e0b0, L_0x7f1d1dd8e918;
LS_0x55555794e9b0_0_0 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
LS_0x55555794e9b0_0_4 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
LS_0x55555794e9b0_0_8 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
LS_0x55555794e9b0_0_12 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
L_0x55555794e9b0 .concat [ 4 4 4 4], LS_0x55555794e9b0_0_0, LS_0x55555794e9b0_0_4, LS_0x55555794e9b0_0_8, LS_0x55555794e9b0_0_12;
L_0x55555794e4f0 .concat [ 16 1 0 0], L_0x55555794e9b0, L_0x7f1d1dd8e960;
L_0x55555794efb0 .arith/sum 17, L_0x55555794e450, L_0x55555794eea0;
L_0x55555794f2a0 .arith/sum 17, L_0x55555794efb0, L_0x7f1d1dd8f410;
LS_0x55555794f460_0_0 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
LS_0x55555794f460_0_4 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
LS_0x55555794f460_0_8 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
LS_0x55555794f460_0_12 .concat [ 1 1 1 1], o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58, o0x7f1d1de11e58;
L_0x55555794f460 .concat [ 4 4 4 4], LS_0x55555794f460_0_0, LS_0x55555794f460_0_4, LS_0x55555794f460_0_8, LS_0x55555794f460_0_12;
L_0x55555794f200 .functor MUXZ 16, L_0x55555794e190, L_0x55555794b000, o0x7f1d1de12308, C4<>;
L_0x55555794f900 .part L_0x55555794e120, 15, 1;
L_0x55555794fcb0 .part L_0x555557950b80, 16, 1;
L_0x55555794fdb0 .part L_0x555557950b80, 0, 16;
L_0x55555794fff0 .concat [ 16 1 0 0], L_0x55555794fc10, L_0x7f1d1dd8e9f0;
L_0x555557950130 .concat [ 16 1 0 0], L_0x55555794fb00, L_0x7f1d1dd8ea38;
LS_0x5555579503f0_0_0 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
LS_0x5555579503f0_0_4 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
LS_0x5555579503f0_0_8 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
LS_0x5555579503f0_0_12 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
L_0x5555579503f0 .concat [ 4 4 4 4], LS_0x5555579503f0_0_0, LS_0x5555579503f0_0_4, LS_0x5555579503f0_0_8, LS_0x5555579503f0_0_12;
L_0x555557950630 .concat [ 16 1 0 0], L_0x5555579503f0, L_0x7f1d1dd8ea80;
L_0x55555794fb70 .arith/sum 17, L_0x55555794fff0, L_0x5555579508b0;
L_0x555557950b80 .arith/sum 17, L_0x55555794fb70, L_0x7f1d1dd8f458;
LS_0x555557950e10_0_0 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
LS_0x555557950e10_0_4 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
LS_0x555557950e10_0_8 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
LS_0x555557950e10_0_12 .concat [ 1 1 1 1], o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28, o0x7f1d1de11e28;
L_0x555557950e10 .concat [ 4 4 4 4], LS_0x555557950e10_0_0, LS_0x555557950e10_0_4, LS_0x555557950e10_0_8, LS_0x555557950e10_0_12;
L_0x5555579512c0 .functor MUXZ 16, L_0x555557950a70, L_0x55555794b240, o0x7f1d1de122d8, C4<>;
L_0x555557951730 .concat [ 16 16 0 0], L_0x5555579509c0, L_0x55555794f840;
S_0x555557788ac0 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 4 2453;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x555557586220 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2470, "FIXED";
P_0x555557586260 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2471, "FIXED";
P_0x5555575862a0 .param/l "DIVF" 0 4 2478, C4<0000000>;
P_0x5555575862e0 .param/l "DIVQ" 0 4 2479, C4<000>;
P_0x555557586320 .param/l "DIVR" 0 4 2477, C4<0000>;
P_0x555557586360 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2481, C4<0>;
P_0x5555575863a0 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2482, C4<0>;
P_0x5555575863e0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2484, +C4<00000000000000000000000000000001>;
P_0x555557586420 .param/l "FDA_FEEDBACK" 0 4 2473, C4<0000>;
P_0x555557586460 .param/l "FDA_RELATIVE" 0 4 2474, C4<0000>;
P_0x5555575864a0 .param/str "FEEDBACK_PATH" 0 4 2469, "SIMPLE";
P_0x5555575864e0 .param/l "FILTER_RANGE" 0 4 2480, C4<000>;
P_0x555557586520 .param/str "PLLOUT_SELECT_PORTA" 0 4 2475, "GENCLK";
P_0x555557586560 .param/str "PLLOUT_SELECT_PORTB" 0 4 2476, "GENCLK";
P_0x5555575865a0 .param/l "SHIFTREG_DIV_MODE" 0 4 2472, C4<0>;
P_0x5555575865e0 .param/l "TEST_MODE" 0 4 2483, C4<0>;
o0x7f1d1de13c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575c8a80_0 .net "BYPASS", 0 0, o0x7f1d1de13c28;  0 drivers
o0x7f1d1de13c58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555575c5c60_0 .net "DYNAMICDELAY", 7 0, o0x7f1d1de13c58;  0 drivers
o0x7f1d1de13c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575c2e40_0 .net "EXTFEEDBACK", 0 0, o0x7f1d1de13c88;  0 drivers
o0x7f1d1de13cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575c2ee0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1d1de13cb8;  0 drivers
o0x7f1d1de13ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575bd200_0 .net "LOCK", 0 0, o0x7f1d1de13ce8;  0 drivers
o0x7f1d1de13d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575ba3e0_0 .net "PLLOUTCOREA", 0 0, o0x7f1d1de13d18;  0 drivers
o0x7f1d1de13d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555759d3a0_0 .net "PLLOUTCOREB", 0 0, o0x7f1d1de13d48;  0 drivers
o0x7f1d1de13d78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555759a580_0 .net "PLLOUTGLOBALA", 0 0, o0x7f1d1de13d78;  0 drivers
o0x7f1d1de13da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557597760_0 .net "PLLOUTGLOBALB", 0 0, o0x7f1d1de13da8;  0 drivers
o0x7f1d1de13dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557594940_0 .net "REFERENCECLK", 0 0, o0x7f1d1de13dd8;  0 drivers
o0x7f1d1de13e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555758ed00_0 .net "RESETB", 0 0, o0x7f1d1de13e08;  0 drivers
o0x7f1d1de13e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555758bee0_0 .net "SCLK", 0 0, o0x7f1d1de13e38;  0 drivers
o0x7f1d1de13e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557665d50_0 .net "SDI", 0 0, o0x7f1d1de13e68;  0 drivers
o0x7f1d1de13e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557662f30_0 .net "SDO", 0 0, o0x7f1d1de13e98;  0 drivers
S_0x55555778b8e0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 4 2488;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x555557047460 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2505, "FIXED";
P_0x5555570474a0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2506, "FIXED";
P_0x5555570474e0 .param/l "DIVF" 0 4 2513, C4<0000000>;
P_0x555557047520 .param/l "DIVQ" 0 4 2514, C4<000>;
P_0x555557047560 .param/l "DIVR" 0 4 2512, C4<0000>;
P_0x5555570475a0 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2516, C4<0>;
P_0x5555570475e0 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2517, C4<0>;
P_0x555557047620 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2519, +C4<00000000000000000000000000000001>;
P_0x555557047660 .param/l "FDA_FEEDBACK" 0 4 2508, C4<0000>;
P_0x5555570476a0 .param/l "FDA_RELATIVE" 0 4 2509, C4<0000>;
P_0x5555570476e0 .param/str "FEEDBACK_PATH" 0 4 2504, "SIMPLE";
P_0x555557047720 .param/l "FILTER_RANGE" 0 4 2515, C4<000>;
P_0x555557047760 .param/str "PLLOUT_SELECT_PORTA" 0 4 2510, "GENCLK";
P_0x5555570477a0 .param/str "PLLOUT_SELECT_PORTB" 0 4 2511, "GENCLK";
P_0x5555570477e0 .param/l "SHIFTREG_DIV_MODE" 0 4 2507, C4<00>;
P_0x555557047820 .param/l "TEST_MODE" 0 4 2518, C4<0>;
o0x7f1d1de14168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557660110_0 .net "BYPASS", 0 0, o0x7f1d1de14168;  0 drivers
o0x7f1d1de14198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55555765d2f0_0 .net "DYNAMICDELAY", 7 0, o0x7f1d1de14198;  0 drivers
o0x7f1d1de141c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576576b0_0 .net "EXTFEEDBACK", 0 0, o0x7f1d1de141c8;  0 drivers
o0x7f1d1de141f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557657750_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1d1de141f8;  0 drivers
o0x7f1d1de14228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557654890_0 .net "LOCK", 0 0, o0x7f1d1de14228;  0 drivers
o0x7f1d1de14258 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555764cd10_0 .net "PACKAGEPIN", 0 0, o0x7f1d1de14258;  0 drivers
o0x7f1d1de14288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557649ef0_0 .net "PLLOUTCOREA", 0 0, o0x7f1d1de14288;  0 drivers
o0x7f1d1de142b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576470d0_0 .net "PLLOUTCOREB", 0 0, o0x7f1d1de142b8;  0 drivers
o0x7f1d1de142e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576442b0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f1d1de142e8;  0 drivers
o0x7f1d1de14318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555763e670_0 .net "PLLOUTGLOBALB", 0 0, o0x7f1d1de14318;  0 drivers
o0x7f1d1de14348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555763b850_0 .net "RESETB", 0 0, o0x7f1d1de14348;  0 drivers
o0x7f1d1de14378 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555761abd0_0 .net "SCLK", 0 0, o0x7f1d1de14378;  0 drivers
o0x7f1d1de143a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557617db0_0 .net "SDI", 0 0, o0x7f1d1de143a8;  0 drivers
o0x7f1d1de143d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557614f90_0 .net "SDO", 0 0, o0x7f1d1de143d8;  0 drivers
S_0x55555778e700 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 4 2419;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x5555570875d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2436, "FIXED";
P_0x555557087610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2437, "FIXED";
P_0x555557087650 .param/l "DIVF" 0 4 2443, C4<0000000>;
P_0x555557087690 .param/l "DIVQ" 0 4 2444, C4<000>;
P_0x5555570876d0 .param/l "DIVR" 0 4 2442, C4<0000>;
P_0x555557087710 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2446, C4<0>;
P_0x555557087750 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2447, C4<0>;
P_0x555557087790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2449, +C4<00000000000000000000000000000001>;
P_0x5555570877d0 .param/l "FDA_FEEDBACK" 0 4 2439, C4<0000>;
P_0x555557087810 .param/l "FDA_RELATIVE" 0 4 2440, C4<0000>;
P_0x555557087850 .param/str "FEEDBACK_PATH" 0 4 2435, "SIMPLE";
P_0x555557087890 .param/l "FILTER_RANGE" 0 4 2445, C4<000>;
P_0x5555570878d0 .param/str "PLLOUT_SELECT_PORTB" 0 4 2441, "GENCLK";
P_0x555557087910 .param/l "SHIFTREG_DIV_MODE" 0 4 2438, C4<0>;
P_0x555557087950 .param/l "TEST_MODE" 0 4 2448, C4<0>;
o0x7f1d1de146a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557612170_0 .net "BYPASS", 0 0, o0x7f1d1de146a8;  0 drivers
o0x7f1d1de146d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55555760c530_0 .net "DYNAMICDELAY", 7 0, o0x7f1d1de146d8;  0 drivers
o0x7f1d1de14708 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557609710_0 .net "EXTFEEDBACK", 0 0, o0x7f1d1de14708;  0 drivers
o0x7f1d1de14738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576097b0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1d1de14738;  0 drivers
o0x7f1d1de14768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557605350_0 .net "LOCK", 0 0, o0x7f1d1de14768;  0 drivers
o0x7f1d1de14798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557633c70_0 .net "PACKAGEPIN", 0 0, o0x7f1d1de14798;  0 drivers
o0x7f1d1de147c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557630e50_0 .net "PLLOUTCOREA", 0 0, o0x7f1d1de147c8;  0 drivers
o0x7f1d1de147f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555762e030_0 .net "PLLOUTCOREB", 0 0, o0x7f1d1de147f8;  0 drivers
o0x7f1d1de14828 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555762b210_0 .net "PLLOUTGLOBALA", 0 0, o0x7f1d1de14828;  0 drivers
o0x7f1d1de14858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576255d0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f1d1de14858;  0 drivers
o0x7f1d1de14888 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576227b0_0 .net "RESETB", 0 0, o0x7f1d1de14888;  0 drivers
o0x7f1d1de148b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555750a450_0 .net "SCLK", 0 0, o0x7f1d1de148b8;  0 drivers
o0x7f1d1de148e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557507630_0 .net "SDI", 0 0, o0x7f1d1de148e8;  0 drivers
o0x7f1d1de14918 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557504810_0 .net "SDO", 0 0, o0x7f1d1de14918;  0 drivers
S_0x555557763020 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 4 2357;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x555556fcab20 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2372, "FIXED";
P_0x555556fcab60 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2373, "FIXED";
P_0x555556fcaba0 .param/l "DIVF" 0 4 2379, C4<0000000>;
P_0x555556fcabe0 .param/l "DIVQ" 0 4 2380, C4<000>;
P_0x555556fcac20 .param/l "DIVR" 0 4 2378, C4<0000>;
P_0x555556fcac60 .param/l "ENABLE_ICEGATE" 0 4 2382, C4<0>;
P_0x555556fcaca0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2384, +C4<00000000000000000000000000000001>;
P_0x555556fcace0 .param/l "FDA_FEEDBACK" 0 4 2375, C4<0000>;
P_0x555556fcad20 .param/l "FDA_RELATIVE" 0 4 2376, C4<0000>;
P_0x555556fcad60 .param/str "FEEDBACK_PATH" 0 4 2371, "SIMPLE";
P_0x555556fcada0 .param/l "FILTER_RANGE" 0 4 2381, C4<000>;
P_0x555556fcade0 .param/str "PLLOUT_SELECT" 0 4 2377, "GENCLK";
P_0x555556fcae20 .param/l "SHIFTREG_DIV_MODE" 0 4 2374, C4<0>;
P_0x555556fcae60 .param/l "TEST_MODE" 0 4 2383, C4<0>;
o0x7f1d1de14be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574febd0_0 .net "BYPASS", 0 0, o0x7f1d1de14be8;  0 drivers
o0x7f1d1de14c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555574fbdb0_0 .net "DYNAMICDELAY", 7 0, o0x7f1d1de14c18;  0 drivers
o0x7f1d1de14c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574f3350_0 .net "EXTFEEDBACK", 0 0, o0x7f1d1de14c48;  0 drivers
o0x7f1d1de14c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574f33f0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1d1de14c78;  0 drivers
o0x7f1d1de14ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574f0530_0 .net "LOCK", 0 0, o0x7f1d1de14ca8;  0 drivers
o0x7f1d1de14cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574ed710_0 .net "PLLOUTCORE", 0 0, o0x7f1d1de14cd8;  0 drivers
o0x7f1d1de14d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574ea8f0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f1d1de14d08;  0 drivers
o0x7f1d1de14d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574e7ad0_0 .net "REFERENCECLK", 0 0, o0x7f1d1de14d38;  0 drivers
o0x7f1d1de14d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557510090_0 .net "RESETB", 0 0, o0x7f1d1de14d68;  0 drivers
o0x7f1d1de14d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555750d270_0 .net "SCLK", 0 0, o0x7f1d1de14d98;  0 drivers
o0x7f1d1de14dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574e3870_0 .net "SDI", 0 0, o0x7f1d1de14dc8;  0 drivers
o0x7f1d1de14df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574c8520_0 .net "SDO", 0 0, o0x7f1d1de14df8;  0 drivers
S_0x55555782e830 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 4 2388;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x555557107f70 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2403, "FIXED";
P_0x555557107fb0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2404, "FIXED";
P_0x555557107ff0 .param/l "DIVF" 0 4 2410, C4<0000000>;
P_0x555557108030 .param/l "DIVQ" 0 4 2411, C4<000>;
P_0x555557108070 .param/l "DIVR" 0 4 2409, C4<0000>;
P_0x5555571080b0 .param/l "ENABLE_ICEGATE" 0 4 2413, C4<0>;
P_0x5555571080f0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2415, +C4<00000000000000000000000000000001>;
P_0x555557108130 .param/l "FDA_FEEDBACK" 0 4 2406, C4<0000>;
P_0x555557108170 .param/l "FDA_RELATIVE" 0 4 2407, C4<0000>;
P_0x5555571081b0 .param/str "FEEDBACK_PATH" 0 4 2402, "SIMPLE";
P_0x5555571081f0 .param/l "FILTER_RANGE" 0 4 2412, C4<000>;
P_0x555557108230 .param/str "PLLOUT_SELECT" 0 4 2408, "GENCLK";
P_0x555557108270 .param/l "SHIFTREG_DIV_MODE" 0 4 2405, C4<0>;
P_0x5555571082b0 .param/l "TEST_MODE" 0 4 2414, C4<0>;
o0x7f1d1de15068 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574c28e0_0 .net "BYPASS", 0 0, o0x7f1d1de15068;  0 drivers
o0x7f1d1de15098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555574bcca0_0 .net "DYNAMICDELAY", 7 0, o0x7f1d1de15098;  0 drivers
o0x7f1d1de150c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574b9e80_0 .net "EXTFEEDBACK", 0 0, o0x7f1d1de150c8;  0 drivers
o0x7f1d1de150f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574b9f20_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1d1de150f8;  0 drivers
o0x7f1d1de15128 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574b6160_0 .net "LOCK", 0 0, o0x7f1d1de15128;  0 drivers
o0x7f1d1de15158 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574de0e0_0 .net "PACKAGEPIN", 0 0, o0x7f1d1de15158;  0 drivers
o0x7f1d1de15188 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574db2c0_0 .net "PLLOUTCORE", 0 0, o0x7f1d1de15188;  0 drivers
o0x7f1d1de151b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574d84a0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f1d1de151b8;  0 drivers
o0x7f1d1de151e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574d2860_0 .net "RESETB", 0 0, o0x7f1d1de151e8;  0 drivers
o0x7f1d1de15218 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574cfa40_0 .net "SCLK", 0 0, o0x7f1d1de15218;  0 drivers
o0x7f1d1de15248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574b2bb0_0 .net "SDI", 0 0, o0x7f1d1de15248;  0 drivers
o0x7f1d1de15278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574afd90_0 .net "SDO", 0 0, o0x7f1d1de15278;  0 drivers
S_0x555557831650 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 4 1658;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555557123fd0 .param/l "INIT_0" 0 4 1674, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124010 .param/l "INIT_1" 0 4 1675, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124050 .param/l "INIT_2" 0 4 1676, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124090 .param/l "INIT_3" 0 4 1677, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555571240d0 .param/l "INIT_4" 0 4 1678, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124110 .param/l "INIT_5" 0 4 1679, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124150 .param/l "INIT_6" 0 4 1680, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124190 .param/l "INIT_7" 0 4 1681, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555571241d0 .param/l "INIT_8" 0 4 1682, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124210 .param/l "INIT_9" 0 4 1683, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124250 .param/l "INIT_A" 0 4 1684, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124290 .param/l "INIT_B" 0 4 1685, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555571242d0 .param/l "INIT_C" 0 4 1686, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124310 .param/l "INIT_D" 0 4 1687, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124350 .param/l "INIT_E" 0 4 1688, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557124390 .param/l "INIT_F" 0 4 1689, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555571243d0 .param/str "INIT_FILE" 0 4 1691, "\000";
P_0x555557124410 .param/l "READ_MODE" 0 4 1672, +C4<00000000000000000000000000000000>;
P_0x555557124450 .param/l "WRITE_MODE" 0 4 1671, +C4<00000000000000000000000000000000>;
o0x7f1d1de159f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557951ab0 .functor NOT 1, o0x7f1d1de159f8, C4<0>, C4<0>, C4<0>;
o0x7f1d1de154e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555576b1b70_0 .net "MASK", 15 0, o0x7f1d1de154e8;  0 drivers
o0x7f1d1de15518 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x5555575cb900_0 .net "RADDR", 10 0, o0x7f1d1de15518;  0 drivers
o0x7f1d1de15578 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555575cb9a0_0 .net "RCLKE", 0 0, o0x7f1d1de15578;  0 drivers
v0x5555575845a0_0 .net "RCLKN", 0 0, o0x7f1d1de159f8;  0 drivers
v0x555557584640_0 .net "RDATA", 15 0, L_0x5555579519f0;  1 drivers
o0x7f1d1de15608 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574cb3a0_0 .net "RE", 0 0, o0x7f1d1de15608;  0 drivers
o0x7f1d1de15668 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x5555574cb440_0 .net "WADDR", 10 0, o0x7f1d1de15668;  0 drivers
o0x7f1d1de15698 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574e0f60_0 .net "WCLK", 0 0, o0x7f1d1de15698;  0 drivers
o0x7f1d1de156c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555574e1000_0 .net "WCLKE", 0 0, o0x7f1d1de156c8;  0 drivers
o0x7f1d1de156f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55555784d760_0 .net "WDATA", 15 0, o0x7f1d1de156f8;  0 drivers
o0x7f1d1de15758 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555784d800_0 .net "WE", 0 0, o0x7f1d1de15758;  0 drivers
S_0x5555577ff570 .scope module, "RAM" "SB_RAM40_4K" 4 1713, 4 1419 0, S_0x555557831650;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555557105be0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105c20 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105c60 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105ca0 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105ce0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105d20 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105d60 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105da0 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105de0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105e20 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105e60 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105ea0 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105ee0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105f20 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105f60 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105fa0 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557105fe0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x555557106020 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555557106060 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555557530230_0 .net "MASK", 15 0, o0x7f1d1de154e8;  alias, 0 drivers
v0x55555752d410_0 .net "RADDR", 10 0, o0x7f1d1de15518;  alias, 0 drivers
v0x55555752a5f0_0 .net "RCLK", 0 0, L_0x555557951ab0;  1 drivers
v0x55555752a690_0 .net "RCLKE", 0 0, o0x7f1d1de15578;  alias, 0 drivers
v0x5555575277d0_0 .net "RDATA", 15 0, L_0x5555579519f0;  alias, 1 drivers
v0x555557521b90_0 .var "RDATA_I", 15 0;
v0x55555751ed70_0 .net "RE", 0 0, o0x7f1d1de15608;  alias, 0 drivers
L_0x7f1d1dd8eb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555751a9b0_0 .net "RMASK_I", 15 0, L_0x7f1d1dd8eb10;  1 drivers
v0x5555575492d0_0 .net "WADDR", 10 0, o0x7f1d1de15668;  alias, 0 drivers
v0x5555575464b0_0 .net "WCLK", 0 0, o0x7f1d1de15698;  alias, 0 drivers
v0x555557543690_0 .net "WCLKE", 0 0, o0x7f1d1de156c8;  alias, 0 drivers
v0x555557540870_0 .net "WDATA", 15 0, o0x7f1d1de156f8;  alias, 0 drivers
v0x55555753ac30_0 .net "WDATA_I", 15 0, L_0x555557951930;  1 drivers
v0x555557537e10_0 .net "WE", 0 0, o0x7f1d1de15758;  alias, 0 drivers
v0x555557492540_0 .net "WMASK_I", 15 0, L_0x555557951870;  1 drivers
v0x55555769bf10_0 .var/i "i", 31 0;
v0x5555576b1ad0 .array "memory", 255 0, 15 0;
E_0x55555785b4b0 .event posedge, v0x55555752a5f0_0;
E_0x55555785afc0 .event posedge, v0x5555575464b0_0;
S_0x555557802390 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x5555577ff570;
 .timescale -12 -12;
L_0x555557951870 .functor BUFZ 16, o0x7f1d1de154e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555577d5010 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x5555577ff570;
 .timescale -12 -12;
S_0x5555577d7e30 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x5555577ff570;
 .timescale -12 -12;
L_0x555557951930 .functor BUFZ 16, o0x7f1d1de156f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555577dac50 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x5555577ff570;
 .timescale -12 -12;
L_0x5555579519f0 .functor BUFZ 16, v0x555557521b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555557834470 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 4 1930;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x55555711caf0 .param/l "INIT_0" 0 4 1946, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cb30 .param/l "INIT_1" 0 4 1947, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cb70 .param/l "INIT_2" 0 4 1948, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cbb0 .param/l "INIT_3" 0 4 1949, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cbf0 .param/l "INIT_4" 0 4 1950, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cc30 .param/l "INIT_5" 0 4 1951, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cc70 .param/l "INIT_6" 0 4 1952, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711ccb0 .param/l "INIT_7" 0 4 1953, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711ccf0 .param/l "INIT_8" 0 4 1954, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cd30 .param/l "INIT_9" 0 4 1955, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cd70 .param/l "INIT_A" 0 4 1956, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cdb0 .param/l "INIT_B" 0 4 1957, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cdf0 .param/l "INIT_C" 0 4 1958, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711ce30 .param/l "INIT_D" 0 4 1959, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711ce70 .param/l "INIT_E" 0 4 1960, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711ceb0 .param/l "INIT_F" 0 4 1961, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555711cef0 .param/str "INIT_FILE" 0 4 1963, "\000";
P_0x55555711cf30 .param/l "READ_MODE" 0 4 1944, +C4<00000000000000000000000000000000>;
P_0x55555711cf70 .param/l "WRITE_MODE" 0 4 1943, +C4<00000000000000000000000000000000>;
o0x7f1d1de16148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557951d60 .functor NOT 1, o0x7f1d1de16148, C4<0>, C4<0>, C4<0>;
o0x7f1d1de16178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557951dd0 .functor NOT 1, o0x7f1d1de16178, C4<0>, C4<0>, C4<0>;
o0x7f1d1de15c38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55555779a9f0_0 .net "MASK", 15 0, o0x7f1d1de15c38;  0 drivers
o0x7f1d1de15c68 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555557781920_0 .net "RADDR", 10 0, o0x7f1d1de15c68;  0 drivers
o0x7f1d1de15cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555777eb00_0 .net "RCLKE", 0 0, o0x7f1d1de15cc8;  0 drivers
v0x55555777bce0_0 .net "RCLKN", 0 0, o0x7f1d1de16148;  0 drivers
v0x55555777bd80_0 .net "RDATA", 15 0, L_0x555557951ca0;  1 drivers
o0x7f1d1de15d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557778ec0_0 .net "RE", 0 0, o0x7f1d1de15d58;  0 drivers
o0x7f1d1de15db8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x5555577760a0_0 .net "WADDR", 10 0, o0x7f1d1de15db8;  0 drivers
o0x7f1d1de15e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557773280_0 .net "WCLKE", 0 0, o0x7f1d1de15e18;  0 drivers
v0x555557770460_0 .net "WCLKN", 0 0, o0x7f1d1de16178;  0 drivers
o0x7f1d1de15e48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555557770500_0 .net "WDATA", 15 0, o0x7f1d1de15e48;  0 drivers
o0x7f1d1de15ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555776db40_0 .net "WE", 0 0, o0x7f1d1de15ea8;  0 drivers
S_0x5555577dda70 .scope module, "RAM" "SB_RAM40_4K" 4 1985, 4 1419 0, S_0x555557834470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555557101ae0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101b20 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101b60 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101ba0 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101be0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101c20 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101c60 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101ca0 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101ce0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101d20 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101d60 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101da0 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101de0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101e20 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101e60 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101ea0 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557101ee0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x555557101f20 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555557101f60 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x5555577b7fd0_0 .net "MASK", 15 0, o0x7f1d1de15c38;  alias, 0 drivers
v0x5555577b51b0_0 .net "RADDR", 10 0, o0x7f1d1de15c68;  alias, 0 drivers
v0x5555577b2390_0 .net "RCLK", 0 0, L_0x555557951d60;  1 drivers
v0x5555577af570_0 .net "RCLKE", 0 0, o0x7f1d1de15cc8;  alias, 0 drivers
v0x5555577af630_0 .net "RDATA", 15 0, L_0x555557951ca0;  alias, 1 drivers
v0x5555577ac750_0 .var "RDATA_I", 15 0;
v0x5555577a9930_0 .net "RE", 0 0, o0x7f1d1de15d58;  alias, 0 drivers
L_0x7f1d1dd8eb58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555577a99f0_0 .net "RMASK_I", 15 0, L_0x7f1d1dd8eb58;  1 drivers
v0x5555577a6b10_0 .net "WADDR", 10 0, o0x7f1d1de15db8;  alias, 0 drivers
v0x5555577a6bd0_0 .net "WCLK", 0 0, L_0x555557951dd0;  1 drivers
v0x5555577a3cf0_0 .net "WCLKE", 0 0, o0x7f1d1de15e18;  alias, 0 drivers
v0x5555577a3db0_0 .net "WDATA", 15 0, o0x7f1d1de15e48;  alias, 0 drivers
v0x5555577a0ed0_0 .net "WDATA_I", 15 0, L_0x555557951be0;  1 drivers
v0x55555779e0b0_0 .net "WE", 0 0, o0x7f1d1de15ea8;  alias, 0 drivers
v0x55555779e170_0 .net "WMASK_I", 15 0, L_0x555557951b20;  1 drivers
v0x55555779b4c0_0 .var/i "i", 31 0;
v0x55555779b580 .array "memory", 255 0, 15 0;
E_0x55555785aad0 .event posedge, v0x5555577b2390_0;
E_0x55555785a570 .event posedge, v0x5555577a6bd0_0;
S_0x5555577f9930 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x5555577dda70;
 .timescale -12 -12;
L_0x555557951b20 .functor BUFZ 16, o0x7f1d1de15c38, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555736cb60 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x5555577dda70;
 .timescale -12 -12;
S_0x555557369cf0 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x5555577dda70;
 .timescale -12 -12;
L_0x555557951be0 .functor BUFZ 16, o0x7f1d1de15e48, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555557587530 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x5555577dda70;
 .timescale -12 -12;
L_0x555557951ca0 .functor BUFZ 16, v0x5555577ac750_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555577577a0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 4 1794;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x55555708fdc0 .param/l "INIT_0" 0 4 1810, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708fe00 .param/l "INIT_1" 0 4 1811, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708fe40 .param/l "INIT_2" 0 4 1812, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708fe80 .param/l "INIT_3" 0 4 1813, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708fec0 .param/l "INIT_4" 0 4 1814, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ff00 .param/l "INIT_5" 0 4 1815, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ff40 .param/l "INIT_6" 0 4 1816, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ff80 .param/l "INIT_7" 0 4 1817, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ffc0 .param/l "INIT_8" 0 4 1818, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557090000 .param/l "INIT_9" 0 4 1819, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557090040 .param/l "INIT_A" 0 4 1820, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557090080 .param/l "INIT_B" 0 4 1821, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555570900c0 .param/l "INIT_C" 0 4 1822, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557090100 .param/l "INIT_D" 0 4 1823, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557090140 .param/l "INIT_E" 0 4 1824, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555557090180 .param/l "INIT_F" 0 4 1825, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555570901c0 .param/str "INIT_FILE" 0 4 1827, "\000";
P_0x555557090200 .param/l "READ_MODE" 0 4 1808, +C4<00000000000000000000000000000000>;
P_0x555557090240 .param/l "WRITE_MODE" 0 4 1807, +C4<00000000000000000000000000000000>;
o0x7f1d1de168c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557952080 .functor NOT 1, o0x7f1d1de168c8, C4<0>, C4<0>, C4<0>;
o0x7f1d1de163b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555578261f0_0 .net "MASK", 15 0, o0x7f1d1de163b8;  0 drivers
o0x7f1d1de163e8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555557820510_0 .net "RADDR", 10 0, o0x7f1d1de163e8;  0 drivers
o0x7f1d1de16418 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555781db00_0 .net "RCLK", 0 0, o0x7f1d1de16418;  0 drivers
o0x7f1d1de16448 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555781d7e0_0 .net "RCLKE", 0 0, o0x7f1d1de16448;  0 drivers
v0x55555781d330_0 .net "RDATA", 15 0, L_0x555557951fc0;  1 drivers
o0x7f1d1de164d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555781b7b0_0 .net "RE", 0 0, o0x7f1d1de164d8;  0 drivers
o0x7f1d1de16538 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555557818990_0 .net "WADDR", 10 0, o0x7f1d1de16538;  0 drivers
o0x7f1d1de16598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557815b70_0 .net "WCLKE", 0 0, o0x7f1d1de16598;  0 drivers
v0x555557812d50_0 .net "WCLKN", 0 0, o0x7f1d1de168c8;  0 drivers
o0x7f1d1de165c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555557812df0_0 .net "WDATA", 15 0, o0x7f1d1de165c8;  0 drivers
o0x7f1d1de16628 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555780ff30_0 .net "WE", 0 0, o0x7f1d1de16628;  0 drivers
S_0x5555577ee0b0 .scope module, "RAM" "SB_RAM40_4K" 4 1849, 4 1419 0, S_0x5555577577a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x55555708e9c0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ea00 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ea40 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ea80 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708eac0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708eb00 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708eb40 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708eb80 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ebc0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ec00 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ec40 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ec80 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ecc0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ed00 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ed40 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708ed80 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555708edc0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x55555708ee00 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x55555708ee40 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555557760580_0 .net "MASK", 15 0, o0x7f1d1de163b8;  alias, 0 drivers
v0x555557760640_0 .net "RADDR", 10 0, o0x7f1d1de163e8;  alias, 0 drivers
v0x55555775d760_0 .net "RCLK", 0 0, o0x7f1d1de16418;  alias, 0 drivers
v0x55555775a940_0 .net "RCLKE", 0 0, o0x7f1d1de16448;  alias, 0 drivers
v0x55555775a9e0_0 .net "RDATA", 15 0, L_0x555557951fc0;  alias, 1 drivers
v0x555557757b20_0 .var "RDATA_I", 15 0;
v0x555557754f70_0 .net "RE", 0 0, o0x7f1d1de164d8;  alias, 0 drivers
L_0x7f1d1dd8eba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557755030_0 .net "RMASK_I", 15 0, L_0x7f1d1dd8eba0;  1 drivers
v0x555557754c80_0 .net "WADDR", 10 0, o0x7f1d1de16538;  alias, 0 drivers
v0x5555578347f0_0 .net "WCLK", 0 0, L_0x555557952080;  1 drivers
v0x5555578348b0_0 .net "WCLKE", 0 0, o0x7f1d1de16598;  alias, 0 drivers
v0x5555578319d0_0 .net "WDATA", 15 0, o0x7f1d1de165c8;  alias, 0 drivers
v0x55555782ebb0_0 .net "WDATA_I", 15 0, L_0x555557951f00;  1 drivers
v0x55555782bd90_0 .net "WE", 0 0, o0x7f1d1de16628;  alias, 0 drivers
v0x55555782be50_0 .net "WMASK_I", 15 0, L_0x555557951e40;  1 drivers
v0x555557828f70_0 .var/i "i", 31 0;
v0x555557826150 .array "memory", 255 0, 15 0;
E_0x5555577634b0 .event posedge, v0x55555775d760_0;
E_0x55555767caa0 .event posedge, v0x5555578347f0_0;
S_0x5555577f0ed0 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x5555577ee0b0;
 .timescale -12 -12;
L_0x555557951e40 .functor BUFZ 16, o0x7f1d1de163b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555577f3cf0 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x5555577ee0b0;
 .timescale -12 -12;
S_0x5555577f6b10 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x5555577ee0b0;
 .timescale -12 -12;
L_0x555557951f00 .functor BUFZ 16, o0x7f1d1de165c8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555736c540 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x5555577ee0b0;
 .timescale -12 -12;
L_0x555557951fc0 .functor BUFZ 16, v0x555557757b20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555775a5c0 .scope module, "SB_RGBA_DRV" "SB_RGBA_DRV" 4 2624;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CURREN";
    .port_info 1 /INPUT 1 "RGBLEDEN";
    .port_info 2 /INPUT 1 "RGB0PWM";
    .port_info 3 /INPUT 1 "RGB1PWM";
    .port_info 4 /INPUT 1 "RGB2PWM";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x5555574acaf0 .param/str "CURRENT_MODE" 0 4 2634, "0b0";
P_0x5555574acb30 .param/str "RGB0_CURRENT" 0 4 2635, "0b000000";
P_0x5555574acb70 .param/str "RGB1_CURRENT" 0 4 2636, "0b000000";
P_0x5555574acbb0 .param/str "RGB2_CURRENT" 0 4 2637, "0b000000";
o0x7f1d1de16b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555780d110_0 .net "CURREN", 0 0, o0x7f1d1de16b08;  0 drivers
o0x7f1d1de16b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555780a2f0_0 .net "RGB0", 0 0, o0x7f1d1de16b38;  0 drivers
o0x7f1d1de16b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555780a3b0_0 .net "RGB0PWM", 0 0, o0x7f1d1de16b68;  0 drivers
o0x7f1d1de16b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578074d0_0 .net "RGB1", 0 0, o0x7f1d1de16b98;  0 drivers
o0x7f1d1de16bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557807590_0 .net "RGB1PWM", 0 0, o0x7f1d1de16bc8;  0 drivers
o0x7f1d1de16bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557804ac0_0 .net "RGB2", 0 0, o0x7f1d1de16bf8;  0 drivers
o0x7f1d1de16c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557804b80_0 .net "RGB2PWM", 0 0, o0x7f1d1de16c28;  0 drivers
o0x7f1d1de16c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578047a0_0 .net "RGBLEDEN", 0 0, o0x7f1d1de16c58;  0 drivers
S_0x55555775d3e0 .scope module, "SB_RGB_DRV" "SB_RGB_DRV" 4 2648;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "RGBLEDEN";
    .port_info 1 /INPUT 1 "RGB0PWM";
    .port_info 2 /INPUT 1 "RGB1PWM";
    .port_info 3 /INPUT 1 "RGB2PWM";
    .port_info 4 /INPUT 1 "RGBPU";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x5555574af910 .param/str "CURRENT_MODE" 0 4 2658, "0b0";
P_0x5555574af950 .param/str "RGB0_CURRENT" 0 4 2659, "0b000000";
P_0x5555574af990 .param/str "RGB1_CURRENT" 0 4 2660, "0b000000";
P_0x5555574af9d0 .param/str "RGB2_CURRENT" 0 4 2661, "0b000000";
o0x7f1d1de16e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578042f0_0 .net "RGB0", 0 0, o0x7f1d1de16e08;  0 drivers
o0x7f1d1de16e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e9670_0 .net "RGB0PWM", 0 0, o0x7f1d1de16e38;  0 drivers
o0x7f1d1de16e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e9730_0 .net "RGB1", 0 0, o0x7f1d1de16e68;  0 drivers
o0x7f1d1de16e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e6850_0 .net "RGB1PWM", 0 0, o0x7f1d1de16e98;  0 drivers
o0x7f1d1de16ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e6910_0 .net "RGB2", 0 0, o0x7f1d1de16ec8;  0 drivers
o0x7f1d1de16ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e3a30_0 .net "RGB2PWM", 0 0, o0x7f1d1de16ef8;  0 drivers
o0x7f1d1de16f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e3ad0_0 .net "RGBLEDEN", 0 0, o0x7f1d1de16f28;  0 drivers
o0x7f1d1de16f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577e0c10_0 .net "RGBPU", 0 0, o0x7f1d1de16f58;  0 drivers
S_0x555557760200 .scope module, "SB_SPI" "SB_SPI" 4 2708;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "MI";
    .port_info 20 /INPUT 1 "SI";
    .port_info 21 /INPUT 1 "SCKI";
    .port_info 22 /INPUT 1 "SCSNI";
    .port_info 23 /OUTPUT 1 "SBDATO7";
    .port_info 24 /OUTPUT 1 "SBDATO6";
    .port_info 25 /OUTPUT 1 "SBDATO5";
    .port_info 26 /OUTPUT 1 "SBDATO4";
    .port_info 27 /OUTPUT 1 "SBDATO3";
    .port_info 28 /OUTPUT 1 "SBDATO2";
    .port_info 29 /OUTPUT 1 "SBDATO1";
    .port_info 30 /OUTPUT 1 "SBDATO0";
    .port_info 31 /OUTPUT 1 "SBACKO";
    .port_info 32 /OUTPUT 1 "SPIIRQ";
    .port_info 33 /OUTPUT 1 "SPIWKUP";
    .port_info 34 /OUTPUT 1 "SO";
    .port_info 35 /OUTPUT 1 "SOE";
    .port_info 36 /OUTPUT 1 "MO";
    .port_info 37 /OUTPUT 1 "MOE";
    .port_info 38 /OUTPUT 1 "SCKO";
    .port_info 39 /OUTPUT 1 "SCKOE";
    .port_info 40 /OUTPUT 1 "MCSNO3";
    .port_info 41 /OUTPUT 1 "MCSNO2";
    .port_info 42 /OUTPUT 1 "MCSNO1";
    .port_info 43 /OUTPUT 1 "MCSNO0";
    .port_info 44 /OUTPUT 1 "MCSNOE3";
    .port_info 45 /OUTPUT 1 "MCSNOE2";
    .port_info 46 /OUTPUT 1 "MCSNOE1";
    .port_info 47 /OUTPUT 1 "MCSNOE0";
P_0x555557455ba0 .param/str "BUS_ADDR74" 0 4 2758, "0b0000";
o0x7f1d1de17108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577dddf0_0 .net "MCSNO0", 0 0, o0x7f1d1de17108;  0 drivers
o0x7f1d1de17138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577dafd0_0 .net "MCSNO1", 0 0, o0x7f1d1de17138;  0 drivers
o0x7f1d1de17168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577db090_0 .net "MCSNO2", 0 0, o0x7f1d1de17168;  0 drivers
o0x7f1d1de17198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d81b0_0 .net "MCSNO3", 0 0, o0x7f1d1de17198;  0 drivers
o0x7f1d1de171c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d8270_0 .net "MCSNOE0", 0 0, o0x7f1d1de171c8;  0 drivers
o0x7f1d1de171f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d5390_0 .net "MCSNOE1", 0 0, o0x7f1d1de171f8;  0 drivers
o0x7f1d1de17228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d5450_0 .net "MCSNOE2", 0 0, o0x7f1d1de17228;  0 drivers
o0x7f1d1de17258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d27a0_0 .net "MCSNOE3", 0 0, o0x7f1d1de17258;  0 drivers
o0x7f1d1de17288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d2840_0 .net "MI", 0 0, o0x7f1d1de17288;  0 drivers
o0x7f1d1de172b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d2390_0 .net "MO", 0 0, o0x7f1d1de172b8;  0 drivers
o0x7f1d1de172e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d2450_0 .net "MOE", 0 0, o0x7f1d1de172e8;  0 drivers
o0x7f1d1de17318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d1cb0_0 .net "SBACKO", 0 0, o0x7f1d1de17318;  0 drivers
o0x7f1d1de17348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577d1d70_0 .net "SBADRI0", 0 0, o0x7f1d1de17348;  0 drivers
o0x7f1d1de17378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557802710_0 .net "SBADRI1", 0 0, o0x7f1d1de17378;  0 drivers
o0x7f1d1de173a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555578027b0_0 .net "SBADRI2", 0 0, o0x7f1d1de173a8;  0 drivers
o0x7f1d1de173d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577ff8f0_0 .net "SBADRI3", 0 0, o0x7f1d1de173d8;  0 drivers
o0x7f1d1de17408 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577ff9b0_0 .net "SBADRI4", 0 0, o0x7f1d1de17408;  0 drivers
o0x7f1d1de17438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f9cb0_0 .net "SBADRI5", 0 0, o0x7f1d1de17438;  0 drivers
o0x7f1d1de17468 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f9d70_0 .net "SBADRI6", 0 0, o0x7f1d1de17468;  0 drivers
o0x7f1d1de17498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f6e90_0 .net "SBADRI7", 0 0, o0x7f1d1de17498;  0 drivers
o0x7f1d1de174c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f6f50_0 .net "SBCLKI", 0 0, o0x7f1d1de174c8;  0 drivers
o0x7f1d1de174f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f4070_0 .net "SBDATI0", 0 0, o0x7f1d1de174f8;  0 drivers
o0x7f1d1de17528 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f4130_0 .net "SBDATI1", 0 0, o0x7f1d1de17528;  0 drivers
o0x7f1d1de17558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f1250_0 .net "SBDATI2", 0 0, o0x7f1d1de17558;  0 drivers
o0x7f1d1de17588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577f12f0_0 .net "SBDATI3", 0 0, o0x7f1d1de17588;  0 drivers
o0x7f1d1de175b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577ee430_0 .net "SBDATI4", 0 0, o0x7f1d1de175b8;  0 drivers
o0x7f1d1de175e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577ee4f0_0 .net "SBDATI5", 0 0, o0x7f1d1de175e8;  0 drivers
o0x7f1d1de17618 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577eb8e0_0 .net "SBDATI6", 0 0, o0x7f1d1de17618;  0 drivers
o0x7f1d1de17648 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577eb9a0_0 .net "SBDATI7", 0 0, o0x7f1d1de17648;  0 drivers
o0x7f1d1de17678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577eb5c0_0 .net "SBDATO0", 0 0, o0x7f1d1de17678;  0 drivers
o0x7f1d1de176a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577eb660_0 .net "SBDATO1", 0 0, o0x7f1d1de176a8;  0 drivers
o0x7f1d1de176d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555774fb30_0 .net "SBDATO2", 0 0, o0x7f1d1de176d8;  0 drivers
o0x7f1d1de17708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555774fbf0_0 .net "SBDATO3", 0 0, o0x7f1d1de17708;  0 drivers
o0x7f1d1de17738 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555774f4e0_0 .net "SBDATO4", 0 0, o0x7f1d1de17738;  0 drivers
o0x7f1d1de17768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555774f5a0_0 .net "SBDATO5", 0 0, o0x7f1d1de17768;  0 drivers
o0x7f1d1de17798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576eb240_0 .net "SBDATO6", 0 0, o0x7f1d1de17798;  0 drivers
o0x7f1d1de177c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576eb2e0_0 .net "SBDATO7", 0 0, o0x7f1d1de177c8;  0 drivers
o0x7f1d1de177f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557736af0_0 .net "SBRWI", 0 0, o0x7f1d1de177f8;  0 drivers
o0x7f1d1de17828 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557736bb0_0 .net "SBSTBI", 0 0, o0x7f1d1de17828;  0 drivers
o0x7f1d1de17858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577364a0_0 .net "SCKI", 0 0, o0x7f1d1de17858;  0 drivers
o0x7f1d1de17888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557736560_0 .net "SCKO", 0 0, o0x7f1d1de17888;  0 drivers
o0x7f1d1de178b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771da80_0 .net "SCKOE", 0 0, o0x7f1d1de178b8;  0 drivers
o0x7f1d1de178e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771db20_0 .net "SCSNI", 0 0, o0x7f1d1de178e8;  0 drivers
o0x7f1d1de17918 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771d430_0 .net "SI", 0 0, o0x7f1d1de17918;  0 drivers
o0x7f1d1de17948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555771d4f0_0 .net "SO", 0 0, o0x7f1d1de17948;  0 drivers
o0x7f1d1de17978 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555577047b0_0 .net "SOE", 0 0, o0x7f1d1de17978;  0 drivers
o0x7f1d1de179a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557704870_0 .net "SPIIRQ", 0 0, o0x7f1d1de179a8;  0 drivers
o0x7f1d1de179d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576eaf00_0 .net "SPIWKUP", 0 0, o0x7f1d1de179d8;  0 drivers
S_0x5555578157f0 .scope module, "SB_SPRAM256KA" "SB_SPRAM256KA" 4 2532;
 .timescale -12 -12;
    .port_info 0 /INPUT 14 "ADDRESS";
    .port_info 1 /INPUT 16 "DATAIN";
    .port_info 2 /INPUT 4 "MASKWREN";
    .port_info 3 /INPUT 1 "WREN";
    .port_info 4 /INPUT 1 "CHIPSELECT";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "STANDBY";
    .port_info 7 /INPUT 1 "SLEEP";
    .port_info 8 /INPUT 1 "POWEROFF";
    .port_info 9 /OUTPUT 16 "DATAOUT";
o0x7f1d1de18458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557952190 .functor OR 1, o0x7f1d1de18458, L_0x5555579520f0, C4<0>, C4<0>;
o0x7f1d1de18308 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x55555769c650_0 .net "ADDRESS", 13 0, o0x7f1d1de18308;  0 drivers
o0x7f1d1de18338 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557686aa0_0 .net "CHIPSELECT", 0 0, o0x7f1d1de18338;  0 drivers
o0x7f1d1de18368 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557686b60_0 .net "CLOCK", 0 0, o0x7f1d1de18368;  0 drivers
o0x7f1d1de18398 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555576b4140_0 .net "DATAIN", 15 0, o0x7f1d1de18398;  0 drivers
v0x5555576b2f70_0 .var "DATAOUT", 15 0;
o0x7f1d1de183f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5555576b21e0_0 .net "MASKWREN", 3 0, o0x7f1d1de183f8;  0 drivers
o0x7f1d1de18428 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555737f1a0_0 .net "POWEROFF", 0 0, o0x7f1d1de18428;  0 drivers
v0x55555737f260_0 .net "SLEEP", 0 0, o0x7f1d1de18458;  0 drivers
o0x7f1d1de18488 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576c6ce0_0 .net "STANDBY", 0 0, o0x7f1d1de18488;  0 drivers
o0x7f1d1de184b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576c6d80_0 .net "WREN", 0 0, o0x7f1d1de184b8;  0 drivers
v0x5555576e31c0_0 .net *"_ivl_1", 0 0, L_0x5555579520f0;  1 drivers
v0x5555576e3280_0 .var/i "i", 31 0;
v0x5555576e03a0 .array "mem", 16383 0, 15 0;
v0x5555576e0440_0 .net "off", 0 0, L_0x555557952190;  1 drivers
E_0x5555575fce30 .event posedge, v0x5555576e0440_0, v0x555557686b60_0;
E_0x5555575fc8a0 .event negedge, v0x55555737f1a0_0;
L_0x5555579520f0 .reduce/nor o0x7f1d1de18428;
S_0x555557818610 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 4 2525;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "BOOT";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 1 "S0";
o0x7f1d1de18758 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576dd580_0 .net "BOOT", 0 0, o0x7f1d1de18758;  0 drivers
o0x7f1d1de18788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576da760_0 .net "S0", 0 0, o0x7f1d1de18788;  0 drivers
o0x7f1d1de187b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576da820_0 .net "S1", 0 0, o0x7f1d1de187b8;  0 drivers
S_0x55555781b430 .scope module, "c_reg" "c_reg" 6 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "i_C";
    .port_info 3 /INPUT 16 "i_CpS";
    .port_info 4 /INPUT 16 "i_CmS";
    .port_info 5 /OUTPUT 16 "o_C";
    .port_info 6 /OUTPUT 16 "o_CpS";
    .port_info 7 /OUTPUT 16 "o_CmS";
P_0x55555709fd50 .param/l "MSB" 0 6 1, +C4<00000000000000000000000000010000>;
L_0x555557952250 .functor BUFZ 16, v0x5555576d1d00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555579522c0 .functor BUFZ 16, v0x5555576d4b20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555557952330 .functor BUFZ 16, v0x5555576d7a00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f1d1de18878 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576d7940_0 .net "clk", 0 0, o0x7f1d1de18878;  0 drivers
v0x5555576d7a00_0 .var "cos_minus_sin", 15 0;
v0x5555576d4b20_0 .var "cos_plus_sin", 15 0;
v0x5555576d1d00_0 .var "cosinus", 15 0;
o0x7f1d1de18938 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555576ceee0_0 .net "i_C", 15 0, o0x7f1d1de18938;  0 drivers
o0x7f1d1de18968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555576cc0c0_0 .net "i_CmS", 15 0, o0x7f1d1de18968;  0 drivers
o0x7f1d1de18998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555576c92a0_0 .net "i_CpS", 15 0, o0x7f1d1de18998;  0 drivers
v0x5555576c6480_0 .net "o_C", 15 0, L_0x555557952250;  1 drivers
v0x5555576c3660_0 .net "o_CmS", 15 0, L_0x555557952330;  1 drivers
v0x5555576c0840_0 .net "o_CpS", 15 0, L_0x5555579522c0;  1 drivers
o0x7f1d1de18a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555576bda20_0 .net "we", 0 0, o0x7f1d1de18a58;  0 drivers
E_0x5555575e57a0 .event posedge, v0x5555576d7940_0;
S_0x555557820190 .scope module, "slowmpy" "slowmpy" 7 45;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stb";
    .port_info 3 /INPUT 9 "i_a";
    .port_info 4 /INPUT 9 "i_b";
    .port_info 5 /INPUT 1 "i_aux";
    .port_info 6 /OUTPUT 1 "o_busy";
    .port_info 7 /OUTPUT 1 "o_done";
    .port_info 8 /OUTPUT 18 "o_p";
    .port_info 9 /OUTPUT 1 "o_aux";
P_0x5555574b5550 .param/l "LGNA" 0 7 47, +C4<00000000000000000000000000000100>;
P_0x5555574b5590 .param/l "NA" 0 7 48, C4<01001>;
P_0x5555574b55d0 .param/l "NB" 1 7 50, C4<01001>;
P_0x5555574b5610 .param/l "OPT_SIGNED" 0 7 49, C4<1>;
v0x5555576bac00_0 .net *"_ivl_0", 31 0, L_0x5555579523a0;  1 drivers
L_0x7f1d1dd8ec78 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555576b7de0_0 .net/2u *"_ivl_10", 8 0, L_0x7f1d1dd8ec78;  1 drivers
L_0x7f1d1dd8ebe8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555576b51f0_0 .net *"_ivl_3", 27 0, L_0x7f1d1dd8ebe8;  1 drivers
L_0x7f1d1dd8ec30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555576b52b0_0 .net/2u *"_ivl_4", 31 0, L_0x7f1d1dd8ec30;  1 drivers
v0x5555576b4de0_0 .net *"_ivl_9", 0 0, L_0x555557952660;  1 drivers
v0x5555576b4720_0 .var "almost_done", 0 0;
v0x5555576b47e0_0 .var "aux", 0 0;
v0x55555769b650_0 .var "count", 3 0;
o0x7f1d1de18d88 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x555557698830_0 .net/s "i_a", 8 0, o0x7f1d1de18d88;  0 drivers
o0x7f1d1de18db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557695a10_0 .net "i_aux", 0 0, o0x7f1d1de18db8;  0 drivers
o0x7f1d1de18de8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x555557695ad0_0 .net/s "i_b", 8 0, o0x7f1d1de18de8;  0 drivers
o0x7f1d1de18e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557692bf0_0 .net "i_clk", 0 0, o0x7f1d1de18e18;  0 drivers
o0x7f1d1de18e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557692cb0_0 .net "i_reset", 0 0, o0x7f1d1de18e48;  0 drivers
o0x7f1d1de18e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555768fdd0_0 .net "i_stb", 0 0, o0x7f1d1de18e78;  0 drivers
v0x55555768fe90_0 .var "o_aux", 0 0;
v0x55555768cfb0_0 .var "o_busy", 0 0;
v0x55555768d050_0 .var "o_done", 0 0;
v0x55555768a190_0 .var/s "o_p", 17 0;
v0x555557687870_0 .var "p_a", 8 0;
v0x555557687550_0 .var "p_b", 8 0;
v0x555557687010_0 .var "partial", 17 0;
v0x5555576b1210_0 .net "pre_done", 0 0, L_0x5555579524f0;  1 drivers
v0x5555576b12d0_0 .net "pwire", 8 0, L_0x555557952760;  1 drivers
E_0x5555575dcd40 .event posedge, v0x555557692bf0_0;
L_0x5555579523a0 .concat [ 4 28 0 0], v0x55555769b650_0, L_0x7f1d1dd8ebe8;
L_0x5555579524f0 .cmp/eq 32, L_0x5555579523a0, L_0x7f1d1dd8ec30;
L_0x555557952660 .part v0x555557687550_0, 0, 1;
L_0x555557952760 .functor MUXZ 9, L_0x7f1d1dd8ec78, v0x555557687870_0, L_0x555557952660, C4<>;
S_0x555557822fb0 .scope module, "top" "top" 8 2;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "PIN_9";
    .port_info 2 /OUTPUT 1 "PIN_2";
    .port_info 3 /OUTPUT 1 "PIN_7";
    .port_info 4 /OUTPUT 1 "PIN_1";
    .port_info 5 /OUTPUT 1 "PIN_14";
    .port_info 6 /OUTPUT 1 "PIN_15";
    .port_info 7 /OUTPUT 1 "PIN_16";
    .port_info 8 /OUTPUT 1 "PIN_21";
P_0x55555786a270 .param/l "MSB" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x55555786a2b0 .param/l "N" 0 8 2, +C4<00000000000000000000000000001000>;
L_0x555557a18470 .functor BUFZ 1, v0x5555579255b0_0, C4<0>, C4<0>, C4<0>;
o0x7f1d1de198f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555792e000_0 .net "CLK", 0 0, o0x7f1d1de198f8;  0 drivers
o0x7f1d1ddf7a78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555792e0c0_0 .net "PIN_1", 0 0, o0x7f1d1ddf7a78;  0 drivers
v0x55555792e180_0 .net "PIN_14", 0 0, v0x55555792ab50_0;  1 drivers
v0x55555792e220_0 .net "PIN_15", 0 0, v0x55555792ac10_0;  1 drivers
v0x55555792e2c0_0 .net "PIN_16", 0 0, L_0x555557a177a0;  1 drivers
o0x7f1d1ddf7aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555792e400_0 .net "PIN_2", 0 0, o0x7f1d1ddf7aa8;  0 drivers
v0x55555792e4a0_0 .net "PIN_21", 0 0, L_0x555557a18470;  1 drivers
o0x7f1d1ddf7b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555792e560_0 .net "PIN_7", 0 0, o0x7f1d1ddf7b08;  0 drivers
o0x7f1d1ddf7b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555792e620_0 .net "PIN_9", 0 0, o0x7f1d1ddf7b38;  0 drivers
v0x55555792e770_0 .var "addr_count", 2 0;
v0x55555792e850_0 .var "count", 20 0;
v0x55555792e930_0 .var "insert_data", 0 0;
v0x55555792e9d0_0 .net "w_addr_count", 2 0, v0x55555792e770_0;  1 drivers
v0x55555792eae0_0 .net "w_data_sinus", 15 0, v0x5555579265f0_0;  1 drivers
v0x55555792ebf0_0 .net "w_fft_out", 127 0, L_0x555557a16e70;  1 drivers
v0x55555792ed00_0 .net "w_start_spi", 0 0, v0x5555579255b0_0;  1 drivers
S_0x55555782ba10 .scope module, "fft_block" "fft" 8 19, 9 1 0, S_0x555557822fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 1 "insert_data";
    .port_info 4 /OUTPUT 128 "data_out";
    .port_info 5 /OUTPUT 1 "fft_finish";
P_0x5555576da3e0 .param/l "CALC_FFT" 1 9 64, C4<10>;
P_0x5555576da420 .param/l "DATA_IN" 1 9 63, C4<01>;
P_0x5555576da460 .param/l "DATA_OUT" 1 9 65, C4<11>;
P_0x5555576da4a0 .param/l "IDLE" 1 9 62, C4<00>;
P_0x5555576da4e0 .param/l "MSB" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x5555576da520 .param/l "N" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x555557a16e70 .functor BUFZ 128, L_0x555557a14b40, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x555557925180_0 .net "addr", 2 0, v0x55555792e770_0;  alias, 1 drivers
v0x555557925280_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x555557925340_0 .var "counter_N", 2 0;
v0x5555579253e0_0 .net "data_in", 15 0, v0x5555579265f0_0;  alias, 1 drivers
v0x555557925480_0 .net "data_out", 127 0, L_0x555557a16e70;  alias, 1 drivers
v0x5555579255b0_0 .var "fft_finish", 0 0;
v0x555557925670_0 .var "fill_regs", 0 0;
v0x555557925760_0 .net "insert_data", 0 0, v0x55555792e930_0;  1 drivers
v0x555557925800_0 .var "sel_in", 0 0;
v0x5555579258a0_0 .var "stage", 1 0;
v0x555557925940_0 .var "start_calc", 0 0;
v0x5555579259e0_0 .var "state", 1 0;
v0x555557925aa0_0 .net "w_addr", 2 0, v0x5555576a87b0_0;  1 drivers
v0x555557925b60_0 .net "w_calc_finish", 0 0, L_0x555557a15030;  1 drivers
v0x555557925c00_0 .net "w_fft_in", 15 0, v0x55555769d2a0_0;  1 drivers
v0x555557925cc0_0 .net "w_fft_out", 127 0, L_0x555557a14b40;  1 drivers
v0x555557925d80_0 .net "w_mux_out", 15 0, v0x555557685c50_0;  1 drivers
v0x555557925f50_0 .var "we_regs", 0 0;
L_0x555557a16d30 .concat [ 16 16 0 0], v0x5555579265f0_0, v0x555557685c50_0;
L_0x555557a16dd0 .concat [ 3 3 0 0], v0x555557925340_0, v0x55555792e770_0;
S_0x5555576dd200 .scope module, "mux_addr_sel" "mux" 9 54, 10 1 0, S_0x55555782ba10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 6 "data_bus";
    .port_info 2 /OUTPUT 3 "data_out";
P_0x55555771e3f0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000000011>;
P_0x55555771e430 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x5555576ab5d0_0 .net "data_bus", 5 0, L_0x555557a16dd0;  1 drivers
v0x5555576a87b0_0 .var "data_out", 2 0;
v0x5555576a5990_0 .var/i "i", 31 0;
v0x5555576a2b70_0 .net "sel", 0 0, v0x55555792e930_0;  alias, 1 drivers
E_0x5555575995d0 .event anyedge, v0x5555576a2b70_0, v0x5555576ab5d0_0;
S_0x5555576e0020 .scope module, "mux_data_in" "mux" 9 47, 10 1 0, S_0x55555782ba10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x5555577819f0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x555557781a30 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x55555769fd50_0 .net "data_bus", 31 0, L_0x555557a16d30;  1 drivers
v0x55555769d2a0_0 .var "data_out", 15 0;
v0x55555769d010_0 .var/i "i", 31 0;
v0x55555769cb60_0 .net "sel", 0 0, v0x555557925800_0;  1 drivers
E_0x555557664da0 .event anyedge, v0x55555769cb60_0, v0x55555769fd50_0;
S_0x5555576e2e40 .scope module, "mux_fft_out" "mux" 9 38, 10 1 0, S_0x55555782ba10;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x5555577b2460 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x5555577b24a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000001000>;
v0x555557696270_0 .net "data_bus", 127 0, L_0x555557a14b40;  alias, 1 drivers
v0x555557685c50_0 .var "data_out", 15 0;
v0x555557682e30_0 .var/i "i", 31 0;
v0x555557680010_0 .net "sel", 2 0, v0x555557925340_0;  1 drivers
E_0x555557651130 .event anyedge, v0x555557680010_0, v0x555557696270_0;
S_0x5555576e7660 .scope module, "reg_stage" "fft_reg_stage" 9 25, 11 1 0, S_0x55555782ba10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fill_regs";
    .port_info 2 /INPUT 1 "we_regs";
    .port_info 3 /INPUT 1 "start_calc";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /INPUT 3 "addr_counter";
    .port_info 6 /INPUT 2 "stage";
    .port_info 7 /OUTPUT 128 "fft_data_out";
    .port_info 8 /OUTPUT 1 "calc_finish";
P_0x55555785e060 .param/l "MSB" 0 11 2, +C4<00000000000000000000000000010000>;
P_0x55555785e0a0 .param/l "N" 0 11 1, +C4<00000000000000000000000000001000>;
v0x555557923b90_0 .net "addr_counter", 2 0, v0x5555576a87b0_0;  alias, 1 drivers
v0x555557923cc0_0 .net "calc_finish", 0 0, L_0x555557a15030;  alias, 1 drivers
v0x555557923d80_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x555557924060_0 .net "data_in", 15 0, v0x55555769d2a0_0;  alias, 1 drivers
v0x555557924150_0 .net "fft_data_out", 127 0, L_0x555557a14b40;  alias, 1 drivers
v0x555557924290_0 .net "fill_regs", 0 0, v0x555557925670_0;  1 drivers
v0x555557924330_0 .net "stage", 1 0, v0x5555579258a0_0;  1 drivers
v0x555557924420_0 .net "start_calc", 0 0, v0x555557925940_0;  1 drivers
v0x5555579244c0_0 .net "w_c_in", 15 0, v0x555557724010_0;  1 drivers
v0x555557924560_0 .net "w_c_map_addr", 1 0, L_0x555557a161c0;  1 drivers
v0x555557924670_0 .net "w_c_reg", 31 0, L_0x555557a154a0;  1 drivers
v0x555557924780_0 .net "w_cms_in", 15 0, v0x55555771e4c0_0;  1 drivers
v0x555557924890_0 .net "w_cms_reg", 35 0, L_0x555557a15940;  1 drivers
v0x5555579249a0_0 .net "w_cps_in", 15 0, v0x5555576fdf60_0;  1 drivers
v0x555557924ab0_0 .net "w_cps_reg", 35 0, L_0x555557a156f0;  1 drivers
v0x555557924bc0_0 .net "w_dv_mapper", 0 0, L_0x555557a16090;  1 drivers
v0x555557924c60_0 .net "w_index_out", 2 0, L_0x5555579e6690;  1 drivers
v0x555557924d50_0 .net "w_input_regs", 127 0, L_0x555557a16540;  1 drivers
v0x555557924e60_0 .net "w_we_c_map", 0 0, L_0x555557a16150;  1 drivers
v0x555557924f50_0 .net "we_regs", 0 0, v0x555557925f50_0;  1 drivers
L_0x555557a15b90 .part v0x555557724010_0, 0, 8;
L_0x555557a15c30 .part v0x5555576fdf60_0, 0, 9;
L_0x555557a15cd0 .part v0x55555771e4c0_0, 0, 9;
S_0x55555736c100 .scope module, "c_data" "c_rom_bank" 11 40, 12 1 0, S_0x5555576e7660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "c_in";
    .port_info 3 /INPUT 9 "cps_in";
    .port_info 4 /INPUT 9 "cms_in";
    .port_info 5 /INPUT 2 "addr";
    .port_info 6 /OUTPUT 32 "c_out";
    .port_info 7 /OUTPUT 36 "cps_out";
    .port_info 8 /OUTPUT 36 "cms_out";
P_0x5555575347b0 .param/l "MSB" 0 12 2, +C4<00000000000000000000000000001000>;
P_0x5555575347f0 .param/l "N" 0 12 1, +C4<00000000000000000000000000001000>;
v0x555557745b70_0 .net "addr", 1 0, L_0x555557a161c0;  alias, 1 drivers
v0x555557742c90_0 .net "c_in", 7 0, L_0x555557a15b90;  1 drivers
v0x55555773fe70_0 .net "c_out", 31 0, L_0x555557a154a0;  alias, 1 drivers
v0x55555773d050_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x55555773d110_0 .net "cms_in", 8 0, L_0x555557a15cd0;  1 drivers
v0x55555773a230_0 .net "cms_out", 35 0, L_0x555557a15940;  alias, 1 drivers
v0x555557737820 .array "cos_minus_sin", 0 3, 8 0;
v0x555557737500 .array "cos_plus_sin", 0 3, 8 0;
v0x555557737050 .array "cosinus", 0 3, 7 0;
v0x5555577354d0_0 .net "cps_in", 8 0, L_0x555557a15c30;  1 drivers
v0x5555577326b0_0 .net "cps_out", 35 0, L_0x555557a156f0;  alias, 1 drivers
v0x55555772f890_0 .net "we", 0 0, L_0x555557a16150;  alias, 1 drivers
E_0x555557613fe0 .event negedge, v0x55555773d050_0;
v0x555557737050_0 .array/port v0x555557737050, 0;
v0x555557737050_1 .array/port v0x555557737050, 1;
v0x555557737050_2 .array/port v0x555557737050, 2;
v0x555557737050_3 .array/port v0x555557737050, 3;
L_0x555557a154a0 .concat8 [ 8 8 8 8], v0x555557737050_0, v0x555557737050_1, v0x555557737050_2, v0x555557737050_3;
v0x555557737500_0 .array/port v0x555557737500, 0;
v0x555557737500_1 .array/port v0x555557737500, 1;
v0x555557737500_2 .array/port v0x555557737500, 2;
v0x555557737500_3 .array/port v0x555557737500, 3;
L_0x555557a156f0 .concat8 [ 9 9 9 9], v0x555557737500_0, v0x555557737500_1, v0x555557737500_2, v0x555557737500_3;
v0x555557737820_0 .array/port v0x555557737820, 0;
v0x555557737820_1 .array/port v0x555557737820, 1;
v0x555557737820_2 .array/port v0x555557737820, 2;
v0x555557737820_3 .array/port v0x555557737820, 3;
L_0x555557a15940 .concat8 [ 9 9 9 9], v0x555557737820_0, v0x555557737820_1, v0x555557737820_2, v0x555557737820_3;
S_0x5555576d47a0 .scope generate, "genblk1[0]" "genblk1[0]" 12 32, 12 32 0, S_0x55555736c100;
 .timescale -12 -12;
P_0x55555760b580 .param/l "i" 0 12 32, +C4<00>;
v0x55555767d1f0_0 .net *"_ivl_2", 7 0, v0x555557737050_0;  1 drivers
v0x55555767d2b0_0 .net *"_ivl_5", 8 0, v0x555557737500_0;  1 drivers
v0x55555767a3d0_0 .net *"_ivl_8", 8 0, v0x555557737820_0;  1 drivers
S_0x5555576c04c0 .scope generate, "genblk1[1]" "genblk1[1]" 12 32, 12 32 0, S_0x55555736c100;
 .timescale -12 -12;
P_0x555557632cc0 .param/l "i" 0 12 32, +C4<01>;
v0x5555576775b0_0 .net *"_ivl_2", 7 0, v0x555557737050_1;  1 drivers
v0x555557674790_0 .net *"_ivl_5", 8 0, v0x555557737500_1;  1 drivers
v0x555557671970_0 .net *"_ivl_8", 8 0, v0x555557737820_1;  1 drivers
S_0x5555576c32e0 .scope generate, "genblk1[2]" "genblk1[2]" 12 32, 12 32 0, S_0x55555736c100;
 .timescale -12 -12;
P_0x555557624620 .param/l "i" 0 12 32, +C4<010>;
v0x55555766ee50_0 .net *"_ivl_2", 7 0, v0x555557737050_2;  1 drivers
v0x55555766ebf0_0 .net *"_ivl_5", 8 0, v0x555557737500_2;  1 drivers
v0x55555774e510_0 .net *"_ivl_8", 8 0, v0x555557737820_2;  1 drivers
S_0x5555576c6100 .scope generate, "genblk1[3]" "genblk1[3]" 12 32, 12 32 0, S_0x55555736c100;
 .timescale -12 -12;
P_0x55555761f050 .param/l "i" 0 12 32, +C4<011>;
v0x55555774b6f0_0 .net *"_ivl_2", 7 0, v0x555557737050_3;  1 drivers
v0x5555577488d0_0 .net *"_ivl_5", 8 0, v0x555557737500_3;  1 drivers
v0x555557745ab0_0 .net *"_ivl_8", 8 0, v0x555557737820_3;  1 drivers
S_0x5555576c8f20 .scope module, "c_map" "c_mapper" 11 54, 13 1 0, S_0x5555576e7660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 2 "stage";
    .port_info 3 /OUTPUT 1 "dv";
    .port_info 4 /OUTPUT 1 "o_we";
    .port_info 5 /OUTPUT 16 "c_out";
    .port_info 6 /OUTPUT 16 "cps_out";
    .port_info 7 /OUTPUT 16 "cms_out";
    .port_info 8 /OUTPUT 2 "addr_out";
P_0x55555772ca70 .param/l "DATA_OUT" 1 13 16, C4<1>;
P_0x55555772cab0 .param/l "IDLE" 1 13 15, C4<0>;
P_0x55555772caf0 .param/l "MSB" 0 13 2, +C4<00000000000000000000000000010000>;
P_0x55555772cb30 .param/l "N" 0 13 1, +C4<00000000000000000000000000001000>;
L_0x555557a16090 .functor BUFZ 1, v0x5555576f1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x555557a16150 .functor BUFZ 1, v0x555557719610_0, C4<0>, C4<0>, C4<0>;
L_0x555557a161c0 .functor BUFZ 2, v0x5555576f4cc0_0, C4<00>, C4<00>, C4<00>;
L_0x7f1d1dd8f140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555576fb140_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d1dd8f140;  1 drivers
L_0x7f1d1dd8f188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557703360_0 .net/2u *"_ivl_4", 0 0, L_0x7f1d1dd8f188;  1 drivers
L_0x7f1d1dd8f1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557700540_0 .net/2u *"_ivl_8", 0 0, L_0x7f1d1dd8f1d0;  1 drivers
v0x555557700600_0 .net "addr_out", 1 0, L_0x555557a161c0;  alias, 1 drivers
v0x5555576fd720_0 .net "c_out", 15 0, v0x555557724010_0;  alias, 1 drivers
v0x5555576fa900_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x5555576f7ae0_0 .net "cms_out", 15 0, v0x55555771e4c0_0;  alias, 1 drivers
v0x5555576f4cc0_0 .var "count_data", 1 0;
v0x5555576f4d60_0 .net "cps_out", 15 0, v0x5555576fdf60_0;  alias, 1 drivers
v0x5555576f1ea0_0 .var "data_valid", 0 0;
v0x5555576f1f40_0 .net "dv", 0 0, L_0x555557a16090;  alias, 1 drivers
v0x5555576ef080_0 .var/i "i", 31 0;
v0x5555576ec490_0 .net "o_we", 0 0, L_0x555557a16150;  alias, 1 drivers
v0x5555576ec530_0 .net "stage", 1 0, v0x5555579258a0_0;  alias, 1 drivers
v0x5555576ec080_0 .var "stage_data", 1 0;
v0x5555576eb9a0_0 .net "start", 0 0, v0x555557925670_0;  alias, 1 drivers
v0x5555576eba60_0 .var "state", 1 0;
v0x555557719610_0 .var "we", 0 0;
E_0x5555574f51c0 .event posedge, v0x55555773d050_0;
L_0x555557a15d70 .concat [ 1 2 0 0], L_0x7f1d1dd8f140, v0x5555576ec080_0;
L_0x555557a15e60 .concat [ 1 2 0 0], L_0x7f1d1dd8f188, v0x5555576ec080_0;
L_0x555557a15fa0 .concat [ 1 2 0 0], L_0x7f1d1dd8f1d0, v0x5555576ec080_0;
S_0x5555576cbd40 .scope module, "c_rom" "ROM_c" 13 68, 5 1 0, S_0x5555576c8f20;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555557729c50_0 .net "addr", 2 0, L_0x555557a15d70;  1 drivers
v0x555557726e30 .array "data", 0 7, 15 0;
v0x555557724010_0 .var "out", 15 0;
v0x555557726e30_0 .array/port v0x555557726e30, 0;
v0x555557726e30_1 .array/port v0x555557726e30, 1;
v0x555557726e30_2 .array/port v0x555557726e30, 2;
E_0x5555574ec760/0 .event anyedge, v0x555557729c50_0, v0x555557726e30_0, v0x555557726e30_1, v0x555557726e30_2;
v0x555557726e30_3 .array/port v0x555557726e30, 3;
v0x555557726e30_4 .array/port v0x555557726e30, 4;
v0x555557726e30_5 .array/port v0x555557726e30, 5;
v0x555557726e30_6 .array/port v0x555557726e30, 6;
E_0x5555574ec760/1 .event anyedge, v0x555557726e30_3, v0x555557726e30_4, v0x555557726e30_5, v0x555557726e30_6;
v0x555557726e30_7 .array/port v0x555557726e30, 7;
E_0x5555574ec760/2 .event anyedge, v0x555557726e30_7;
E_0x5555574ec760 .event/or E_0x5555574ec760/0, E_0x5555574ec760/1, E_0x5555574ec760/2;
S_0x5555576ceb60 .scope module, "cms_rom" "ROM_cms" 13 80, 5 53 0, S_0x5555576c8f20;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x5555577211f0_0 .net "addr", 2 0, L_0x555557a15fa0;  1 drivers
v0x55555771e7e0 .array "data", 0 7, 15 0;
v0x55555771e4c0_0 .var "out", 15 0;
v0x55555771e7e0_0 .array/port v0x55555771e7e0, 0;
v0x55555771e7e0_1 .array/port v0x55555771e7e0, 1;
v0x55555771e7e0_2 .array/port v0x55555771e7e0, 2;
E_0x5555574c1930/0 .event anyedge, v0x5555577211f0_0, v0x55555771e7e0_0, v0x55555771e7e0_1, v0x55555771e7e0_2;
v0x55555771e7e0_3 .array/port v0x55555771e7e0, 3;
v0x55555771e7e0_4 .array/port v0x55555771e7e0, 4;
v0x55555771e7e0_5 .array/port v0x55555771e7e0, 5;
v0x55555771e7e0_6 .array/port v0x55555771e7e0, 6;
E_0x5555574c1930/1 .event anyedge, v0x55555771e7e0_3, v0x55555771e7e0_4, v0x55555771e7e0_5, v0x55555771e7e0_6;
v0x55555771e7e0_7 .array/port v0x55555771e7e0, 7;
E_0x5555574c1930/2 .event anyedge, v0x55555771e7e0_7;
E_0x5555574c1930 .event/or E_0x5555574c1930/0, E_0x5555574c1930/1, E_0x5555574c1930/2;
S_0x5555576d1980 .scope module, "cps_rom" "ROM_cps" 13 74, 5 36 0, S_0x5555576c8f20;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x55555771e010_0 .net "addr", 2 0, L_0x555557a15e60;  1 drivers
v0x55555771e0d0 .array "data", 0 7, 15 0;
v0x5555576fdf60_0 .var "out", 15 0;
v0x55555771e0d0_0 .array/port v0x55555771e0d0, 0;
v0x55555771e0d0_1 .array/port v0x55555771e0d0, 1;
v0x55555771e0d0_2 .array/port v0x55555771e0d0, 2;
E_0x5555574d74f0/0 .event anyedge, v0x55555771e010_0, v0x55555771e0d0_0, v0x55555771e0d0_1, v0x55555771e0d0_2;
v0x55555771e0d0_3 .array/port v0x55555771e0d0, 3;
v0x55555771e0d0_4 .array/port v0x55555771e0d0, 4;
v0x55555771e0d0_5 .array/port v0x55555771e0d0, 5;
v0x55555771e0d0_6 .array/port v0x55555771e0d0, 6;
E_0x5555574d74f0/1 .event anyedge, v0x55555771e0d0_3, v0x55555771e0d0_4, v0x55555771e0d0_5, v0x55555771e0d0_6;
v0x55555771e0d0_7 .array/port v0x55555771e0d0, 7;
E_0x5555574d74f0/2 .event anyedge, v0x55555771e0d0_7;
E_0x5555574d74f0 .event/or E_0x5555574d74f0/0, E_0x5555574d74f0/1, E_0x5555574d74f0/2;
S_0x5555576bd6a0 .scope module, "idx_map" "index_mapper" 11 80, 14 1 0, S_0x5555576e7660;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "index_in";
    .port_info 1 /INPUT 2 "stage";
    .port_info 2 /OUTPUT 3 "index_out";
P_0x555557566890 .param/l "MSB" 0 14 1, +C4<00000000000000000000000000000011>;
P_0x5555575668d0 .param/l "N" 0 14 1, +C4<00000000000000000000000000001000>;
L_0x5555579e6690 .functor BUFZ 3, v0x555557708150_0, C4<000>, C4<000>, C4<000>;
v0x5555577167f0_0 .var/i "i", 31 0;
v0x5555577139d0_0 .net "index_in", 2 0, v0x5555576a87b0_0;  alias, 1 drivers
v0x555557710bb0_0 .net "index_out", 2 0, L_0x5555579e6690;  alias, 1 drivers
v0x55555770dd90_0 .net "stage", 1 0, v0x5555579258a0_0;  alias, 1 drivers
v0x55555770af70_0 .var "stage_plus", 1 0;
v0x555557708150_0 .var "tmp", 2 0;
E_0x55555757a400 .event anyedge, v0x5555576ec530_0, v0x55555770af70_0, v0x5555576a87b0_0;
S_0x55555768fa50 .scope module, "input_regs" "reg_array" 11 69, 15 1 0, S_0x5555576e7660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 16 "data";
    .port_info 4 /OUTPUT 128 "data_out";
P_0x5555574cc3d0 .param/l "MSB" 0 15 1, +C4<00000000000000000000000000010000>;
P_0x5555574cc410 .param/l "N" 0 15 1, +C4<00000000000000000000000000001000>;
v0x5555576502a0_0 .net "addr", 2 0, L_0x5555579e6690;  alias, 1 drivers
v0x555557637880_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x555557637230_0 .net "data", 15 0, v0x55555769d2a0_0;  alias, 1 drivers
v0x5555576372d0_0 .net "data_out", 127 0, L_0x555557a16540;  alias, 1 drivers
v0x55555761e7e0 .array "regs", 0 7, 15 0;
L_0x7f1d1dd8f218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555557604d30_0 .net "we", 0 0, L_0x7f1d1dd8f218;  1 drivers
v0x55555761e7e0_0 .array/port v0x55555761e7e0, 0;
v0x55555761e7e0_1 .array/port v0x55555761e7e0, 1;
v0x55555761e7e0_2 .array/port v0x55555761e7e0, 2;
v0x55555761e7e0_3 .array/port v0x55555761e7e0, 3;
LS_0x555557a16540_0_0 .concat8 [ 16 16 16 16], v0x55555761e7e0_0, v0x55555761e7e0_1, v0x55555761e7e0_2, v0x55555761e7e0_3;
v0x55555761e7e0_4 .array/port v0x55555761e7e0, 4;
v0x55555761e7e0_5 .array/port v0x55555761e7e0, 5;
v0x55555761e7e0_6 .array/port v0x55555761e7e0, 6;
v0x55555761e7e0_7 .array/port v0x55555761e7e0, 7;
LS_0x555557a16540_0_4 .concat8 [ 16 16 16 16], v0x55555761e7e0_4, v0x55555761e7e0_5, v0x55555761e7e0_6, v0x55555761e7e0_7;
L_0x555557a16540 .concat8 [ 64 64 0 0], LS_0x555557a16540_0_0, LS_0x555557a16540_0_4;
S_0x555557692870 .scope generate, "genblk1[0]" "genblk1[0]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x555557568f40 .param/l "i" 0 15 23, +C4<00>;
v0x555557705600_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_0;  1 drivers
S_0x555557695690 .scope generate, "genblk1[1]" "genblk1[1]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x55555755e5a0 .param/l "i" 0 15 23, +C4<01>;
v0x555557705290_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_1;  1 drivers
S_0x5555576984b0 .scope generate, "genblk1[2]" "genblk1[2]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x555557555b40 .param/l "i" 0 15 23, +C4<010>;
v0x555557704d40_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_2;  1 drivers
S_0x55555769b2d0 .scope generate, "genblk1[3]" "genblk1[3]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x55555752f280 .param/l "i" 0 15 23, +C4<011>;
v0x55555761e190_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_3;  1 drivers
S_0x5555576b7a60 .scope generate, "genblk1[4]" "genblk1[4]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x555557523a00 .param/l "i" 0 15 23, +C4<0100>;
v0x555557669930_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_4;  1 drivers
S_0x5555576ba880 .scope generate, "genblk1[5]" "genblk1[5]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x55555751ddc0 .param/l "i" 0 15 23, +C4<0101>;
v0x5555576692e0_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_5;  1 drivers
S_0x55555768cc30 .scope generate, "genblk1[6]" "genblk1[6]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x555557548320 .param/l "i" 0 15 23, +C4<0110>;
v0x555557605070_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_6;  1 drivers
S_0x5555576a27f0 .scope generate, "genblk1[7]" "genblk1[7]" 15 23, 15 23 0, S_0x55555768fa50;
 .timescale -12 -12;
P_0x55555753caa0 .param/l "i" 0 15 23, +C4<0111>;
v0x5555576508f0_0 .net *"_ivl_2", 15 0, v0x55555761e7e0_7;  1 drivers
S_0x5555576a5610 .scope module, "test_fft_stage" "fft_stage" 11 27, 16 1 0, S_0x5555576e7660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start_calc";
    .port_info 2 /INPUT 128 "input_regs";
    .port_info 3 /INPUT 32 "c_regs";
    .port_info 4 /INPUT 36 "cps_regs";
    .port_info 5 /INPUT 36 "cms_regs";
    .port_info 6 /OUTPUT 128 "output_data";
    .port_info 7 /OUTPUT 1 "data_valid";
P_0x55555749a690 .param/l "MSB" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55555749a6d0 .param/l "MSB_IN" 0 16 2, +C4<00000000000000000000000000010000>;
P_0x55555749a710 .param/l "N" 0 16 1, +C4<00000000000000000000000000001000>;
v0x555557923290_0 .net "c_regs", 31 0, L_0x555557a154a0;  alias, 1 drivers
v0x5555579233a0_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x555557923440_0 .net "cms_regs", 35 0, L_0x555557a15940;  alias, 1 drivers
v0x555557923540_0 .net "cps_regs", 35 0, L_0x555557a156f0;  alias, 1 drivers
v0x555557923610_0 .net "data_valid", 0 0, L_0x555557a15030;  alias, 1 drivers
v0x5555579236b0_0 .net "input_regs", 127 0, L_0x555557a16540;  alias, 1 drivers
v0x555557923750_0 .net "output_data", 127 0, L_0x555557a14b40;  alias, 1 drivers
v0x555557923820_0 .net "start_calc", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x5555579239d0_0 .net "w_dv", 3 0, L_0x555557a14790;  1 drivers
L_0x555557982e80 .part L_0x555557a16540, 0, 8;
L_0x555557982f20 .part L_0x555557a16540, 8, 8;
L_0x555557983050 .part L_0x555557a16540, 64, 8;
L_0x5555579830f0 .part L_0x555557a16540, 72, 8;
L_0x555557983190 .part L_0x555557a154a0, 0, 8;
L_0x555557983230 .part L_0x555557a156f0, 0, 9;
L_0x5555579832d0 .part L_0x555557a15940, 0, 9;
L_0x5555579b3510 .part L_0x555557a16540, 16, 8;
L_0x5555579b3600 .part L_0x555557a16540, 24, 8;
L_0x5555579b37b0 .part L_0x555557a16540, 80, 8;
L_0x5555579b38b0 .part L_0x555557a16540, 88, 8;
L_0x5555579b3950 .part L_0x555557a154a0, 8, 8;
L_0x5555579b3a60 .part L_0x555557a156f0, 9, 9;
L_0x5555579b3b90 .part L_0x555557a15940, 9, 9;
L_0x5555579e3c80 .part L_0x555557a16540, 32, 8;
L_0x5555579e3d20 .part L_0x555557a16540, 40, 8;
L_0x5555579e3e50 .part L_0x555557a16540, 96, 8;
L_0x5555579e3ef0 .part L_0x555557a16540, 104, 8;
L_0x5555579e4030 .part L_0x555557a154a0, 16, 8;
L_0x5555579e40d0 .part L_0x555557a156f0, 18, 9;
L_0x5555579e3f90 .part L_0x555557a15940, 18, 9;
L_0x555557a14210 .part L_0x555557a16540, 48, 8;
L_0x5555579e4170 .part L_0x555557a16540, 56, 8;
L_0x555557a14580 .part L_0x555557a16540, 112, 8;
L_0x555557a142b0 .part L_0x555557a16540, 120, 8;
L_0x555557a146f0 .part L_0x555557a154a0, 24, 8;
L_0x555557a14620 .part L_0x555557a156f0, 27, 9;
L_0x555557a14870 .part L_0x555557a15940, 27, 9;
L_0x555557a14790 .concat8 [ 1 1 1 1], v0x5555577883c0_0, v0x5555570b85c0_0, v0x5555578c50b0_0, v0x555557920210_0;
LS_0x555557a14b40_0_0 .concat8 [ 8 8 8 8], v0x555557759ec0_0, v0x555557759e20_0, v0x55555708ba30_0, v0x55555708b970_0;
LS_0x555557a14b40_0_4 .concat8 [ 8 8 8 8], v0x5555578c6c20_0, v0x5555578c6b60_0, v0x555557921d40_0, v0x555557921c80_0;
LS_0x555557a14b40_0_8 .concat8 [ 8 8 8 8], v0x555557769f90_0, v0x555557769eb0_0, v0x5555570ce0f0_0, v0x5555570ce030_0;
LS_0x555557a14b40_0_12 .concat8 [ 8 8 8 8], v0x5555578c56e0_0, v0x5555578c5600_0, v0x555557920840_0, v0x555557920760_0;
L_0x555557a14b40 .concat8 [ 32 32 32 32], LS_0x555557a14b40_0_0, LS_0x555557a14b40_0_4, LS_0x555557a14b40_0_8, LS_0x555557a14b40_0_12;
L_0x555557a15030 .part L_0x555557a14790, 0, 1;
S_0x5555576a8430 .scope generate, "bfs[0]" "bfs[0]" 16 20, 16 20 0, S_0x5555576a5610;
 .timescale -12 -12;
P_0x55555712d500 .param/l "i" 0 16 20, +C4<00>;
S_0x5555576ab250 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x5555576a8430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x55555775b810_0 .net "A_im", 7 0, L_0x555557982f20;  1 drivers
v0x55555775b8f0_0 .net "A_re", 7 0, L_0x555557982e80;  1 drivers
v0x55555775cc40_0 .net "B_im", 7 0, L_0x5555579830f0;  1 drivers
v0x55555775cd40_0 .net "B_re", 7 0, L_0x555557983050;  1 drivers
v0x5555577589f0_0 .net "C_minus_S", 8 0, L_0x5555579832d0;  1 drivers
v0x555557758ae0_0 .net "C_plus_S", 8 0, L_0x555557983230;  1 drivers
v0x555557759e20_0 .var "D_im", 7 0;
v0x555557759ec0_0 .var "D_re", 7 0;
v0x555557755bd0_0 .net "E_im", 7 0, v0x555557769eb0_0;  1 drivers
v0x555557755ca0_0 .net "E_re", 7 0, v0x555557769f90_0;  1 drivers
v0x555557757000_0 .net *"_ivl_13", 0 0, L_0x5555579779e0;  1 drivers
v0x5555577570c0_0 .net *"_ivl_17", 0 0, L_0x555557977c10;  1 drivers
v0x555557836eb0_0 .net *"_ivl_21", 0 0, L_0x55555797d060;  1 drivers
v0x555557836f90_0 .net *"_ivl_25", 0 0, L_0x55555797d210;  1 drivers
v0x55555781df90_0 .net *"_ivl_29", 0 0, L_0x5555579825f0;  1 drivers
v0x55555781e070_0 .net *"_ivl_33", 0 0, L_0x5555579827c0;  1 drivers
v0x5555578328a0_0 .net *"_ivl_5", 0 0, L_0x5555579724a0;  1 drivers
v0x555557832940_0 .net *"_ivl_9", 0 0, L_0x555557972680;  1 drivers
v0x55555782fa80_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x55555782fb20_0 .net "data_valid", 0 0, v0x5555577883c0_0;  1 drivers
v0x555557830eb0_0 .net "i_C", 7 0, L_0x555557983190;  1 drivers
v0x555557830f50_0 .var "r_D_re", 7 0;
v0x55555782cc60_0 .net "start_calc", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x55555782cd30_0 .net "w_d_im", 8 0, L_0x555557976ed0;  1 drivers
v0x55555782e090_0 .net "w_d_re", 8 0, L_0x555557971a00;  1 drivers
v0x55555782e160_0 .net "w_e_im", 8 0, L_0x55555797c5a0;  1 drivers
v0x555557829e40_0 .net "w_e_re", 8 0, L_0x555557981c70;  1 drivers
v0x555557829f10_0 .net "w_neg_b_im", 7 0, L_0x555557982ce0;  1 drivers
v0x55555782b270_0 .net "w_neg_b_re", 7 0, L_0x555557982ab0;  1 drivers
L_0x55555796d1c0 .part L_0x555557981c70, 1, 8;
L_0x55555796d2f0 .part L_0x55555797c5a0, 1, 8;
L_0x5555579724a0 .part L_0x555557982e80, 7, 1;
L_0x555557972540 .concat [ 8 1 0 0], L_0x555557982e80, L_0x5555579724a0;
L_0x555557972680 .part L_0x555557983050, 7, 1;
L_0x555557972770 .concat [ 8 1 0 0], L_0x555557983050, L_0x555557972680;
L_0x5555579779e0 .part L_0x555557982f20, 7, 1;
L_0x555557977a80 .concat [ 8 1 0 0], L_0x555557982f20, L_0x5555579779e0;
L_0x555557977c10 .part L_0x5555579830f0, 7, 1;
L_0x555557977d00 .concat [ 8 1 0 0], L_0x5555579830f0, L_0x555557977c10;
L_0x55555797d060 .part L_0x555557982f20, 7, 1;
L_0x55555797d100 .concat [ 8 1 0 0], L_0x555557982f20, L_0x55555797d060;
L_0x55555797d210 .part L_0x555557982ce0, 7, 1;
L_0x55555797d300 .concat [ 8 1 0 0], L_0x555557982ce0, L_0x55555797d210;
L_0x5555579825f0 .part L_0x555557982e80, 7, 1;
L_0x555557982690 .concat [ 8 1 0 0], L_0x555557982e80, L_0x5555579825f0;
L_0x5555579827c0 .part L_0x555557982ab0, 7, 1;
L_0x5555579828b0 .concat [ 8 1 0 0], L_0x555557982ab0, L_0x5555579827c0;
S_0x5555576ae070 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x5555576ab250;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557011d00 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557656e50_0 .net "answer", 8 0, L_0x555557976ed0;  alias, 1 drivers
v0x555557654030_0 .net "carry", 8 0, L_0x555557977580;  1 drivers
v0x555557651620_0 .net "carry_out", 0 0, L_0x555557977270;  1 drivers
v0x5555576516c0_0 .net "input1", 8 0, L_0x555557977a80;  1 drivers
v0x555557651300_0 .net "input2", 8 0, L_0x555557977d00;  1 drivers
L_0x5555579729e0 .part L_0x555557977a80, 0, 1;
L_0x555557972a80 .part L_0x555557977d00, 0, 1;
L_0x5555579730f0 .part L_0x555557977a80, 1, 1;
L_0x555557973190 .part L_0x555557977d00, 1, 1;
L_0x5555579732c0 .part L_0x555557977580, 0, 1;
L_0x555557973930 .part L_0x555557977a80, 2, 1;
L_0x555557973aa0 .part L_0x555557977d00, 2, 1;
L_0x555557973bd0 .part L_0x555557977580, 1, 1;
L_0x555557974240 .part L_0x555557977a80, 3, 1;
L_0x555557974400 .part L_0x555557977d00, 3, 1;
L_0x5555579745c0 .part L_0x555557977580, 2, 1;
L_0x555557974ae0 .part L_0x555557977a80, 4, 1;
L_0x555557974c80 .part L_0x555557977d00, 4, 1;
L_0x555557974db0 .part L_0x555557977580, 3, 1;
L_0x555557975390 .part L_0x555557977a80, 5, 1;
L_0x5555579754c0 .part L_0x555557977d00, 5, 1;
L_0x555557975680 .part L_0x555557977580, 4, 1;
L_0x555557975c90 .part L_0x555557977a80, 6, 1;
L_0x555557975e60 .part L_0x555557977d00, 6, 1;
L_0x555557975f00 .part L_0x555557977580, 5, 1;
L_0x555557975dc0 .part L_0x555557977a80, 7, 1;
L_0x555557976650 .part L_0x555557977d00, 7, 1;
L_0x555557976030 .part L_0x555557977580, 6, 1;
L_0x555557976da0 .part L_0x555557977a80, 8, 1;
L_0x555557976800 .part L_0x555557977d00, 8, 1;
L_0x555557977030 .part L_0x555557977580, 7, 1;
LS_0x555557976ed0_0_0 .concat8 [ 1 1 1 1], L_0x555557972860, L_0x555557972b90, L_0x555557973460, L_0x555557973dc0;
LS_0x555557976ed0_0_4 .concat8 [ 1 1 1 1], L_0x555557974760, L_0x555557974f70, L_0x555557975820, L_0x555557976150;
LS_0x555557976ed0_0_8 .concat8 [ 1 0 0 0], L_0x555557976930;
L_0x555557976ed0 .concat8 [ 4 4 1 0], LS_0x555557976ed0_0_0, LS_0x555557976ed0_0_4, LS_0x555557976ed0_0_8;
LS_0x555557977580_0_0 .concat8 [ 1 1 1 1], L_0x5555579728d0, L_0x555557972fe0, L_0x555557973820, L_0x555557974130;
LS_0x555557977580_0_4 .concat8 [ 1 1 1 1], L_0x5555579749d0, L_0x555557975280, L_0x555557975b80, L_0x5555579764b0;
LS_0x555557977580_0_8 .concat8 [ 1 0 0 0], L_0x555557976c90;
L_0x555557977580 .concat8 [ 4 4 1 0], LS_0x555557977580_0_0, LS_0x555557977580_0_4, LS_0x555557977580_0_8;
L_0x555557977270 .part L_0x555557977580, 8, 1;
S_0x5555576b0e90 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x555557087a40 .param/l "i" 0 18 14, +C4<00>;
S_0x555557689e10 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555576b0e90;
 .timescale -12 -12;
S_0x55555769f9d0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557689e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557972860 .functor XOR 1, L_0x5555579729e0, L_0x555557972a80, C4<0>, C4<0>;
L_0x5555579728d0 .functor AND 1, L_0x5555579729e0, L_0x555557972a80, C4<1>, C4<1>;
v0x5555575b6480_0 .net "c", 0 0, L_0x5555579728d0;  1 drivers
v0x5555575a0960_0 .net "s", 0 0, L_0x555557972860;  1 drivers
v0x5555575a0a20_0 .net "x", 0 0, L_0x5555579729e0;  1 drivers
v0x5555575cdf70_0 .net "y", 0 0, L_0x555557972a80;  1 drivers
S_0x555557674410 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x55555764fc70 .param/l "i" 0 18 14, +C4<01>;
S_0x555557677230 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557674410;
 .timescale -12 -12;
S_0x55555767a050 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557677230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557972b20 .functor XOR 1, L_0x5555579730f0, L_0x555557973190, C4<0>, C4<0>;
L_0x555557972b90 .functor XOR 1, L_0x555557972b20, L_0x5555579732c0, C4<0>, C4<0>;
L_0x555557972c50 .functor AND 1, L_0x555557973190, L_0x5555579732c0, C4<1>, C4<1>;
L_0x555557972d60 .functor AND 1, L_0x5555579730f0, L_0x555557973190, C4<1>, C4<1>;
L_0x555557972e20 .functor OR 1, L_0x555557972c50, L_0x555557972d60, C4<0>, C4<0>;
L_0x555557972f30 .functor AND 1, L_0x5555579730f0, L_0x5555579732c0, C4<1>, C4<1>;
L_0x555557972fe0 .functor OR 1, L_0x555557972e20, L_0x555557972f30, C4<0>, C4<0>;
v0x5555575ccda0_0 .net *"_ivl_0", 0 0, L_0x555557972b20;  1 drivers
v0x5555575cc010_0 .net *"_ivl_10", 0 0, L_0x555557972f30;  1 drivers
v0x555557342b40_0 .net *"_ivl_4", 0 0, L_0x555557972c50;  1 drivers
v0x555557342c00_0 .net *"_ivl_6", 0 0, L_0x555557972d60;  1 drivers
v0x5555575e0b10_0 .net *"_ivl_8", 0 0, L_0x555557972e20;  1 drivers
v0x5555575fcff0_0 .net "c_in", 0 0, L_0x5555579732c0;  1 drivers
v0x5555575fd0b0_0 .net "c_out", 0 0, L_0x555557972fe0;  1 drivers
v0x5555575fa1d0_0 .net "s", 0 0, L_0x555557972b90;  1 drivers
v0x5555575fa290_0 .net "x", 0 0, L_0x5555579730f0;  1 drivers
v0x5555575f73b0_0 .net "y", 0 0, L_0x555557973190;  1 drivers
S_0x55555767ce70 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x5555575973a0 .param/l "i" 0 18 14, +C4<010>;
S_0x55555767fc90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555767ce70;
 .timescale -12 -12;
S_0x555557682ab0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555767fc90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579733f0 .functor XOR 1, L_0x555557973930, L_0x555557973aa0, C4<0>, C4<0>;
L_0x555557973460 .functor XOR 1, L_0x5555579733f0, L_0x555557973bd0, C4<0>, C4<0>;
L_0x5555579734d0 .functor AND 1, L_0x555557973aa0, L_0x555557973bd0, C4<1>, C4<1>;
L_0x5555579735e0 .functor AND 1, L_0x555557973930, L_0x555557973aa0, C4<1>, C4<1>;
L_0x5555579736a0 .functor OR 1, L_0x5555579734d0, L_0x5555579735e0, C4<0>, C4<0>;
L_0x5555579737b0 .functor AND 1, L_0x555557973930, L_0x555557973bd0, C4<1>, C4<1>;
L_0x555557973820 .functor OR 1, L_0x5555579736a0, L_0x5555579737b0, C4<0>, C4<0>;
v0x5555575f4590_0 .net *"_ivl_0", 0 0, L_0x5555579733f0;  1 drivers
v0x5555575f1770_0 .net *"_ivl_10", 0 0, L_0x5555579737b0;  1 drivers
v0x5555575ee950_0 .net *"_ivl_4", 0 0, L_0x5555579734d0;  1 drivers
v0x5555575eea10_0 .net *"_ivl_6", 0 0, L_0x5555579735e0;  1 drivers
v0x5555575ebb30_0 .net *"_ivl_8", 0 0, L_0x5555579736a0;  1 drivers
v0x5555575e8d10_0 .net "c_in", 0 0, L_0x555557973bd0;  1 drivers
v0x5555575e8dd0_0 .net "c_out", 0 0, L_0x555557973820;  1 drivers
v0x5555575e5ef0_0 .net "s", 0 0, L_0x555557973460;  1 drivers
v0x5555575e5fb0_0 .net "x", 0 0, L_0x555557973930;  1 drivers
v0x5555575e30d0_0 .net "y", 0 0, L_0x555557973aa0;  1 drivers
S_0x5555576858d0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x5555575a4460 .param/l "i" 0 18 14, +C4<011>;
S_0x5555576715f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576858d0;
 .timescale -12 -12;
S_0x55555773ccd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576715f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557973d50 .functor XOR 1, L_0x555557974240, L_0x555557974400, C4<0>, C4<0>;
L_0x555557973dc0 .functor XOR 1, L_0x555557973d50, L_0x5555579745c0, C4<0>, C4<0>;
L_0x555557973e30 .functor AND 1, L_0x555557974400, L_0x5555579745c0, C4<1>, C4<1>;
L_0x555557973ef0 .functor AND 1, L_0x555557974240, L_0x555557974400, C4<1>, C4<1>;
L_0x555557973fb0 .functor OR 1, L_0x555557973e30, L_0x555557973ef0, C4<0>, C4<0>;
L_0x5555579740c0 .functor AND 1, L_0x555557974240, L_0x5555579745c0, C4<1>, C4<1>;
L_0x555557974130 .functor OR 1, L_0x555557973fb0, L_0x5555579740c0, C4<0>, C4<0>;
v0x5555575e02b0_0 .net *"_ivl_0", 0 0, L_0x555557973d50;  1 drivers
v0x5555575dd490_0 .net *"_ivl_10", 0 0, L_0x5555579740c0;  1 drivers
v0x5555575da670_0 .net *"_ivl_4", 0 0, L_0x555557973e30;  1 drivers
v0x5555575d7850_0 .net *"_ivl_6", 0 0, L_0x555557973ef0;  1 drivers
v0x5555575d4a30_0 .net *"_ivl_8", 0 0, L_0x555557973fb0;  1 drivers
v0x5555575d1c10_0 .net "c_in", 0 0, L_0x5555579745c0;  1 drivers
v0x5555575d1cd0_0 .net "c_out", 0 0, L_0x555557974130;  1 drivers
v0x5555575cf020_0 .net "s", 0 0, L_0x555557973dc0;  1 drivers
v0x5555575cf0e0_0 .net "x", 0 0, L_0x555557974240;  1 drivers
v0x5555575cec10_0 .net "y", 0 0, L_0x555557974400;  1 drivers
S_0x55555773faf0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x5555575e91b0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557742910 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555773faf0;
 .timescale -12 -12;
S_0x555557745730 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557742910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579746f0 .functor XOR 1, L_0x555557974ae0, L_0x555557974c80, C4<0>, C4<0>;
L_0x555557974760 .functor XOR 1, L_0x5555579746f0, L_0x555557974db0, C4<0>, C4<0>;
L_0x5555579747d0 .functor AND 1, L_0x555557974c80, L_0x555557974db0, C4<1>, C4<1>;
L_0x555557974840 .functor AND 1, L_0x555557974ae0, L_0x555557974c80, C4<1>, C4<1>;
L_0x5555579748b0 .functor OR 1, L_0x5555579747d0, L_0x555557974840, C4<0>, C4<0>;
L_0x555557974920 .functor AND 1, L_0x555557974ae0, L_0x555557974db0, C4<1>, C4<1>;
L_0x5555579749d0 .functor OR 1, L_0x5555579748b0, L_0x555557974920, C4<0>, C4<0>;
v0x5555575ce550_0 .net *"_ivl_0", 0 0, L_0x5555579746f0;  1 drivers
v0x5555575b5480_0 .net *"_ivl_10", 0 0, L_0x555557974920;  1 drivers
v0x5555575b2660_0 .net *"_ivl_4", 0 0, L_0x5555579747d0;  1 drivers
v0x5555575b2720_0 .net *"_ivl_6", 0 0, L_0x555557974840;  1 drivers
v0x5555575af840_0 .net *"_ivl_8", 0 0, L_0x5555579748b0;  1 drivers
v0x5555575aca20_0 .net "c_in", 0 0, L_0x555557974db0;  1 drivers
v0x5555575acae0_0 .net "c_out", 0 0, L_0x5555579749d0;  1 drivers
v0x5555575a9c00_0 .net "s", 0 0, L_0x555557974760;  1 drivers
v0x5555575a9cc0_0 .net "x", 0 0, L_0x555557974ae0;  1 drivers
v0x5555575a6de0_0 .net "y", 0 0, L_0x555557974c80;  1 drivers
S_0x555557748550 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x55555770b410 .param/l "i" 0 18 14, +C4<0101>;
S_0x55555774b370 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557748550;
 .timescale -12 -12;
S_0x55555774e190 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555774b370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557974c10 .functor XOR 1, L_0x555557975390, L_0x5555579754c0, C4<0>, C4<0>;
L_0x555557974f70 .functor XOR 1, L_0x555557974c10, L_0x555557975680, C4<0>, C4<0>;
L_0x555557974fe0 .functor AND 1, L_0x5555579754c0, L_0x555557975680, C4<1>, C4<1>;
L_0x555557975050 .functor AND 1, L_0x555557975390, L_0x5555579754c0, C4<1>, C4<1>;
L_0x5555579750c0 .functor OR 1, L_0x555557974fe0, L_0x555557975050, C4<0>, C4<0>;
L_0x5555579751d0 .functor AND 1, L_0x555557975390, L_0x555557975680, C4<1>, C4<1>;
L_0x555557975280 .functor OR 1, L_0x5555579750c0, L_0x5555579751d0, C4<0>, C4<0>;
v0x5555575a3fc0_0 .net *"_ivl_0", 0 0, L_0x555557974c10;  1 drivers
v0x5555575a16a0_0 .net *"_ivl_10", 0 0, L_0x5555579751d0;  1 drivers
v0x5555575a1380_0 .net *"_ivl_4", 0 0, L_0x555557974fe0;  1 drivers
v0x5555575a0ed0_0 .net *"_ivl_6", 0 0, L_0x555557975050;  1 drivers
v0x5555575cb040_0 .net *"_ivl_8", 0 0, L_0x5555579750c0;  1 drivers
v0x5555575c8220_0 .net "c_in", 0 0, L_0x555557975680;  1 drivers
v0x5555575c82e0_0 .net "c_out", 0 0, L_0x555557975280;  1 drivers
v0x5555575c5400_0 .net "s", 0 0, L_0x555557974f70;  1 drivers
v0x5555575c54c0_0 .net "x", 0 0, L_0x555557975390;  1 drivers
v0x5555575c25e0_0 .net "y", 0 0, L_0x5555579754c0;  1 drivers
S_0x555557739eb0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x555557703800 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557723c90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557739eb0;
 .timescale -12 -12;
S_0x555557726ab0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557723c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579757b0 .functor XOR 1, L_0x555557975c90, L_0x555557975e60, C4<0>, C4<0>;
L_0x555557975820 .functor XOR 1, L_0x5555579757b0, L_0x555557975f00, C4<0>, C4<0>;
L_0x555557975890 .functor AND 1, L_0x555557975e60, L_0x555557975f00, C4<1>, C4<1>;
L_0x555557975900 .functor AND 1, L_0x555557975c90, L_0x555557975e60, C4<1>, C4<1>;
L_0x5555579759c0 .functor OR 1, L_0x555557975890, L_0x555557975900, C4<0>, C4<0>;
L_0x555557975ad0 .functor AND 1, L_0x555557975c90, L_0x555557975f00, C4<1>, C4<1>;
L_0x555557975b80 .functor OR 1, L_0x5555579759c0, L_0x555557975ad0, C4<0>, C4<0>;
v0x5555575bf7c0_0 .net *"_ivl_0", 0 0, L_0x5555579757b0;  1 drivers
v0x5555575bc9a0_0 .net *"_ivl_10", 0 0, L_0x555557975ad0;  1 drivers
v0x5555575b9b80_0 .net *"_ivl_4", 0 0, L_0x555557975890;  1 drivers
v0x5555575b70d0_0 .net *"_ivl_6", 0 0, L_0x555557975900;  1 drivers
v0x5555575b6e40_0 .net *"_ivl_8", 0 0, L_0x5555579759c0;  1 drivers
v0x5555575b6990_0 .net "c_in", 0 0, L_0x555557975f00;  1 drivers
v0x5555575b6a50_0 .net "c_out", 0 0, L_0x555557975b80;  1 drivers
v0x5555575b00a0_0 .net "s", 0 0, L_0x555557975820;  1 drivers
v0x5555575b0160_0 .net "x", 0 0, L_0x555557975c90;  1 drivers
v0x555557589000_0 .net "y", 0 0, L_0x555557975e60;  1 drivers
S_0x5555577298d0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x55555773d4f0 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555772c6f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577298d0;
 .timescale -12 -12;
S_0x55555772f510 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555772c6f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579760e0 .functor XOR 1, L_0x555557975dc0, L_0x555557976650, C4<0>, C4<0>;
L_0x555557976150 .functor XOR 1, L_0x5555579760e0, L_0x555557976030, C4<0>, C4<0>;
L_0x5555579761c0 .functor AND 1, L_0x555557976650, L_0x555557976030, C4<1>, C4<1>;
L_0x555557976230 .functor AND 1, L_0x555557975dc0, L_0x555557976650, C4<1>, C4<1>;
L_0x5555579762f0 .functor OR 1, L_0x5555579761c0, L_0x555557976230, C4<0>, C4<0>;
L_0x555557976400 .functor AND 1, L_0x555557975dc0, L_0x555557976030, C4<1>, C4<1>;
L_0x5555579764b0 .functor OR 1, L_0x5555579762f0, L_0x555557976400, C4<0>, C4<0>;
v0x55555759f960_0 .net *"_ivl_0", 0 0, L_0x5555579760e0;  1 drivers
v0x55555759cb40_0 .net *"_ivl_10", 0 0, L_0x555557976400;  1 drivers
v0x555557599d20_0 .net *"_ivl_4", 0 0, L_0x5555579761c0;  1 drivers
v0x555557596f00_0 .net *"_ivl_6", 0 0, L_0x555557976230;  1 drivers
v0x5555575940e0_0 .net *"_ivl_8", 0 0, L_0x5555579762f0;  1 drivers
v0x5555575912c0_0 .net "c_in", 0 0, L_0x555557976030;  1 drivers
v0x555557591380_0 .net "c_out", 0 0, L_0x5555579764b0;  1 drivers
v0x55555758e4a0_0 .net "s", 0 0, L_0x555557976150;  1 drivers
v0x55555758e560_0 .net "x", 0 0, L_0x555557975dc0;  1 drivers
v0x55555758b680_0 .net "y", 0 0, L_0x555557976650;  1 drivers
S_0x555557732330 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555576ae070;
 .timescale -12 -12;
P_0x55555774f120 .param/l "i" 0 18 14, +C4<01000>;
S_0x555557735150 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557732330;
 .timescale -12 -12;
S_0x555557720e70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557735150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579768c0 .functor XOR 1, L_0x555557976da0, L_0x555557976800, C4<0>, C4<0>;
L_0x555557976930 .functor XOR 1, L_0x5555579768c0, L_0x555557977030, C4<0>, C4<0>;
L_0x5555579769a0 .functor AND 1, L_0x555557976800, L_0x555557977030, C4<1>, C4<1>;
L_0x555557976a10 .functor AND 1, L_0x555557976da0, L_0x555557976800, C4<1>, C4<1>;
L_0x555557976ad0 .functor OR 1, L_0x5555579769a0, L_0x555557976a10, C4<0>, C4<0>;
L_0x555557976be0 .functor AND 1, L_0x555557976da0, L_0x555557977030, C4<1>, C4<1>;
L_0x555557976c90 .functor OR 1, L_0x555557976ad0, L_0x555557976be0, C4<0>, C4<0>;
v0x555557588b10_0 .net *"_ivl_0", 0 0, L_0x5555579768c0;  1 drivers
v0x5555575888b0_0 .net *"_ivl_10", 0 0, L_0x555557976be0;  1 drivers
v0x555557668310_0 .net *"_ivl_4", 0 0, L_0x5555579769a0;  1 drivers
v0x5555576654f0_0 .net *"_ivl_6", 0 0, L_0x555557976a10;  1 drivers
v0x5555576626d0_0 .net *"_ivl_8", 0 0, L_0x555557976ad0;  1 drivers
v0x55555765f8b0_0 .net "c_in", 0 0, L_0x555557977030;  1 drivers
v0x55555765f970_0 .net "c_out", 0 0, L_0x555557976c90;  1 drivers
v0x55555765ca90_0 .net "s", 0 0, L_0x555557976930;  1 drivers
v0x55555765cb50_0 .net "x", 0 0, L_0x555557976da0;  1 drivers
v0x555557659c70_0 .net "y", 0 0, L_0x555557976800;  1 drivers
S_0x5555576f1b20 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x5555576ab250;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555576865f0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555574ea090_0 .net "answer", 8 0, L_0x555557971a00;  alias, 1 drivers
v0x5555574e7270_0 .net "carry", 8 0, L_0x555557972040;  1 drivers
v0x5555574e4680_0 .net "carry_out", 0 0, L_0x555557971d30;  1 drivers
v0x5555574e4720_0 .net "input1", 8 0, L_0x555557972540;  1 drivers
v0x5555574e4270_0 .net "input2", 8 0, L_0x555557972770;  1 drivers
L_0x55555796d550 .part L_0x555557972540, 0, 1;
L_0x55555796d5f0 .part L_0x555557972770, 0, 1;
L_0x55555796dc60 .part L_0x555557972540, 1, 1;
L_0x55555796dd90 .part L_0x555557972770, 1, 1;
L_0x55555796dec0 .part L_0x555557972040, 0, 1;
L_0x55555796e570 .part L_0x555557972540, 2, 1;
L_0x55555796e6e0 .part L_0x555557972770, 2, 1;
L_0x55555796e810 .part L_0x555557972040, 1, 1;
L_0x55555796ee80 .part L_0x555557972540, 3, 1;
L_0x55555796f040 .part L_0x555557972770, 3, 1;
L_0x55555796f200 .part L_0x555557972040, 2, 1;
L_0x55555796f720 .part L_0x555557972540, 4, 1;
L_0x55555796f8c0 .part L_0x555557972770, 4, 1;
L_0x55555796f9f0 .part L_0x555557972040, 3, 1;
L_0x55555796ffd0 .part L_0x555557972540, 5, 1;
L_0x555557970100 .part L_0x555557972770, 5, 1;
L_0x5555579702c0 .part L_0x555557972040, 4, 1;
L_0x5555579708d0 .part L_0x555557972540, 6, 1;
L_0x555557970aa0 .part L_0x555557972770, 6, 1;
L_0x555557970b40 .part L_0x555557972040, 5, 1;
L_0x555557970a00 .part L_0x555557972540, 7, 1;
L_0x555557971290 .part L_0x555557972770, 7, 1;
L_0x555557970c70 .part L_0x555557972040, 6, 1;
L_0x5555579718d0 .part L_0x555557972540, 8, 1;
L_0x555557971ad0 .part L_0x555557972770, 8, 1;
L_0x555557971c00 .part L_0x555557972040, 7, 1;
LS_0x555557971a00_0_0 .concat8 [ 1 1 1 1], L_0x55555796d420, L_0x55555796d700, L_0x55555796e060, L_0x55555796ea00;
LS_0x555557971a00_0_4 .concat8 [ 1 1 1 1], L_0x55555796f3a0, L_0x55555796fbb0, L_0x555557970460, L_0x555557970d90;
LS_0x555557971a00_0_8 .concat8 [ 1 0 0 0], L_0x555557971460;
L_0x555557971a00 .concat8 [ 4 4 1 0], LS_0x555557971a00_0_0, LS_0x555557971a00_0_4, LS_0x555557971a00_0_8;
LS_0x555557972040_0_0 .concat8 [ 1 1 1 1], L_0x55555796d490, L_0x55555796db50, L_0x55555796e460, L_0x55555796ed70;
LS_0x555557972040_0_4 .concat8 [ 1 1 1 1], L_0x55555796f610, L_0x55555796fec0, L_0x5555579707c0, L_0x5555579710f0;
LS_0x555557972040_0_8 .concat8 [ 1 0 0 0], L_0x5555579717c0;
L_0x555557972040 .concat8 [ 4 4 1 0], LS_0x555557972040_0_0, LS_0x555557972040_0_4, LS_0x555557972040_0_8;
L_0x555557971d30 .part L_0x555557972040, 8, 1;
S_0x5555576f4940 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x5555576a5e30 .param/l "i" 0 18 14, +C4<00>;
S_0x5555576f7760 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555576f4940;
 .timescale -12 -12;
S_0x5555576fa580 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555576f7760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555796d420 .functor XOR 1, L_0x55555796d550, L_0x55555796d5f0, C4<0>, C4<0>;
L_0x55555796d490 .functor AND 1, L_0x55555796d550, L_0x55555796d5f0, C4<1>, C4<1>;
v0x555557650e50_0 .net "c", 0 0, L_0x55555796d490;  1 drivers
v0x55555764f2d0_0 .net "s", 0 0, L_0x55555796d420;  1 drivers
v0x55555764f390_0 .net "x", 0 0, L_0x55555796d550;  1 drivers
v0x55555764c4b0_0 .net "y", 0 0, L_0x55555796d5f0;  1 drivers
S_0x5555576fd3a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x5555576c9740 .param/l "i" 0 18 14, +C4<01>;
S_0x5555577001c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576fd3a0;
 .timescale -12 -12;
S_0x555557702fe0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577001c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555796d690 .functor XOR 1, L_0x55555796dc60, L_0x55555796dd90, C4<0>, C4<0>;
L_0x55555796d700 .functor XOR 1, L_0x55555796d690, L_0x55555796dec0, C4<0>, C4<0>;
L_0x55555796d7c0 .functor AND 1, L_0x55555796dd90, L_0x55555796dec0, C4<1>, C4<1>;
L_0x55555796d8d0 .functor AND 1, L_0x55555796dc60, L_0x55555796dd90, C4<1>, C4<1>;
L_0x55555796d990 .functor OR 1, L_0x55555796d7c0, L_0x55555796d8d0, C4<0>, C4<0>;
L_0x55555796daa0 .functor AND 1, L_0x55555796dc60, L_0x55555796dec0, C4<1>, C4<1>;
L_0x55555796db50 .functor OR 1, L_0x55555796d990, L_0x55555796daa0, C4<0>, C4<0>;
v0x555557649690_0 .net *"_ivl_0", 0 0, L_0x55555796d690;  1 drivers
v0x555557646870_0 .net *"_ivl_10", 0 0, L_0x55555796daa0;  1 drivers
v0x555557643a50_0 .net *"_ivl_4", 0 0, L_0x55555796d7c0;  1 drivers
v0x555557643b10_0 .net *"_ivl_6", 0 0, L_0x55555796d8d0;  1 drivers
v0x555557640c30_0 .net *"_ivl_8", 0 0, L_0x55555796d990;  1 drivers
v0x55555763de10_0 .net "c_in", 0 0, L_0x55555796dec0;  1 drivers
v0x55555763ded0_0 .net "c_out", 0 0, L_0x55555796db50;  1 drivers
v0x55555763aff0_0 .net "s", 0 0, L_0x55555796d700;  1 drivers
v0x55555763b0b0_0 .net "x", 0 0, L_0x55555796dc60;  1 drivers
v0x5555576385e0_0 .net "y", 0 0, L_0x55555796dd90;  1 drivers
S_0x5555576eed00 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x55555769c520 .param/l "i" 0 18 14, +C4<010>;
S_0x55555770abf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576eed00;
 .timescale -12 -12;
S_0x55555770da10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555770abf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555796dff0 .functor XOR 1, L_0x55555796e570, L_0x55555796e6e0, C4<0>, C4<0>;
L_0x55555796e060 .functor XOR 1, L_0x55555796dff0, L_0x55555796e810, C4<0>, C4<0>;
L_0x55555796e0d0 .functor AND 1, L_0x55555796e6e0, L_0x55555796e810, C4<1>, C4<1>;
L_0x55555796e1e0 .functor AND 1, L_0x55555796e570, L_0x55555796e6e0, C4<1>, C4<1>;
L_0x55555796e2a0 .functor OR 1, L_0x55555796e0d0, L_0x55555796e1e0, C4<0>, C4<0>;
L_0x55555796e3b0 .functor AND 1, L_0x55555796e570, L_0x55555796e810, C4<1>, C4<1>;
L_0x55555796e460 .functor OR 1, L_0x55555796e2a0, L_0x55555796e3b0, C4<0>, C4<0>;
v0x5555576382c0_0 .net *"_ivl_0", 0 0, L_0x55555796dff0;  1 drivers
v0x555557637e10_0 .net *"_ivl_10", 0 0, L_0x55555796e3b0;  1 drivers
v0x55555761d190_0 .net *"_ivl_4", 0 0, L_0x55555796e0d0;  1 drivers
v0x55555761d250_0 .net *"_ivl_6", 0 0, L_0x55555796e1e0;  1 drivers
v0x55555761a370_0 .net *"_ivl_8", 0 0, L_0x55555796e2a0;  1 drivers
v0x555557617550_0 .net "c_in", 0 0, L_0x55555796e810;  1 drivers
v0x555557617610_0 .net "c_out", 0 0, L_0x55555796e460;  1 drivers
v0x555557614730_0 .net "s", 0 0, L_0x55555796e060;  1 drivers
v0x5555576147f0_0 .net "x", 0 0, L_0x55555796e570;  1 drivers
v0x555557611910_0 .net "y", 0 0, L_0x55555796e6e0;  1 drivers
S_0x555557710830 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x5555577ee8d0 .param/l "i" 0 18 14, +C4<011>;
S_0x555557713650 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557710830;
 .timescale -12 -12;
S_0x555557716470 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557713650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555796e990 .functor XOR 1, L_0x55555796ee80, L_0x55555796f040, C4<0>, C4<0>;
L_0x55555796ea00 .functor XOR 1, L_0x55555796e990, L_0x55555796f200, C4<0>, C4<0>;
L_0x55555796ea70 .functor AND 1, L_0x55555796f040, L_0x55555796f200, C4<1>, C4<1>;
L_0x55555796eb30 .functor AND 1, L_0x55555796ee80, L_0x55555796f040, C4<1>, C4<1>;
L_0x55555796ebf0 .functor OR 1, L_0x55555796ea70, L_0x55555796eb30, C4<0>, C4<0>;
L_0x55555796ed00 .functor AND 1, L_0x55555796ee80, L_0x55555796f200, C4<1>, C4<1>;
L_0x55555796ed70 .functor OR 1, L_0x55555796ebf0, L_0x55555796ed00, C4<0>, C4<0>;
v0x55555760eaf0_0 .net *"_ivl_0", 0 0, L_0x55555796e990;  1 drivers
v0x55555760bcd0_0 .net *"_ivl_10", 0 0, L_0x55555796ed00;  1 drivers
v0x555557608eb0_0 .net *"_ivl_4", 0 0, L_0x55555796ea70;  1 drivers
v0x5555576062c0_0 .net *"_ivl_6", 0 0, L_0x55555796eb30;  1 drivers
v0x555557605eb0_0 .net *"_ivl_8", 0 0, L_0x55555796ebf0;  1 drivers
v0x5555576057d0_0 .net "c_in", 0 0, L_0x55555796f200;  1 drivers
v0x555557605890_0 .net "c_out", 0 0, L_0x55555796ed70;  1 drivers
v0x555557636230_0 .net "s", 0 0, L_0x55555796ea00;  1 drivers
v0x5555576362f0_0 .net "x", 0 0, L_0x55555796ee80;  1 drivers
v0x555557633410_0 .net "y", 0 0, L_0x55555796f040;  1 drivers
S_0x555557719290 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x555557803320 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555771c0b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557719290;
 .timescale -12 -12;
S_0x555557707dd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555771c0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555796f330 .functor XOR 1, L_0x55555796f720, L_0x55555796f8c0, C4<0>, C4<0>;
L_0x55555796f3a0 .functor XOR 1, L_0x55555796f330, L_0x55555796f9f0, C4<0>, C4<0>;
L_0x55555796f410 .functor AND 1, L_0x55555796f8c0, L_0x55555796f9f0, C4<1>, C4<1>;
L_0x55555796f480 .functor AND 1, L_0x55555796f720, L_0x55555796f8c0, C4<1>, C4<1>;
L_0x55555796f4f0 .functor OR 1, L_0x55555796f410, L_0x55555796f480, C4<0>, C4<0>;
L_0x55555796f560 .functor AND 1, L_0x55555796f720, L_0x55555796f9f0, C4<1>, C4<1>;
L_0x55555796f610 .functor OR 1, L_0x55555796f4f0, L_0x55555796f560, C4<0>, C4<0>;
v0x5555576305f0_0 .net *"_ivl_0", 0 0, L_0x55555796f330;  1 drivers
v0x55555762d7d0_0 .net *"_ivl_10", 0 0, L_0x55555796f560;  1 drivers
v0x55555762a9b0_0 .net *"_ivl_4", 0 0, L_0x55555796f410;  1 drivers
v0x55555762aa70_0 .net *"_ivl_6", 0 0, L_0x55555796f480;  1 drivers
v0x555557627b90_0 .net *"_ivl_8", 0 0, L_0x55555796f4f0;  1 drivers
v0x555557624d70_0 .net "c_in", 0 0, L_0x55555796f9f0;  1 drivers
v0x555557624e30_0 .net "c_out", 0 0, L_0x55555796f610;  1 drivers
v0x555557621f50_0 .net "s", 0 0, L_0x55555796f3a0;  1 drivers
v0x555557622010_0 .net "x", 0 0, L_0x55555796f720;  1 drivers
v0x55555761f540_0 .net "y", 0 0, L_0x55555796f8c0;  1 drivers
S_0x5555575f9e50 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x5555577e6cf0 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555575fcc70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575f9e50;
 .timescale -12 -12;
S_0x555557601490 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575fcc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555796f850 .functor XOR 1, L_0x55555796ffd0, L_0x555557970100, C4<0>, C4<0>;
L_0x55555796fbb0 .functor XOR 1, L_0x55555796f850, L_0x5555579702c0, C4<0>, C4<0>;
L_0x55555796fc20 .functor AND 1, L_0x555557970100, L_0x5555579702c0, C4<1>, C4<1>;
L_0x55555796fc90 .functor AND 1, L_0x55555796ffd0, L_0x555557970100, C4<1>, C4<1>;
L_0x55555796fd00 .functor OR 1, L_0x55555796fc20, L_0x55555796fc90, C4<0>, C4<0>;
L_0x55555796fe10 .functor AND 1, L_0x55555796ffd0, L_0x5555579702c0, C4<1>, C4<1>;
L_0x55555796fec0 .functor OR 1, L_0x55555796fd00, L_0x55555796fe10, C4<0>, C4<0>;
v0x55555761f220_0 .net *"_ivl_0", 0 0, L_0x55555796f850;  1 drivers
v0x55555761ed70_0 .net *"_ivl_10", 0 0, L_0x55555796fe10;  1 drivers
v0x5555575337f0_0 .net *"_ivl_4", 0 0, L_0x55555796fc20;  1 drivers
v0x55555757ef90_0 .net *"_ivl_6", 0 0, L_0x55555796fc90;  1 drivers
v0x55555757e940_0 .net *"_ivl_8", 0 0, L_0x55555796fd00;  1 drivers
v0x55555751a6d0_0 .net "c_in", 0 0, L_0x5555579702c0;  1 drivers
v0x55555751a790_0 .net "c_out", 0 0, L_0x55555796fec0;  1 drivers
v0x555557565f50_0 .net "s", 0 0, L_0x55555796fbb0;  1 drivers
v0x555557566010_0 .net "x", 0 0, L_0x55555796ffd0;  1 drivers
v0x555557565900_0 .net "y", 0 0, L_0x555557970100;  1 drivers
S_0x55555732faa0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x55555780a790 .param/l "i" 0 18 14, +C4<0110>;
S_0x55555732fee0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555732faa0;
 .timescale -12 -12;
S_0x555557330500 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555732fee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579703f0 .functor XOR 1, L_0x5555579708d0, L_0x555557970aa0, C4<0>, C4<0>;
L_0x555557970460 .functor XOR 1, L_0x5555579703f0, L_0x555557970b40, C4<0>, C4<0>;
L_0x5555579704d0 .functor AND 1, L_0x555557970aa0, L_0x555557970b40, C4<1>, C4<1>;
L_0x555557970540 .functor AND 1, L_0x5555579708d0, L_0x555557970aa0, C4<1>, C4<1>;
L_0x555557970600 .functor OR 1, L_0x5555579704d0, L_0x555557970540, C4<0>, C4<0>;
L_0x555557970710 .functor AND 1, L_0x5555579708d0, L_0x555557970b40, C4<1>, C4<1>;
L_0x5555579707c0 .functor OR 1, L_0x555557970600, L_0x555557970710, C4<0>, C4<0>;
v0x55555754cee0_0 .net *"_ivl_0", 0 0, L_0x5555579703f0;  1 drivers
v0x55555754c890_0 .net *"_ivl_10", 0 0, L_0x555557970710;  1 drivers
v0x555557533e40_0 .net *"_ivl_4", 0 0, L_0x5555579704d0;  1 drivers
v0x55555751a390_0 .net *"_ivl_6", 0 0, L_0x555557970540;  1 drivers
v0x5555574cbae0_0 .net *"_ivl_8", 0 0, L_0x555557970600;  1 drivers
v0x5555574b5f30_0 .net "c_in", 0 0, L_0x555557970b40;  1 drivers
v0x5555574b5ff0_0 .net "c_out", 0 0, L_0x5555579707c0;  1 drivers
v0x5555574e35d0_0 .net "s", 0 0, L_0x555557970460;  1 drivers
v0x5555574e3690_0 .net "x", 0 0, L_0x5555579708d0;  1 drivers
v0x5555574e24b0_0 .net "y", 0 0, L_0x555557970aa0;  1 drivers
S_0x55555732d690 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x5555578209b0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555575f7030 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555732d690;
 .timescale -12 -12;
S_0x5555575e2d50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575f7030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557970d20 .functor XOR 1, L_0x555557970a00, L_0x555557971290, C4<0>, C4<0>;
L_0x555557970d90 .functor XOR 1, L_0x555557970d20, L_0x555557970c70, C4<0>, C4<0>;
L_0x555557970e00 .functor AND 1, L_0x555557971290, L_0x555557970c70, C4<1>, C4<1>;
L_0x555557970e70 .functor AND 1, L_0x555557970a00, L_0x555557971290, C4<1>, C4<1>;
L_0x555557970f30 .functor OR 1, L_0x555557970e00, L_0x555557970e70, C4<0>, C4<0>;
L_0x555557971040 .functor AND 1, L_0x555557970a00, L_0x555557970c70, C4<1>, C4<1>;
L_0x5555579710f0 .functor OR 1, L_0x555557970f30, L_0x555557971040, C4<0>, C4<0>;
v0x5555574e1670_0 .net *"_ivl_0", 0 0, L_0x555557970d20;  1 drivers
v0x5555573064e0_0 .net *"_ivl_10", 0 0, L_0x555557971040;  1 drivers
v0x5555574f6170_0 .net *"_ivl_4", 0 0, L_0x555557970e00;  1 drivers
v0x555557512650_0 .net *"_ivl_6", 0 0, L_0x555557970e70;  1 drivers
v0x55555750f830_0 .net *"_ivl_8", 0 0, L_0x555557970f30;  1 drivers
v0x55555750ca10_0 .net "c_in", 0 0, L_0x555557970c70;  1 drivers
v0x55555750cad0_0 .net "c_out", 0 0, L_0x5555579710f0;  1 drivers
v0x555557509bf0_0 .net "s", 0 0, L_0x555557970d90;  1 drivers
v0x555557509cb0_0 .net "x", 0 0, L_0x555557970a00;  1 drivers
v0x555557506e80_0 .net "y", 0 0, L_0x555557971290;  1 drivers
S_0x5555575e5b70 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555576f1b20;
 .timescale -12 -12;
P_0x555557504040 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555575e8990 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575e5b70;
 .timescale -12 -12;
S_0x5555575eb7b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575e8990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579713f0 .functor XOR 1, L_0x5555579718d0, L_0x555557971ad0, C4<0>, C4<0>;
L_0x555557971460 .functor XOR 1, L_0x5555579713f0, L_0x555557971c00, C4<0>, C4<0>;
L_0x5555579714d0 .functor AND 1, L_0x555557971ad0, L_0x555557971c00, C4<1>, C4<1>;
L_0x555557971540 .functor AND 1, L_0x5555579718d0, L_0x555557971ad0, C4<1>, C4<1>;
L_0x555557971600 .functor OR 1, L_0x5555579714d0, L_0x555557971540, C4<0>, C4<0>;
L_0x555557971710 .functor AND 1, L_0x5555579718d0, L_0x555557971c00, C4<1>, C4<1>;
L_0x5555579717c0 .functor OR 1, L_0x555557971600, L_0x555557971710, C4<0>, C4<0>;
v0x555557501190_0 .net *"_ivl_0", 0 0, L_0x5555579713f0;  1 drivers
v0x5555574fe370_0 .net *"_ivl_10", 0 0, L_0x555557971710;  1 drivers
v0x5555574fb550_0 .net *"_ivl_4", 0 0, L_0x5555579714d0;  1 drivers
v0x5555574f8730_0 .net *"_ivl_6", 0 0, L_0x555557971540;  1 drivers
v0x5555574f5910_0 .net *"_ivl_8", 0 0, L_0x555557971600;  1 drivers
v0x5555574f2af0_0 .net "c_in", 0 0, L_0x555557971c00;  1 drivers
v0x5555574f2bb0_0 .net "c_out", 0 0, L_0x5555579717c0;  1 drivers
v0x5555574efcd0_0 .net "s", 0 0, L_0x555557971460;  1 drivers
v0x5555574efd90_0 .net "x", 0 0, L_0x5555579718d0;  1 drivers
v0x5555574ecf60_0 .net "y", 0 0, L_0x555557971ad0;  1 drivers
S_0x5555575ee5d0 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x5555576ab250;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557769480 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557548a70_0 .net "answer", 8 0, L_0x55555797c5a0;  alias, 1 drivers
v0x555557545c50_0 .net "carry", 8 0, L_0x55555797cc00;  1 drivers
v0x555557542e30_0 .net "carry_out", 0 0, L_0x55555797c940;  1 drivers
v0x555557542ed0_0 .net "input1", 8 0, L_0x55555797d100;  1 drivers
v0x555557540010_0 .net "input2", 8 0, L_0x55555797d300;  1 drivers
L_0x555557977f80 .part L_0x55555797d100, 0, 1;
L_0x555557978020 .part L_0x55555797d300, 0, 1;
L_0x555557978650 .part L_0x55555797d100, 1, 1;
L_0x5555579786f0 .part L_0x55555797d300, 1, 1;
L_0x555557978820 .part L_0x55555797cc00, 0, 1;
L_0x555557978e90 .part L_0x55555797d100, 2, 1;
L_0x555557979000 .part L_0x55555797d300, 2, 1;
L_0x555557979130 .part L_0x55555797cc00, 1, 1;
L_0x5555579797a0 .part L_0x55555797d100, 3, 1;
L_0x555557979960 .part L_0x55555797d300, 3, 1;
L_0x555557979b80 .part L_0x55555797cc00, 2, 1;
L_0x55555797a0a0 .part L_0x55555797d100, 4, 1;
L_0x55555797a240 .part L_0x55555797d300, 4, 1;
L_0x55555797a370 .part L_0x55555797cc00, 3, 1;
L_0x55555797a950 .part L_0x55555797d100, 5, 1;
L_0x55555797aa80 .part L_0x55555797d300, 5, 1;
L_0x55555797ac40 .part L_0x55555797cc00, 4, 1;
L_0x55555797b250 .part L_0x55555797d100, 6, 1;
L_0x55555797b420 .part L_0x55555797d300, 6, 1;
L_0x55555797b4c0 .part L_0x55555797cc00, 5, 1;
L_0x55555797b380 .part L_0x55555797d100, 7, 1;
L_0x55555797bd20 .part L_0x55555797d300, 7, 1;
L_0x55555797b5f0 .part L_0x55555797cc00, 6, 1;
L_0x55555797c470 .part L_0x55555797d100, 8, 1;
L_0x55555797bed0 .part L_0x55555797d300, 8, 1;
L_0x55555797c700 .part L_0x55555797cc00, 7, 1;
LS_0x55555797c5a0_0_0 .concat8 [ 1 1 1 1], L_0x555557977e50, L_0x555557978130, L_0x5555579789c0, L_0x555557979320;
LS_0x55555797c5a0_0_4 .concat8 [ 1 1 1 1], L_0x555557979d20, L_0x55555797a530, L_0x55555797ade0, L_0x55555797b710;
LS_0x55555797c5a0_0_8 .concat8 [ 1 0 0 0], L_0x55555797c000;
L_0x55555797c5a0 .concat8 [ 4 4 1 0], LS_0x55555797c5a0_0_0, LS_0x55555797c5a0_0_4, LS_0x55555797c5a0_0_8;
LS_0x55555797cc00_0_0 .concat8 [ 1 1 1 1], L_0x555557977ec0, L_0x555557978540, L_0x555557978d80, L_0x555557979690;
LS_0x55555797cc00_0_4 .concat8 [ 1 1 1 1], L_0x555557979f90, L_0x55555797a840, L_0x55555797b140, L_0x55555797ba70;
LS_0x55555797cc00_0_8 .concat8 [ 1 0 0 0], L_0x55555797c360;
L_0x55555797cc00 .concat8 [ 4 4 1 0], LS_0x55555797cc00_0_0, LS_0x55555797cc00_0_4, LS_0x55555797cc00_0_8;
L_0x55555797c940 .part L_0x55555797cc00, 8, 1;
S_0x5555575f13f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x555557782bd0 .param/l "i" 0 18 14, +C4<00>;
S_0x5555575f4210 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555575f13f0;
 .timescale -12 -12;
S_0x5555575dff30 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555575f4210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557977e50 .functor XOR 1, L_0x555557977f80, L_0x555557978020, C4<0>, C4<0>;
L_0x555557977ec0 .functor AND 1, L_0x555557977f80, L_0x555557978020, C4<1>, C4<1>;
v0x5555574caae0_0 .net "c", 0 0, L_0x555557977ec0;  1 drivers
v0x5555574c7cc0_0 .net "s", 0 0, L_0x555557977e50;  1 drivers
v0x5555574c7d80_0 .net "x", 0 0, L_0x555557977f80;  1 drivers
v0x5555574c4ea0_0 .net "y", 0 0, L_0x555557978020;  1 drivers
S_0x5555575b22e0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x555557798170 .param/l "i" 0 18 14, +C4<01>;
S_0x5555575b5100 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575b22e0;
 .timescale -12 -12;
S_0x5555575d1890 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575b5100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579780c0 .functor XOR 1, L_0x555557978650, L_0x5555579786f0, C4<0>, C4<0>;
L_0x555557978130 .functor XOR 1, L_0x5555579780c0, L_0x555557978820, C4<0>, C4<0>;
L_0x5555579781f0 .functor AND 1, L_0x5555579786f0, L_0x555557978820, C4<1>, C4<1>;
L_0x555557978300 .functor AND 1, L_0x555557978650, L_0x5555579786f0, C4<1>, C4<1>;
L_0x5555579783c0 .functor OR 1, L_0x5555579781f0, L_0x555557978300, C4<0>, C4<0>;
L_0x5555579784d0 .functor AND 1, L_0x555557978650, L_0x555557978820, C4<1>, C4<1>;
L_0x555557978540 .functor OR 1, L_0x5555579783c0, L_0x5555579784d0, C4<0>, C4<0>;
v0x5555574c2080_0 .net *"_ivl_0", 0 0, L_0x5555579780c0;  1 drivers
v0x5555574bf260_0 .net *"_ivl_10", 0 0, L_0x5555579784d0;  1 drivers
v0x5555574bc440_0 .net *"_ivl_4", 0 0, L_0x5555579781f0;  1 drivers
v0x5555574b9620_0 .net *"_ivl_6", 0 0, L_0x555557978300;  1 drivers
v0x5555574b6d00_0 .net *"_ivl_8", 0 0, L_0x5555579783c0;  1 drivers
v0x5555574b69e0_0 .net "c_in", 0 0, L_0x555557978820;  1 drivers
v0x5555574b6aa0_0 .net "c_out", 0 0, L_0x555557978540;  1 drivers
v0x5555574b64a0_0 .net "s", 0 0, L_0x555557978130;  1 drivers
v0x5555574b6560_0 .net "x", 0 0, L_0x555557978650;  1 drivers
v0x5555574e06a0_0 .net "y", 0 0, L_0x5555579786f0;  1 drivers
S_0x5555575d46b0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x5555577a1370 .param/l "i" 0 18 14, +C4<010>;
S_0x5555575d74d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575d46b0;
 .timescale -12 -12;
S_0x5555575da2f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575d74d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557978950 .functor XOR 1, L_0x555557978e90, L_0x555557979000, C4<0>, C4<0>;
L_0x5555579789c0 .functor XOR 1, L_0x555557978950, L_0x555557979130, C4<0>, C4<0>;
L_0x555557978a30 .functor AND 1, L_0x555557979000, L_0x555557979130, C4<1>, C4<1>;
L_0x555557978b40 .functor AND 1, L_0x555557978e90, L_0x555557979000, C4<1>, C4<1>;
L_0x555557978c00 .functor OR 1, L_0x555557978a30, L_0x555557978b40, C4<0>, C4<0>;
L_0x555557978d10 .functor AND 1, L_0x555557978e90, L_0x555557979130, C4<1>, C4<1>;
L_0x555557978d80 .functor OR 1, L_0x555557978c00, L_0x555557978d10, C4<0>, C4<0>;
v0x5555574dd880_0 .net *"_ivl_0", 0 0, L_0x555557978950;  1 drivers
v0x5555574daa60_0 .net *"_ivl_10", 0 0, L_0x555557978d10;  1 drivers
v0x5555574d7c40_0 .net *"_ivl_4", 0 0, L_0x555557978a30;  1 drivers
v0x5555574d4e20_0 .net *"_ivl_6", 0 0, L_0x555557978b40;  1 drivers
v0x5555574d2000_0 .net *"_ivl_8", 0 0, L_0x555557978c00;  1 drivers
v0x5555574cf1e0_0 .net "c_in", 0 0, L_0x555557979130;  1 drivers
v0x5555574cf2a0_0 .net "c_out", 0 0, L_0x555557978d80;  1 drivers
v0x5555574cc730_0 .net "s", 0 0, L_0x5555579789c0;  1 drivers
v0x5555574cc7f0_0 .net "x", 0 0, L_0x555557978e90;  1 drivers
v0x5555574cc550_0 .net "y", 0 0, L_0x555557979000;  1 drivers
S_0x5555575dd110 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x5555577b8470 .param/l "i" 0 18 14, +C4<011>;
S_0x5555575af4c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575dd110;
 .timescale -12 -12;
S_0x5555575c5080 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575af4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579792b0 .functor XOR 1, L_0x5555579797a0, L_0x555557979960, C4<0>, C4<0>;
L_0x555557979320 .functor XOR 1, L_0x5555579792b0, L_0x555557979b80, C4<0>, C4<0>;
L_0x555557979390 .functor AND 1, L_0x555557979960, L_0x555557979b80, C4<1>, C4<1>;
L_0x555557979450 .functor AND 1, L_0x5555579797a0, L_0x555557979960, C4<1>, C4<1>;
L_0x555557979510 .functor OR 1, L_0x555557979390, L_0x555557979450, C4<0>, C4<0>;
L_0x555557979620 .functor AND 1, L_0x5555579797a0, L_0x555557979b80, C4<1>, C4<1>;
L_0x555557979690 .functor OR 1, L_0x555557979510, L_0x555557979620, C4<0>, C4<0>;
v0x5555574cbff0_0 .net *"_ivl_0", 0 0, L_0x5555579792b0;  1 drivers
v0x5555574c5700_0 .net *"_ivl_10", 0 0, L_0x555557979620;  1 drivers
v0x5555574b5170_0 .net *"_ivl_4", 0 0, L_0x555557979390;  1 drivers
v0x5555574b2350_0 .net *"_ivl_6", 0 0, L_0x555557979450;  1 drivers
v0x5555574af530_0 .net *"_ivl_8", 0 0, L_0x555557979510;  1 drivers
v0x5555574ac710_0 .net "c_in", 0 0, L_0x555557979b80;  1 drivers
v0x5555574ac7d0_0 .net "c_out", 0 0, L_0x555557979690;  1 drivers
v0x5555574a98f0_0 .net "s", 0 0, L_0x555557979320;  1 drivers
v0x5555574a99b0_0 .net "x", 0 0, L_0x5555579797a0;  1 drivers
v0x5555574a6b80_0 .net "y", 0 0, L_0x555557979960;  1 drivers
S_0x5555575c7ea0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x555557754750 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555575cacc0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575c7ea0;
 .timescale -12 -12;
S_0x5555575a3c40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575cacc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557979cb0 .functor XOR 1, L_0x55555797a0a0, L_0x55555797a240, C4<0>, C4<0>;
L_0x555557979d20 .functor XOR 1, L_0x555557979cb0, L_0x55555797a370, C4<0>, C4<0>;
L_0x555557979d90 .functor AND 1, L_0x55555797a240, L_0x55555797a370, C4<1>, C4<1>;
L_0x555557979e00 .functor AND 1, L_0x55555797a0a0, L_0x55555797a240, C4<1>, C4<1>;
L_0x555557979e70 .functor OR 1, L_0x555557979d90, L_0x555557979e00, C4<0>, C4<0>;
L_0x555557979ee0 .functor AND 1, L_0x55555797a0a0, L_0x55555797a370, C4<1>, C4<1>;
L_0x555557979f90 .functor OR 1, L_0x555557979e70, L_0x555557979ee0, C4<0>, C4<0>;
v0x5555574a3cb0_0 .net *"_ivl_0", 0 0, L_0x555557979cb0;  1 drivers
v0x5555574a0e90_0 .net *"_ivl_10", 0 0, L_0x555557979ee0;  1 drivers
v0x55555749e330_0 .net *"_ivl_4", 0 0, L_0x555557979d90;  1 drivers
v0x55555749dfb0_0 .net *"_ivl_6", 0 0, L_0x555557979e00;  1 drivers
v0x55555749d8d0_0 .net *"_ivl_8", 0 0, L_0x555557979e70;  1 drivers
v0x55555749d4a0_0 .net "c_in", 0 0, L_0x55555797a370;  1 drivers
v0x55555749d560_0 .net "c_out", 0 0, L_0x555557979f90;  1 drivers
v0x55555757d970_0 .net "s", 0 0, L_0x555557979d20;  1 drivers
v0x55555757da30_0 .net "x", 0 0, L_0x55555797a0a0;  1 drivers
v0x55555757ac00_0 .net "y", 0 0, L_0x55555797a240;  1 drivers
S_0x5555575a6a60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x55555786b780 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555575a9880 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575a6a60;
 .timescale -12 -12;
S_0x5555575ac6a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575a9880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797a1d0 .functor XOR 1, L_0x55555797a950, L_0x55555797aa80, C4<0>, C4<0>;
L_0x55555797a530 .functor XOR 1, L_0x55555797a1d0, L_0x55555797ac40, C4<0>, C4<0>;
L_0x55555797a5a0 .functor AND 1, L_0x55555797aa80, L_0x55555797ac40, C4<1>, C4<1>;
L_0x55555797a610 .functor AND 1, L_0x55555797a950, L_0x55555797aa80, C4<1>, C4<1>;
L_0x55555797a680 .functor OR 1, L_0x55555797a5a0, L_0x55555797a610, C4<0>, C4<0>;
L_0x55555797a790 .functor AND 1, L_0x55555797a950, L_0x55555797ac40, C4<1>, C4<1>;
L_0x55555797a840 .functor OR 1, L_0x55555797a680, L_0x55555797a790, C4<0>, C4<0>;
v0x555557577d30_0 .net *"_ivl_0", 0 0, L_0x55555797a1d0;  1 drivers
v0x555557574f10_0 .net *"_ivl_10", 0 0, L_0x55555797a790;  1 drivers
v0x5555575720f0_0 .net *"_ivl_4", 0 0, L_0x55555797a5a0;  1 drivers
v0x55555756f2d0_0 .net *"_ivl_6", 0 0, L_0x55555797a610;  1 drivers
v0x55555756c4b0_0 .net *"_ivl_8", 0 0, L_0x55555797a680;  1 drivers
v0x555557569690_0 .net "c_in", 0 0, L_0x55555797ac40;  1 drivers
v0x555557569750_0 .net "c_out", 0 0, L_0x55555797a840;  1 drivers
v0x555557566c80_0 .net "s", 0 0, L_0x55555797a530;  1 drivers
v0x555557566d40_0 .net "x", 0 0, L_0x55555797a950;  1 drivers
v0x555557566a10_0 .net "y", 0 0, L_0x55555797aa80;  1 drivers
S_0x5555575c2260 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x55555775b280 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557596b80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575c2260;
 .timescale -12 -12;
S_0x5555575999a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557596b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797ad70 .functor XOR 1, L_0x55555797b250, L_0x55555797b420, C4<0>, C4<0>;
L_0x55555797ade0 .functor XOR 1, L_0x55555797ad70, L_0x55555797b4c0, C4<0>, C4<0>;
L_0x55555797ae50 .functor AND 1, L_0x55555797b420, L_0x55555797b4c0, C4<1>, C4<1>;
L_0x55555797aec0 .functor AND 1, L_0x55555797b250, L_0x55555797b420, C4<1>, C4<1>;
L_0x55555797af80 .functor OR 1, L_0x55555797ae50, L_0x55555797aec0, C4<0>, C4<0>;
L_0x55555797b090 .functor AND 1, L_0x55555797b250, L_0x55555797b4c0, C4<1>, C4<1>;
L_0x55555797b140 .functor OR 1, L_0x55555797af80, L_0x55555797b090, C4<0>, C4<0>;
v0x5555575664b0_0 .net *"_ivl_0", 0 0, L_0x55555797ad70;  1 drivers
v0x555557564930_0 .net *"_ivl_10", 0 0, L_0x55555797b090;  1 drivers
v0x555557561b10_0 .net *"_ivl_4", 0 0, L_0x55555797ae50;  1 drivers
v0x55555755ecf0_0 .net *"_ivl_6", 0 0, L_0x55555797aec0;  1 drivers
v0x55555755bed0_0 .net *"_ivl_8", 0 0, L_0x55555797af80;  1 drivers
v0x5555575590b0_0 .net "c_in", 0 0, L_0x55555797b4c0;  1 drivers
v0x555557559170_0 .net "c_out", 0 0, L_0x55555797b140;  1 drivers
v0x555557556290_0 .net "s", 0 0, L_0x55555797ade0;  1 drivers
v0x555557556350_0 .net "x", 0 0, L_0x55555797b250;  1 drivers
v0x555557553520_0 .net "y", 0 0, L_0x55555797b420;  1 drivers
S_0x55555759c7c0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x555557820e50 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555759f5e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555759c7c0;
 .timescale -12 -12;
S_0x5555575b9800 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555759f5e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797b6a0 .functor XOR 1, L_0x55555797b380, L_0x55555797bd20, C4<0>, C4<0>;
L_0x55555797b710 .functor XOR 1, L_0x55555797b6a0, L_0x55555797b5f0, C4<0>, C4<0>;
L_0x55555797b780 .functor AND 1, L_0x55555797bd20, L_0x55555797b5f0, C4<1>, C4<1>;
L_0x55555797b7f0 .functor AND 1, L_0x55555797b380, L_0x55555797bd20, C4<1>, C4<1>;
L_0x55555797b8b0 .functor OR 1, L_0x55555797b780, L_0x55555797b7f0, C4<0>, C4<0>;
L_0x55555797b9c0 .functor AND 1, L_0x55555797b380, L_0x55555797b5f0, C4<1>, C4<1>;
L_0x55555797ba70 .functor OR 1, L_0x55555797b8b0, L_0x55555797b9c0, C4<0>, C4<0>;
v0x555557550650_0 .net *"_ivl_0", 0 0, L_0x55555797b6a0;  1 drivers
v0x55555754dc40_0 .net *"_ivl_10", 0 0, L_0x55555797b9c0;  1 drivers
v0x55555754d920_0 .net *"_ivl_4", 0 0, L_0x55555797b780;  1 drivers
v0x55555754d470_0 .net *"_ivl_6", 0 0, L_0x55555797b7f0;  1 drivers
v0x5555575327f0_0 .net *"_ivl_8", 0 0, L_0x55555797b8b0;  1 drivers
v0x55555752f9d0_0 .net "c_in", 0 0, L_0x55555797b5f0;  1 drivers
v0x55555752fa90_0 .net "c_out", 0 0, L_0x55555797ba70;  1 drivers
v0x55555752cbb0_0 .net "s", 0 0, L_0x55555797b710;  1 drivers
v0x55555752cc70_0 .net "x", 0 0, L_0x55555797b380;  1 drivers
v0x555557529e40_0 .net "y", 0 0, L_0x55555797bd20;  1 drivers
S_0x5555575bc620 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555575ee5d0;
 .timescale -12 -12;
P_0x555557527000 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555575bf440 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575bc620;
 .timescale -12 -12;
S_0x555557593d60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575bf440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797bf90 .functor XOR 1, L_0x55555797c470, L_0x55555797bed0, C4<0>, C4<0>;
L_0x55555797c000 .functor XOR 1, L_0x55555797bf90, L_0x55555797c700, C4<0>, C4<0>;
L_0x55555797c070 .functor AND 1, L_0x55555797bed0, L_0x55555797c700, C4<1>, C4<1>;
L_0x55555797c0e0 .functor AND 1, L_0x55555797c470, L_0x55555797bed0, C4<1>, C4<1>;
L_0x55555797c1a0 .functor OR 1, L_0x55555797c070, L_0x55555797c0e0, C4<0>, C4<0>;
L_0x55555797c2b0 .functor AND 1, L_0x55555797c470, L_0x55555797c700, C4<1>, C4<1>;
L_0x55555797c360 .functor OR 1, L_0x55555797c1a0, L_0x55555797c2b0, C4<0>, C4<0>;
v0x555557524150_0 .net *"_ivl_0", 0 0, L_0x55555797bf90;  1 drivers
v0x555557521330_0 .net *"_ivl_10", 0 0, L_0x55555797c2b0;  1 drivers
v0x55555751e510_0 .net *"_ivl_4", 0 0, L_0x55555797c070;  1 drivers
v0x55555751e5d0_0 .net *"_ivl_6", 0 0, L_0x55555797c0e0;  1 drivers
v0x55555751b920_0 .net *"_ivl_8", 0 0, L_0x55555797c1a0;  1 drivers
v0x55555751b510_0 .net "c_in", 0 0, L_0x55555797c700;  1 drivers
v0x55555751b5d0_0 .net "c_out", 0 0, L_0x55555797c360;  1 drivers
v0x55555751ae30_0 .net "s", 0 0, L_0x55555797c000;  1 drivers
v0x55555751aef0_0 .net "x", 0 0, L_0x55555797c470;  1 drivers
v0x55555754b940_0 .net "y", 0 0, L_0x55555797bed0;  1 drivers
S_0x55555765f530 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x5555576ab250;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555577fd410 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557807a00_0 .net "answer", 8 0, L_0x555557981c70;  alias, 1 drivers
v0x5555577e6d80_0 .net "carry", 8 0, L_0x555557982190;  1 drivers
v0x5555577e3f60_0 .net "carry_out", 0 0, L_0x555557982010;  1 drivers
v0x5555577e4000_0 .net "input1", 8 0, L_0x555557982690;  1 drivers
v0x5555577e1140_0 .net "input2", 8 0, L_0x5555579828b0;  1 drivers
L_0x55555797d500 .part L_0x555557982690, 0, 1;
L_0x55555797d5a0 .part L_0x5555579828b0, 0, 1;
L_0x55555797dbd0 .part L_0x555557982690, 1, 1;
L_0x55555797dd00 .part L_0x5555579828b0, 1, 1;
L_0x55555797de30 .part L_0x555557982190, 0, 1;
L_0x55555797e4e0 .part L_0x555557982690, 2, 1;
L_0x55555797e650 .part L_0x5555579828b0, 2, 1;
L_0x55555797e780 .part L_0x555557982190, 1, 1;
L_0x55555797edf0 .part L_0x555557982690, 3, 1;
L_0x55555797efb0 .part L_0x5555579828b0, 3, 1;
L_0x55555797f1d0 .part L_0x555557982190, 2, 1;
L_0x55555797f6f0 .part L_0x555557982690, 4, 1;
L_0x55555797f890 .part L_0x5555579828b0, 4, 1;
L_0x55555797f9c0 .part L_0x555557982190, 3, 1;
L_0x555557980020 .part L_0x555557982690, 5, 1;
L_0x555557980150 .part L_0x5555579828b0, 5, 1;
L_0x555557980310 .part L_0x555557982190, 4, 1;
L_0x555557980920 .part L_0x555557982690, 6, 1;
L_0x555557980af0 .part L_0x5555579828b0, 6, 1;
L_0x555557980b90 .part L_0x555557982190, 5, 1;
L_0x555557980a50 .part L_0x555557982690, 7, 1;
L_0x5555579813f0 .part L_0x5555579828b0, 7, 1;
L_0x555557980cc0 .part L_0x555557982190, 6, 1;
L_0x555557981b40 .part L_0x555557982690, 8, 1;
L_0x5555579815a0 .part L_0x5555579828b0, 8, 1;
L_0x555557981dd0 .part L_0x555557982190, 7, 1;
LS_0x555557981c70_0_0 .concat8 [ 1 1 1 1], L_0x55555797d1a0, L_0x55555797d6b0, L_0x55555797dfd0, L_0x55555797e970;
LS_0x555557981c70_0_4 .concat8 [ 1 1 1 1], L_0x55555797f370, L_0x55555797fc00, L_0x5555579804b0, L_0x555557980de0;
LS_0x555557981c70_0_8 .concat8 [ 1 0 0 0], L_0x5555579816d0;
L_0x555557981c70 .concat8 [ 4 4 1 0], LS_0x555557981c70_0_0, LS_0x555557981c70_0_4, LS_0x555557981c70_0_8;
LS_0x555557982190_0_0 .concat8 [ 1 1 1 1], L_0x55555797d3f0, L_0x55555797dac0, L_0x55555797e3d0, L_0x55555797ece0;
LS_0x555557982190_0_4 .concat8 [ 1 1 1 1], L_0x55555797f5e0, L_0x55555797ff10, L_0x555557980810, L_0x555557981140;
LS_0x555557982190_0_8 .concat8 [ 1 0 0 0], L_0x555557981a30;
L_0x555557982190 .concat8 [ 4 4 1 0], LS_0x555557982190_0_0, LS_0x555557982190_0_4, LS_0x555557982190_0_8;
L_0x555557982010 .part L_0x555557982190, 8, 1;
S_0x555557662350 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x5555577f77d0 .param/l "i" 0 18 14, +C4<00>;
S_0x555557665170 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557662350;
 .timescale -12 -12;
S_0x555557667f90 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557665170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555797d1a0 .functor XOR 1, L_0x55555797d500, L_0x55555797d5a0, C4<0>, C4<0>;
L_0x55555797d3f0 .functor AND 1, L_0x55555797d500, L_0x55555797d5a0, C4<1>, C4<1>;
v0x55555753a3d0_0 .net "c", 0 0, L_0x55555797d3f0;  1 drivers
v0x5555575375b0_0 .net "s", 0 0, L_0x55555797d1a0;  1 drivers
v0x555557537670_0 .net "x", 0 0, L_0x55555797d500;  1 drivers
v0x555557534ba0_0 .net "y", 0 0, L_0x55555797d5a0;  1 drivers
S_0x55555758b300 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x5555576cf820 .param/l "i" 0 18 14, +C4<01>;
S_0x55555758e120 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555758b300;
 .timescale -12 -12;
S_0x555557590f40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555758e120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797d640 .functor XOR 1, L_0x55555797dbd0, L_0x55555797dd00, C4<0>, C4<0>;
L_0x55555797d6b0 .functor XOR 1, L_0x55555797d640, L_0x55555797de30, C4<0>, C4<0>;
L_0x55555797d770 .functor AND 1, L_0x55555797dd00, L_0x55555797de30, C4<1>, C4<1>;
L_0x55555797d880 .functor AND 1, L_0x55555797dbd0, L_0x55555797dd00, C4<1>, C4<1>;
L_0x55555797d940 .functor OR 1, L_0x55555797d770, L_0x55555797d880, C4<0>, C4<0>;
L_0x55555797da50 .functor AND 1, L_0x55555797dbd0, L_0x55555797de30, C4<1>, C4<1>;
L_0x55555797dac0 .functor OR 1, L_0x55555797d940, L_0x55555797da50, C4<0>, C4<0>;
v0x555557534880_0 .net *"_ivl_0", 0 0, L_0x55555797d640;  1 drivers
v0x5555575343d0_0 .net *"_ivl_10", 0 0, L_0x55555797da50;  1 drivers
v0x55555783e9b0_0 .net *"_ivl_4", 0 0, L_0x55555797d770;  1 drivers
v0x55555783a4f0_0 .net *"_ivl_6", 0 0, L_0x55555797d880;  1 drivers
v0x555557480490_0 .net *"_ivl_8", 0 0, L_0x55555797d940;  1 drivers
v0x5555574800c0_0 .net "c_in", 0 0, L_0x55555797de30;  1 drivers
v0x555557480180_0 .net "c_out", 0 0, L_0x55555797dac0;  1 drivers
v0x5555574477e0_0 .net "s", 0 0, L_0x55555797d6b0;  1 drivers
v0x5555574478a0_0 .net "x", 0 0, L_0x55555797dbd0;  1 drivers
v0x555557446e70_0 .net "y", 0 0, L_0x55555797dd00;  1 drivers
S_0x55555765c710 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x5555576bb540 .param/l "i" 0 18 14, +C4<010>;
S_0x5555576464f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555765c710;
 .timescale -12 -12;
S_0x555557649310 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576464f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797df60 .functor XOR 1, L_0x55555797e4e0, L_0x55555797e650, C4<0>, C4<0>;
L_0x55555797dfd0 .functor XOR 1, L_0x55555797df60, L_0x55555797e780, C4<0>, C4<0>;
L_0x55555797e040 .functor AND 1, L_0x55555797e650, L_0x55555797e780, C4<1>, C4<1>;
L_0x55555797e150 .functor AND 1, L_0x55555797e4e0, L_0x55555797e650, C4<1>, C4<1>;
L_0x55555797e210 .functor OR 1, L_0x55555797e040, L_0x55555797e150, C4<0>, C4<0>;
L_0x55555797e320 .functor AND 1, L_0x55555797e4e0, L_0x55555797e780, C4<1>, C4<1>;
L_0x55555797e3d0 .functor OR 1, L_0x55555797e210, L_0x55555797e320, C4<0>, C4<0>;
v0x555557457e40_0 .net *"_ivl_0", 0 0, L_0x55555797df60;  1 drivers
v0x55555740e6a0_0 .net *"_ivl_10", 0 0, L_0x55555797e320;  1 drivers
v0x55555783f560_0 .net *"_ivl_4", 0 0, L_0x55555797e040;  1 drivers
v0x55555783f620_0 .net *"_ivl_6", 0 0, L_0x55555797e150;  1 drivers
v0x5555577c0f60_0 .net *"_ivl_8", 0 0, L_0x55555797e210;  1 drivers
v0x5555577be140_0 .net "c_in", 0 0, L_0x55555797e780;  1 drivers
v0x5555577be200_0 .net "c_out", 0 0, L_0x55555797e3d0;  1 drivers
v0x5555577bb320_0 .net "s", 0 0, L_0x55555797dfd0;  1 drivers
v0x5555577bb3e0_0 .net "x", 0 0, L_0x55555797e4e0;  1 drivers
v0x5555577b85b0_0 .net "y", 0 0, L_0x55555797e650;  1 drivers
S_0x55555764c130 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x555557686db0 .param/l "i" 0 18 14, +C4<011>;
S_0x55555764ef50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555764c130;
 .timescale -12 -12;
S_0x555557653cb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555764ef50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797e900 .functor XOR 1, L_0x55555797edf0, L_0x55555797efb0, C4<0>, C4<0>;
L_0x55555797e970 .functor XOR 1, L_0x55555797e900, L_0x55555797f1d0, C4<0>, C4<0>;
L_0x55555797e9e0 .functor AND 1, L_0x55555797efb0, L_0x55555797f1d0, C4<1>, C4<1>;
L_0x55555797eaa0 .functor AND 1, L_0x55555797edf0, L_0x55555797efb0, C4<1>, C4<1>;
L_0x55555797eb60 .functor OR 1, L_0x55555797e9e0, L_0x55555797eaa0, C4<0>, C4<0>;
L_0x55555797ec70 .functor AND 1, L_0x55555797edf0, L_0x55555797f1d0, C4<1>, C4<1>;
L_0x55555797ece0 .functor OR 1, L_0x55555797eb60, L_0x55555797ec70, C4<0>, C4<0>;
v0x5555577b56e0_0 .net *"_ivl_0", 0 0, L_0x55555797e900;  1 drivers
v0x5555577b28c0_0 .net *"_ivl_10", 0 0, L_0x55555797ec70;  1 drivers
v0x5555577afaa0_0 .net *"_ivl_4", 0 0, L_0x55555797e9e0;  1 drivers
v0x5555577acc80_0 .net *"_ivl_6", 0 0, L_0x55555797eaa0;  1 drivers
v0x5555577a9e60_0 .net *"_ivl_8", 0 0, L_0x55555797eb60;  1 drivers
v0x5555577a7040_0 .net "c_in", 0 0, L_0x55555797f1d0;  1 drivers
v0x5555577a7100_0 .net "c_out", 0 0, L_0x55555797ece0;  1 drivers
v0x5555577a4220_0 .net "s", 0 0, L_0x55555797e970;  1 drivers
v0x5555577a42e0_0 .net "x", 0 0, L_0x55555797edf0;  1 drivers
v0x55555779b7f0_0 .net "y", 0 0, L_0x55555797efb0;  1 drivers
S_0x555557656ad0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x55555767ad10 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555576598f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557656ad0;
 .timescale -12 -12;
S_0x5555576436d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576598f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797f300 .functor XOR 1, L_0x55555797f6f0, L_0x55555797f890, C4<0>, C4<0>;
L_0x55555797f370 .functor XOR 1, L_0x55555797f300, L_0x55555797f9c0, C4<0>, C4<0>;
L_0x55555797f3e0 .functor AND 1, L_0x55555797f890, L_0x55555797f9c0, C4<1>, C4<1>;
L_0x55555797f450 .functor AND 1, L_0x55555797f6f0, L_0x55555797f890, C4<1>, C4<1>;
L_0x55555797f4c0 .functor OR 1, L_0x55555797f3e0, L_0x55555797f450, C4<0>, C4<0>;
L_0x55555797f530 .functor AND 1, L_0x55555797f6f0, L_0x55555797f9c0, C4<1>, C4<1>;
L_0x55555797f5e0 .functor OR 1, L_0x55555797f4c0, L_0x55555797f530, C4<0>, C4<0>;
v0x5555577a1400_0 .net *"_ivl_0", 0 0, L_0x55555797f300;  1 drivers
v0x55555779e5e0_0 .net *"_ivl_10", 0 0, L_0x55555797f530;  1 drivers
v0x5555577c6ba0_0 .net *"_ivl_4", 0 0, L_0x55555797f3e0;  1 drivers
v0x5555577c6c60_0 .net *"_ivl_6", 0 0, L_0x55555797f450;  1 drivers
v0x5555577c3d80_0 .net *"_ivl_8", 0 0, L_0x55555797f4c0;  1 drivers
v0x55555777f030_0 .net "c_in", 0 0, L_0x55555797f9c0;  1 drivers
v0x55555777f0f0_0 .net "c_out", 0 0, L_0x55555797f5e0;  1 drivers
v0x55555777c210_0 .net "s", 0 0, L_0x55555797f370;  1 drivers
v0x55555777c2d0_0 .net "x", 0 0, L_0x55555797f6f0;  1 drivers
v0x5555577794a0_0 .net "y", 0 0, L_0x55555797f890;  1 drivers
S_0x5555576143b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x55555773ab70 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555576171d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576143b0;
 .timescale -12 -12;
S_0x555557619ff0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576171d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555797f820 .functor XOR 1, L_0x555557980020, L_0x555557980150, C4<0>, C4<0>;
L_0x55555797fc00 .functor XOR 1, L_0x55555797f820, L_0x555557980310, C4<0>, C4<0>;
L_0x55555797fc70 .functor AND 1, L_0x555557980150, L_0x555557980310, C4<1>, C4<1>;
L_0x55555797fce0 .functor AND 1, L_0x555557980020, L_0x555557980150, C4<1>, C4<1>;
L_0x55555797fd50 .functor OR 1, L_0x55555797fc70, L_0x55555797fce0, C4<0>, C4<0>;
L_0x55555797fe60 .functor AND 1, L_0x555557980020, L_0x555557980310, C4<1>, C4<1>;
L_0x55555797ff10 .functor OR 1, L_0x55555797fd50, L_0x55555797fe60, C4<0>, C4<0>;
v0x5555577765d0_0 .net *"_ivl_0", 0 0, L_0x55555797f820;  1 drivers
v0x55555776ddc0_0 .net *"_ivl_10", 0 0, L_0x55555797fe60;  1 drivers
v0x5555577737b0_0 .net *"_ivl_4", 0 0, L_0x55555797fc70;  1 drivers
v0x555557770990_0 .net *"_ivl_6", 0 0, L_0x55555797fce0;  1 drivers
v0x555557794bf0_0 .net *"_ivl_8", 0 0, L_0x55555797fd50;  1 drivers
v0x555557791dd0_0 .net "c_in", 0 0, L_0x555557980310;  1 drivers
v0x555557791e90_0 .net "c_out", 0 0, L_0x55555797ff10;  1 drivers
v0x55555778efb0_0 .net "s", 0 0, L_0x55555797fc00;  1 drivers
v0x55555778f070_0 .net "x", 0 0, L_0x555557980020;  1 drivers
v0x55555778c240_0 .net "y", 0 0, L_0x555557980150;  1 drivers
S_0x55555761ce10 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x5555576f8420 .param/l "i" 0 18 14, +C4<0110>;
S_0x55555763ac70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555761ce10;
 .timescale -12 -12;
S_0x55555763da90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555763ac70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557980440 .functor XOR 1, L_0x555557980920, L_0x555557980af0, C4<0>, C4<0>;
L_0x5555579804b0 .functor XOR 1, L_0x555557980440, L_0x555557980b90, C4<0>, C4<0>;
L_0x555557980520 .functor AND 1, L_0x555557980af0, L_0x555557980b90, C4<1>, C4<1>;
L_0x555557980590 .functor AND 1, L_0x555557980920, L_0x555557980af0, C4<1>, C4<1>;
L_0x555557980650 .functor OR 1, L_0x555557980520, L_0x555557980590, C4<0>, C4<0>;
L_0x555557980760 .functor AND 1, L_0x555557980920, L_0x555557980b90, C4<1>, C4<1>;
L_0x555557980810 .functor OR 1, L_0x555557980650, L_0x555557980760, C4<0>, C4<0>;
v0x5555577837f0_0 .net *"_ivl_0", 0 0, L_0x555557980440;  1 drivers
v0x555557789370_0 .net *"_ivl_10", 0 0, L_0x555557980760;  1 drivers
v0x555557786550_0 .net *"_ivl_4", 0 0, L_0x555557980520;  1 drivers
v0x555557769510_0 .net *"_ivl_6", 0 0, L_0x555557980590;  1 drivers
v0x5555577666f0_0 .net *"_ivl_8", 0 0, L_0x555557980650;  1 drivers
v0x5555577638d0_0 .net "c_in", 0 0, L_0x555557980b90;  1 drivers
v0x555557763990_0 .net "c_out", 0 0, L_0x555557980810;  1 drivers
v0x555557760ab0_0 .net "s", 0 0, L_0x5555579804b0;  1 drivers
v0x555557760b70_0 .net "x", 0 0, L_0x555557980920;  1 drivers
v0x55555775dd40_0 .net "y", 0 0, L_0x555557980af0;  1 drivers
S_0x5555576408b0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x55555770b8b0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557611590 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576408b0;
 .timescale -12 -12;
S_0x55555762d450 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557611590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557980d70 .functor XOR 1, L_0x555557980a50, L_0x5555579813f0, C4<0>, C4<0>;
L_0x555557980de0 .functor XOR 1, L_0x555557980d70, L_0x555557980cc0, C4<0>, C4<0>;
L_0x555557980e50 .functor AND 1, L_0x5555579813f0, L_0x555557980cc0, C4<1>, C4<1>;
L_0x555557980ec0 .functor AND 1, L_0x555557980a50, L_0x5555579813f0, C4<1>, C4<1>;
L_0x555557980f80 .functor OR 1, L_0x555557980e50, L_0x555557980ec0, C4<0>, C4<0>;
L_0x555557981090 .functor AND 1, L_0x555557980a50, L_0x555557980cc0, C4<1>, C4<1>;
L_0x555557981140 .functor OR 1, L_0x555557980f80, L_0x555557981090, C4<0>, C4<0>;
v0x55555775ae70_0 .net *"_ivl_0", 0 0, L_0x555557980d70;  1 drivers
v0x555557758050_0 .net *"_ivl_10", 0 0, L_0x555557981090;  1 drivers
v0x555557831f00_0 .net *"_ivl_4", 0 0, L_0x555557980e50;  1 drivers
v0x55555782f0e0_0 .net *"_ivl_6", 0 0, L_0x555557980ec0;  1 drivers
v0x55555782c2c0_0 .net *"_ivl_8", 0 0, L_0x555557980f80;  1 drivers
v0x5555578294a0_0 .net "c_in", 0 0, L_0x555557980cc0;  1 drivers
v0x555557829560_0 .net "c_out", 0 0, L_0x555557981140;  1 drivers
v0x555557826680_0 .net "s", 0 0, L_0x555557980de0;  1 drivers
v0x555557826740_0 .net "x", 0 0, L_0x555557980a50;  1 drivers
v0x55555781de30_0 .net "y", 0 0, L_0x5555579813f0;  1 drivers
S_0x555557630270 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555765f530;
 .timescale -12 -12;
P_0x5555578238f0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555557633090 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557630270;
 .timescale -12 -12;
S_0x555557635eb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557633090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557981660 .functor XOR 1, L_0x555557981b40, L_0x5555579815a0, C4<0>, C4<0>;
L_0x5555579816d0 .functor XOR 1, L_0x555557981660, L_0x555557981dd0, C4<0>, C4<0>;
L_0x555557981740 .functor AND 1, L_0x5555579815a0, L_0x555557981dd0, C4<1>, C4<1>;
L_0x5555579817b0 .functor AND 1, L_0x555557981b40, L_0x5555579815a0, C4<1>, C4<1>;
L_0x555557981870 .functor OR 1, L_0x555557981740, L_0x5555579817b0, C4<0>, C4<0>;
L_0x555557981980 .functor AND 1, L_0x555557981b40, L_0x555557981dd0, C4<1>, C4<1>;
L_0x555557981a30 .functor OR 1, L_0x555557981870, L_0x555557981980, C4<0>, C4<0>;
v0x555557820a40_0 .net *"_ivl_0", 0 0, L_0x555557981660;  1 drivers
v0x555557818ec0_0 .net *"_ivl_10", 0 0, L_0x555557981980;  1 drivers
v0x5555578160a0_0 .net *"_ivl_4", 0 0, L_0x555557981740;  1 drivers
v0x555557813280_0 .net *"_ivl_6", 0 0, L_0x5555579817b0;  1 drivers
v0x555557810460_0 .net *"_ivl_8", 0 0, L_0x555557981870;  1 drivers
v0x55555780d640_0 .net "c_in", 0 0, L_0x555557981dd0;  1 drivers
v0x55555780d700_0 .net "c_out", 0 0, L_0x555557981a30;  1 drivers
v0x555557804d40_0 .net "s", 0 0, L_0x5555579816d0;  1 drivers
v0x555557804e00_0 .net "x", 0 0, L_0x555557981b40;  1 drivers
v0x55555780a8d0_0 .net "y", 0 0, L_0x5555579815a0;  1 drivers
S_0x555557608b30 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x5555576ab250;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555575ad360 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x555557982b50 .functor NOT 8, L_0x5555579830f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555577de3b0_0 .net *"_ivl_0", 7 0, L_0x555557982b50;  1 drivers
L_0x7f1d1dd8ed98 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555577db500_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8ed98;  1 drivers
v0x5555577d86e0_0 .net "neg", 7 0, L_0x555557982ce0;  alias, 1 drivers
v0x5555577d87a0_0 .net "pos", 7 0, L_0x5555579830f0;  alias, 1 drivers
L_0x555557982ce0 .arith/sum 8, L_0x555557982b50, L_0x7f1d1dd8ed98;
S_0x55555760b950 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x5555576ab250;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x55555760c610 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x555557982a40 .functor NOT 8, L_0x555557983050, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555577d58c0_0 .net *"_ivl_0", 7 0, L_0x555557982a40;  1 drivers
L_0x7f1d1dd8ed50 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555577ffe20_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8ed50;  1 drivers
v0x5555577fd000_0 .net "neg", 7 0, L_0x555557982ab0;  alias, 1 drivers
v0x5555577fa1e0_0 .net "pos", 7 0, L_0x555557983050;  alias, 1 drivers
L_0x555557982ab0 .arith/sum 8, L_0x555557982a40, L_0x7f1d1dd8ed50;
S_0x55555760e770 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x5555576ab250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x5555577f73c0 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x5555577f7400 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x5555577f7440 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x5555577f7480 .param/l "IDLE" 1 19 133, C4<00>;
v0x555557786ef0_0 .net *"_ivl_1", 0 0, L_0x555557957da0;  1 drivers
v0x555557786fd0_0 .net *"_ivl_17", 0 0, L_0x55555796cda0;  1 drivers
v0x555557788320_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x5555577883c0_0 .var "data_valid", 0 0;
v0x5555577840d0_0 .net "i_c", 7 0, L_0x555557983190;  alias, 1 drivers
v0x5555577841b0_0 .net "i_c_minus_s", 8 0, L_0x5555579832d0;  alias, 1 drivers
v0x555557785500_0 .net "i_c_plus_s", 8 0, L_0x555557983230;  alias, 1 drivers
v0x5555577855e0_0 .net "i_x", 7 0, L_0x55555796d1c0;  1 drivers
v0x555557755460_0 .net "i_y", 7 0, L_0x55555796d2f0;  1 drivers
v0x555557769eb0_0 .var "o_Im_out", 7 0;
v0x555557769f90_0 .var "o_Re_out", 7 0;
v0x55555776b2e0_0 .var "reg_z", 16 0;
v0x55555776b3c0_0 .var "sel", 1 0;
v0x555557767090_0 .net "start", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x555557767150_0 .var "start_mult", 0 0;
v0x5555577684c0_0 .var "state", 1 0;
v0x555557768580_0 .net "w_8Bit_mux", 7 0, v0x55555776fa40_0;  1 drivers
v0x5555577656a0_0 .net "w_9Bit_mux", 8 0, v0x555557792870_0;  1 drivers
v0x555557765790_0 .net "w_add_answer", 8 0, L_0x5555579575d0;  1 drivers
v0x555557761450_0 .net "w_i_out", 7 0, L_0x555557960fc0;  1 drivers
v0x5555577614f0_0 .net "w_mult", 16 0, v0x555557777050_0;  1 drivers
v0x555557762880_0 .net "w_mult_dv", 0 0, v0x555557779d90_0;  1 drivers
v0x555557762920_0 .net "w_neg_y", 8 0, L_0x55555796cbf0;  1 drivers
v0x55555775e630_0 .net "w_neg_z", 16 0, L_0x55555796cfd0;  1 drivers
v0x55555775e6d0_0 .net "w_r_out", 7 0, L_0x55555795c1b0;  1 drivers
v0x55555775fa60_0 .net "w_z", 16 0, v0x55555776b2e0_0;  1 drivers
L_0x555557957da0 .part L_0x55555796d1c0, 7, 1;
L_0x555557957e40 .concat [ 8 1 0 0], L_0x55555796d1c0, L_0x555557957da0;
L_0x55555795cb50 .part v0x555557777050_0, 7, 8;
L_0x55555795cc40 .part v0x55555776b2e0_0, 7, 8;
L_0x5555579611f0 .part v0x555557777050_0, 7, 8;
L_0x5555579618c0 .part L_0x55555796cfd0, 7, 8;
L_0x5555579619b0 .concat [ 8 8 8 0], L_0x555557983190, L_0x55555796d2f0, L_0x55555796d1c0;
L_0x555557961aa0 .concat [ 9 9 9 0], L_0x5555579575d0, L_0x5555579832d0, L_0x555557983230;
L_0x55555796cda0 .part L_0x55555796d2f0, 7, 1;
L_0x55555796ce90 .concat [ 8 1 0 0], L_0x55555796d2f0, L_0x55555796cda0;
S_0x55555762a630 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557540950 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x55555770e2c0_0 .net "answer", 8 0, L_0x5555579575d0;  alias, 1 drivers
v0x555557705880_0 .net "carry", 8 0, L_0x5555579578a0;  1 drivers
v0x55555770b4a0_0 .net "carry_out", 0 0, L_0x555557957d00;  1 drivers
v0x55555770b540_0 .net "input1", 8 0, L_0x555557957e40;  1 drivers
v0x555557708680_0 .net "input2", 8 0, L_0x55555796cbf0;  alias, 1 drivers
L_0x555557952b10 .part L_0x555557957e40, 0, 1;
L_0x555557952bb0 .part L_0x55555796cbf0, 0, 1;
L_0x5555579532d0 .part L_0x555557957e40, 1, 1;
L_0x555557953400 .part L_0x55555796cbf0, 1, 1;
L_0x5555579535f0 .part L_0x5555579578a0, 0, 1;
L_0x555557953c40 .part L_0x555557957e40, 2, 1;
L_0x555557953d70 .part L_0x55555796cbf0, 2, 1;
L_0x555557953ea0 .part L_0x5555579578a0, 1, 1;
L_0x555557954540 .part L_0x555557957e40, 3, 1;
L_0x555557954700 .part L_0x55555796cbf0, 3, 1;
L_0x555557954830 .part L_0x5555579578a0, 2, 1;
L_0x555557954dd0 .part L_0x555557957e40, 4, 1;
L_0x555557954f70 .part L_0x55555796cbf0, 4, 1;
L_0x5555579550a0 .part L_0x5555579578a0, 3, 1;
L_0x555557955730 .part L_0x555557957e40, 5, 1;
L_0x555557955860 .part L_0x55555796cbf0, 5, 1;
L_0x555557955a20 .part L_0x5555579578a0, 4, 1;
L_0x555557955fd0 .part L_0x555557957e40, 6, 1;
L_0x5555579561a0 .part L_0x55555796cbf0, 6, 1;
L_0x555557956240 .part L_0x5555579578a0, 5, 1;
L_0x555557956100 .part L_0x555557957e40, 7, 1;
L_0x5555579569c0 .part L_0x55555796cbf0, 7, 1;
L_0x555557956370 .part L_0x5555579578a0, 6, 1;
L_0x555557957090 .part L_0x555557957e40, 8, 1;
L_0x555557957290 .part L_0x55555796cbf0, 8, 1;
L_0x5555579573c0 .part L_0x5555579578a0, 7, 1;
LS_0x5555579575d0_0_0 .concat8 [ 1 1 1 1], L_0x555557952900, L_0x555557952d20, L_0x555557953790, L_0x555557954090;
LS_0x5555579575d0_0_4 .concat8 [ 1 1 1 1], L_0x5555579549d0, L_0x5555579552e0, L_0x555557955b30, L_0x555557956490;
LS_0x5555579575d0_0_8 .concat8 [ 1 0 0 0], L_0x555557956c20;
L_0x5555579575d0 .concat8 [ 4 4 1 0], LS_0x5555579575d0_0_0, LS_0x5555579575d0_0_4, LS_0x5555579575d0_0_8;
LS_0x5555579578a0_0_0 .concat8 [ 1 1 1 1], L_0x5555579529d0, L_0x5555579531c0, L_0x555557953b30, L_0x555557954430;
LS_0x5555579578a0_0_4 .concat8 [ 1 1 1 1], L_0x555557954cc0, L_0x555557955620, L_0x555557955ec0, L_0x555557956820;
LS_0x5555579578a0_0_8 .concat8 [ 1 0 0 0], L_0x555557956f80;
L_0x5555579578a0 .concat8 [ 4 4 1 0], LS_0x5555579578a0_0_0, LS_0x5555579578a0_0_4, LS_0x5555579578a0_0_8;
L_0x555557957d00 .part L_0x5555579578a0, 8, 1;
S_0x5555572f3440 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x555557810030 .param/l "i" 0 18 14, +C4<00>;
S_0x5555572f3880 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555572f3440;
 .timescale -12 -12;
S_0x5555572f3ea0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555572f3880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557952900 .functor XOR 1, L_0x555557952b10, L_0x555557952bb0, C4<0>, C4<0>;
L_0x5555579529d0 .functor AND 1, L_0x555557952b10, L_0x555557952bb0, C4<1>, C4<1>;
v0x5555577ebb60_0 .net "c", 0 0, L_0x5555579529d0;  1 drivers
v0x5555577ebc20_0 .net "s", 0 0, L_0x555557952900;  1 drivers
v0x5555577f1780_0 .net "x", 0 0, L_0x555557952b10;  1 drivers
v0x5555577ee960_0 .net "y", 0 0, L_0x555557952bb0;  1 drivers
S_0x5555572f1030 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x5555577168f0 .param/l "i" 0 18 14, +C4<01>;
S_0x555557621bd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555572f1030;
 .timescale -12 -12;
S_0x5555576249f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557621bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557952c50 .functor XOR 1, L_0x5555579532d0, L_0x555557953400, C4<0>, C4<0>;
L_0x555557952d20 .functor XOR 1, L_0x555557952c50, L_0x5555579535f0, C4<0>, C4<0>;
L_0x555557952e10 .functor AND 1, L_0x555557953400, L_0x5555579535f0, C4<1>, C4<1>;
L_0x555557952f50 .functor AND 1, L_0x5555579532d0, L_0x555557953400, C4<1>, C4<1>;
L_0x555557953040 .functor OR 1, L_0x555557952e10, L_0x555557952f50, C4<0>, C4<0>;
L_0x555557953150 .functor AND 1, L_0x5555579532d0, L_0x5555579535f0, C4<1>, C4<1>;
L_0x5555579531c0 .functor OR 1, L_0x555557953040, L_0x555557953150, C4<0>, C4<0>;
v0x5555576dac90_0 .net *"_ivl_0", 0 0, L_0x555557952c50;  1 drivers
v0x5555576d7e70_0 .net *"_ivl_10", 0 0, L_0x555557953150;  1 drivers
v0x5555576d5050_0 .net *"_ivl_4", 0 0, L_0x555557952e10;  1 drivers
v0x5555576d2230_0 .net *"_ivl_6", 0 0, L_0x555557952f50;  1 drivers
v0x5555576cf410_0 .net *"_ivl_8", 0 0, L_0x555557953040;  1 drivers
v0x5555576cc5f0_0 .net "c_in", 0 0, L_0x5555579535f0;  1 drivers
v0x5555576cc6b0_0 .net "c_out", 0 0, L_0x5555579531c0;  1 drivers
v0x5555576c69b0_0 .net "s", 0 0, L_0x555557952d20;  1 drivers
v0x5555576c6a70_0 .net "x", 0 0, L_0x5555579532d0;  1 drivers
v0x5555576c3b90_0 .net "y", 0 0, L_0x555557953400;  1 drivers
S_0x555557627810 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x5555575e03b0 .param/l "i" 0 18 14, +C4<010>;
S_0x555557516af0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557627810;
 .timescale -12 -12;
S_0x555557500e10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557516af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557953720 .functor XOR 1, L_0x555557953c40, L_0x555557953d70, C4<0>, C4<0>;
L_0x555557953790 .functor XOR 1, L_0x555557953720, L_0x555557953ea0, C4<0>, C4<0>;
L_0x555557953800 .functor AND 1, L_0x555557953d70, L_0x555557953ea0, C4<1>, C4<1>;
L_0x5555579538c0 .functor AND 1, L_0x555557953c40, L_0x555557953d70, C4<1>, C4<1>;
L_0x5555579539b0 .functor OR 1, L_0x555557953800, L_0x5555579538c0, C4<0>, C4<0>;
L_0x555557953ac0 .functor AND 1, L_0x555557953c40, L_0x555557953ea0, C4<1>, C4<1>;
L_0x555557953b30 .functor OR 1, L_0x5555579539b0, L_0x555557953ac0, C4<0>, C4<0>;
v0x5555576c0d70_0 .net *"_ivl_0", 0 0, L_0x555557953720;  1 drivers
v0x5555576bdf50_0 .net *"_ivl_10", 0 0, L_0x555557953ac0;  1 drivers
v0x5555576b5470_0 .net *"_ivl_4", 0 0, L_0x555557953800;  1 drivers
v0x5555576bb130_0 .net *"_ivl_6", 0 0, L_0x5555579538c0;  1 drivers
v0x5555576b8310_0 .net *"_ivl_8", 0 0, L_0x5555579539b0;  1 drivers
v0x5555576e08d0_0 .net "c_in", 0 0, L_0x555557953ea0;  1 drivers
v0x5555576e0990_0 .net "c_out", 0 0, L_0x555557953b30;  1 drivers
v0x5555576ddab0_0 .net "s", 0 0, L_0x555557953790;  1 drivers
v0x5555576ddb70_0 .net "x", 0 0, L_0x555557953c40;  1 drivers
v0x555557698e10_0 .net "y", 0 0, L_0x555557953d70;  1 drivers
S_0x555557503c30 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x5555576306f0 .param/l "i" 0 18 14, +C4<011>;
S_0x555557506a50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557503c30;
 .timescale -12 -12;
S_0x555557509870 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557506a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557954020 .functor XOR 1, L_0x555557954540, L_0x555557954700, C4<0>, C4<0>;
L_0x555557954090 .functor XOR 1, L_0x555557954020, L_0x555557954830, C4<0>, C4<0>;
L_0x555557954100 .functor AND 1, L_0x555557954700, L_0x555557954830, C4<1>, C4<1>;
L_0x5555579541c0 .functor AND 1, L_0x555557954540, L_0x555557954700, C4<1>, C4<1>;
L_0x5555579542b0 .functor OR 1, L_0x555557954100, L_0x5555579541c0, C4<0>, C4<0>;
L_0x5555579543c0 .functor AND 1, L_0x555557954540, L_0x555557954830, C4<1>, C4<1>;
L_0x555557954430 .functor OR 1, L_0x5555579542b0, L_0x5555579543c0, C4<0>, C4<0>;
v0x555557695f40_0 .net *"_ivl_0", 0 0, L_0x555557954020;  1 drivers
v0x555557693120_0 .net *"_ivl_10", 0 0, L_0x5555579543c0;  1 drivers
v0x555557690300_0 .net *"_ivl_4", 0 0, L_0x555557954100;  1 drivers
v0x555557687af0_0 .net *"_ivl_6", 0 0, L_0x5555579541c0;  1 drivers
v0x55555768d4e0_0 .net *"_ivl_8", 0 0, L_0x5555579542b0;  1 drivers
v0x55555768a6c0_0 .net "c_in", 0 0, L_0x555557954830;  1 drivers
v0x55555768a780_0 .net "c_out", 0 0, L_0x555557954430;  1 drivers
v0x5555576ae920_0 .net "s", 0 0, L_0x555557954090;  1 drivers
v0x5555576ae9e0_0 .net "x", 0 0, L_0x555557954540;  1 drivers
v0x5555576abbb0_0 .net "y", 0 0, L_0x555557954700;  1 drivers
S_0x55555750c690 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x5555575665b0 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555750f4b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555750c690;
 .timescale -12 -12;
S_0x5555575122d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555750f4b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557954960 .functor XOR 1, L_0x555557954dd0, L_0x555557954f70, C4<0>, C4<0>;
L_0x5555579549d0 .functor XOR 1, L_0x555557954960, L_0x5555579550a0, C4<0>, C4<0>;
L_0x555557954a40 .functor AND 1, L_0x555557954f70, L_0x5555579550a0, C4<1>, C4<1>;
L_0x555557954ab0 .functor AND 1, L_0x555557954dd0, L_0x555557954f70, C4<1>, C4<1>;
L_0x555557954b50 .functor OR 1, L_0x555557954a40, L_0x555557954ab0, C4<0>, C4<0>;
L_0x555557954c10 .functor AND 1, L_0x555557954dd0, L_0x5555579550a0, C4<1>, C4<1>;
L_0x555557954cc0 .functor OR 1, L_0x555557954b50, L_0x555557954c10, C4<0>, C4<0>;
v0x5555576a8ce0_0 .net *"_ivl_0", 0 0, L_0x555557954960;  1 drivers
v0x5555576a5ec0_0 .net *"_ivl_10", 0 0, L_0x555557954c10;  1 drivers
v0x55555769d520_0 .net *"_ivl_4", 0 0, L_0x555557954a40;  1 drivers
v0x5555576a30a0_0 .net *"_ivl_6", 0 0, L_0x555557954ab0;  1 drivers
v0x5555576a0280_0 .net *"_ivl_8", 0 0, L_0x555557954b50;  1 drivers
v0x555557683360_0 .net "c_in", 0 0, L_0x5555579550a0;  1 drivers
v0x555557683420_0 .net "c_out", 0 0, L_0x555557954cc0;  1 drivers
v0x555557680540_0 .net "s", 0 0, L_0x5555579549d0;  1 drivers
v0x555557680600_0 .net "x", 0 0, L_0x555557954dd0;  1 drivers
v0x55555767d7d0_0 .net "y", 0 0, L_0x555557954f70;  1 drivers
S_0x5555574fdff0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x55555775af70 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555574e9d10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574fdff0;
 .timescale -12 -12;
S_0x5555574ecb30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574e9d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557954f00 .functor XOR 1, L_0x555557955730, L_0x555557955860, C4<0>, C4<0>;
L_0x5555579552e0 .functor XOR 1, L_0x555557954f00, L_0x555557955a20, C4<0>, C4<0>;
L_0x555557955350 .functor AND 1, L_0x555557955860, L_0x555557955a20, C4<1>, C4<1>;
L_0x5555579553c0 .functor AND 1, L_0x555557955730, L_0x555557955860, C4<1>, C4<1>;
L_0x555557955460 .functor OR 1, L_0x555557955350, L_0x5555579553c0, C4<0>, C4<0>;
L_0x555557955570 .functor AND 1, L_0x555557955730, L_0x555557955a20, C4<1>, C4<1>;
L_0x555557955620 .functor OR 1, L_0x555557955460, L_0x555557955570, C4<0>, C4<0>;
v0x55555767a900_0 .net *"_ivl_0", 0 0, L_0x555557954f00;  1 drivers
v0x555557677ae0_0 .net *"_ivl_10", 0 0, L_0x555557955570;  1 drivers
v0x555557674cc0_0 .net *"_ivl_4", 0 0, L_0x555557955350;  1 drivers
v0x555557671ea0_0 .net *"_ivl_6", 0 0, L_0x5555579553c0;  1 drivers
v0x55555774bc20_0 .net *"_ivl_8", 0 0, L_0x555557955460;  1 drivers
v0x555557748e00_0 .net "c_in", 0 0, L_0x555557955a20;  1 drivers
v0x555557748ec0_0 .net "c_out", 0 0, L_0x555557955620;  1 drivers
v0x555557745fe0_0 .net "s", 0 0, L_0x5555579552e0;  1 drivers
v0x5555577460a0_0 .net "x", 0 0, L_0x555557955730;  1 drivers
v0x555557743270_0 .net "y", 0 0, L_0x555557955860;  1 drivers
S_0x5555574ef950 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x555557772bc0 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555574f2770 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574ef950;
 .timescale -12 -12;
S_0x5555574f5590 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574f2770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557955ac0 .functor XOR 1, L_0x555557955fd0, L_0x5555579561a0, C4<0>, C4<0>;
L_0x555557955b30 .functor XOR 1, L_0x555557955ac0, L_0x555557956240, C4<0>, C4<0>;
L_0x555557955ba0 .functor AND 1, L_0x5555579561a0, L_0x555557956240, C4<1>, C4<1>;
L_0x555557955c10 .functor AND 1, L_0x555557955fd0, L_0x5555579561a0, C4<1>, C4<1>;
L_0x555557955d00 .functor OR 1, L_0x555557955ba0, L_0x555557955c10, C4<0>, C4<0>;
L_0x555557955e10 .functor AND 1, L_0x555557955fd0, L_0x555557956240, C4<1>, C4<1>;
L_0x555557955ec0 .functor OR 1, L_0x555557955d00, L_0x555557955e10, C4<0>, C4<0>;
v0x5555577403a0_0 .net *"_ivl_0", 0 0, L_0x555557955ac0;  1 drivers
v0x555557737aa0_0 .net *"_ivl_10", 0 0, L_0x555557955e10;  1 drivers
v0x55555773d580_0 .net *"_ivl_4", 0 0, L_0x555557955ba0;  1 drivers
v0x55555773a760_0 .net *"_ivl_6", 0 0, L_0x555557955c10;  1 drivers
v0x555557732be0_0 .net *"_ivl_8", 0 0, L_0x555557955d00;  1 drivers
v0x55555772fdc0_0 .net "c_in", 0 0, L_0x555557956240;  1 drivers
v0x55555772fe80_0 .net "c_out", 0 0, L_0x555557955ec0;  1 drivers
v0x55555772cfa0_0 .net "s", 0 0, L_0x555557955b30;  1 drivers
v0x55555772d060_0 .net "x", 0 0, L_0x555557955fd0;  1 drivers
v0x55555772a230_0 .net "y", 0 0, L_0x5555579561a0;  1 drivers
S_0x5555574f83b0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x55555778b5a0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555574fb1d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574f83b0;
 .timescale -12 -12;
S_0x5555574e6ef0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574fb1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557956420 .functor XOR 1, L_0x555557956100, L_0x5555579569c0, C4<0>, C4<0>;
L_0x555557956490 .functor XOR 1, L_0x555557956420, L_0x555557956370, C4<0>, C4<0>;
L_0x555557956500 .functor AND 1, L_0x5555579569c0, L_0x555557956370, C4<1>, C4<1>;
L_0x555557956570 .functor AND 1, L_0x555557956100, L_0x5555579569c0, C4<1>, C4<1>;
L_0x555557956660 .functor OR 1, L_0x555557956500, L_0x555557956570, C4<0>, C4<0>;
L_0x555557956770 .functor AND 1, L_0x555557956100, L_0x555557956370, C4<1>, C4<1>;
L_0x555557956820 .functor OR 1, L_0x555557956660, L_0x555557956770, C4<0>, C4<0>;
v0x555557727360_0 .net *"_ivl_0", 0 0, L_0x555557956420;  1 drivers
v0x55555771ea60_0 .net *"_ivl_10", 0 0, L_0x555557956770;  1 drivers
v0x555557724540_0 .net *"_ivl_4", 0 0, L_0x555557956500;  1 drivers
v0x555557724600_0 .net *"_ivl_6", 0 0, L_0x555557956570;  1 drivers
v0x555557721720_0 .net *"_ivl_8", 0 0, L_0x555557956660;  1 drivers
v0x555557700a70_0 .net "c_in", 0 0, L_0x555557956370;  1 drivers
v0x555557700b30_0 .net "c_out", 0 0, L_0x555557956820;  1 drivers
v0x5555576fdc50_0 .net "s", 0 0, L_0x555557956490;  1 drivers
v0x5555576fdd10_0 .net "x", 0 0, L_0x555557956100;  1 drivers
v0x5555576faee0_0 .net "y", 0 0, L_0x5555579569c0;  1 drivers
S_0x5555574b92a0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555762a630;
 .timescale -12 -12;
P_0x5555576f80a0 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555574bc0c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574b92a0;
 .timescale -12 -12;
S_0x5555574beee0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574bc0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557956bb0 .functor XOR 1, L_0x555557957090, L_0x555557957290, C4<0>, C4<0>;
L_0x555557956c20 .functor XOR 1, L_0x555557956bb0, L_0x5555579573c0, C4<0>, C4<0>;
L_0x555557956c90 .functor AND 1, L_0x555557957290, L_0x5555579573c0, C4<1>, C4<1>;
L_0x555557956d00 .functor AND 1, L_0x555557957090, L_0x555557957290, C4<1>, C4<1>;
L_0x555557956dc0 .functor OR 1, L_0x555557956c90, L_0x555557956d00, C4<0>, C4<0>;
L_0x555557956ed0 .functor AND 1, L_0x555557957090, L_0x5555579573c0, C4<1>, C4<1>;
L_0x555557956f80 .functor OR 1, L_0x555557956dc0, L_0x555557956ed0, C4<0>, C4<0>;
v0x5555576f51f0_0 .net *"_ivl_0", 0 0, L_0x555557956bb0;  1 drivers
v0x5555576f23d0_0 .net *"_ivl_10", 0 0, L_0x555557956ed0;  1 drivers
v0x5555576ef5b0_0 .net *"_ivl_4", 0 0, L_0x555557956c90;  1 drivers
v0x5555576ef670_0 .net *"_ivl_6", 0 0, L_0x555557956d00;  1 drivers
v0x555557719b40_0 .net *"_ivl_8", 0 0, L_0x555557956dc0;  1 drivers
v0x555557716d20_0 .net "c_in", 0 0, L_0x5555579573c0;  1 drivers
v0x555557716de0_0 .net "c_out", 0 0, L_0x555557956f80;  1 drivers
v0x555557713f00_0 .net "s", 0 0, L_0x555557956c20;  1 drivers
v0x555557713fc0_0 .net "x", 0 0, L_0x555557957090;  1 drivers
v0x555557711190_0 .net "y", 0 0, L_0x555557957290;  1 drivers
S_0x5555574c1d00 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557831310 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x55555760c200_0 .net "answer", 7 0, L_0x555557960fc0;  alias, 1 drivers
v0x5555576093e0_0 .net "carry", 7 0, L_0x5555579612c0;  1 drivers
v0x555557633940_0 .net "carry_out", 0 0, L_0x555557961740;  1 drivers
v0x5555576339e0_0 .net "input1", 7 0, L_0x5555579611f0;  1 drivers
v0x555557630b20_0 .net "input2", 7 0, L_0x5555579618c0;  1 drivers
L_0x55555795ceb0 .part L_0x5555579611f0, 0, 1;
L_0x55555795cf50 .part L_0x5555579618c0, 0, 1;
L_0x55555795d5c0 .part L_0x5555579611f0, 1, 1;
L_0x55555795d660 .part L_0x5555579618c0, 1, 1;
L_0x55555795d790 .part L_0x5555579612c0, 0, 1;
L_0x55555795de40 .part L_0x5555579611f0, 2, 1;
L_0x55555795dfb0 .part L_0x5555579618c0, 2, 1;
L_0x55555795e0e0 .part L_0x5555579612c0, 1, 1;
L_0x55555795e750 .part L_0x5555579611f0, 3, 1;
L_0x55555795e910 .part L_0x5555579618c0, 3, 1;
L_0x55555795eb30 .part L_0x5555579612c0, 2, 1;
L_0x55555795f050 .part L_0x5555579611f0, 4, 1;
L_0x55555795f1f0 .part L_0x5555579618c0, 4, 1;
L_0x55555795f320 .part L_0x5555579612c0, 3, 1;
L_0x55555795f980 .part L_0x5555579611f0, 5, 1;
L_0x55555795fab0 .part L_0x5555579618c0, 5, 1;
L_0x55555795fc70 .part L_0x5555579612c0, 4, 1;
L_0x555557960280 .part L_0x5555579611f0, 6, 1;
L_0x555557960450 .part L_0x5555579618c0, 6, 1;
L_0x5555579604f0 .part L_0x5555579612c0, 5, 1;
L_0x5555579603b0 .part L_0x5555579611f0, 7, 1;
L_0x555557960d50 .part L_0x5555579618c0, 7, 1;
L_0x555557960620 .part L_0x5555579612c0, 6, 1;
LS_0x555557960fc0_0_0 .concat8 [ 1 1 1 1], L_0x55555795cd30, L_0x55555795d060, L_0x55555795d930, L_0x55555795e2d0;
LS_0x555557960fc0_0_4 .concat8 [ 1 1 1 1], L_0x55555795ecd0, L_0x55555795f560, L_0x55555795fe10, L_0x555557960740;
L_0x555557960fc0 .concat8 [ 4 4 0 0], LS_0x555557960fc0_0_0, LS_0x555557960fc0_0_4;
LS_0x5555579612c0_0_0 .concat8 [ 1 1 1 1], L_0x55555795cda0, L_0x55555795d4b0, L_0x55555795dd30, L_0x55555795e640;
LS_0x5555579612c0_0_4 .concat8 [ 1 1 1 1], L_0x55555795ef40, L_0x55555795f870, L_0x555557960170, L_0x555557960aa0;
L_0x5555579612c0 .concat8 [ 4 4 0 0], LS_0x5555579612c0_0_0, LS_0x5555579612c0_0_4;
L_0x555557961740 .part L_0x5555579612c0, 7, 1;
S_0x5555574c4b20 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x5555575f4bd0 .param/l "i" 0 18 14, +C4<00>;
S_0x5555574c7940 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555574c4b20;
 .timescale -12 -12;
S_0x5555574ca760 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555574c7940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555795cd30 .functor XOR 1, L_0x55555795ceb0, L_0x55555795cf50, C4<0>, C4<0>;
L_0x55555795cda0 .functor AND 1, L_0x55555795ceb0, L_0x55555795cf50, C4<1>, C4<1>;
v0x5555575eee80_0 .net "c", 0 0, L_0x55555795cda0;  1 drivers
v0x5555575eef40_0 .net "s", 0 0, L_0x55555795cd30;  1 drivers
v0x5555575ec060_0 .net "x", 0 0, L_0x55555795ceb0;  1 drivers
v0x5555575e9240_0 .net "y", 0 0, L_0x55555795cf50;  1 drivers
S_0x5555574e0320 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x55555781b0f0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555574b4df0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574e0320;
 .timescale -12 -12;
S_0x5555574cee60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574b4df0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795cff0 .functor XOR 1, L_0x55555795d5c0, L_0x55555795d660, C4<0>, C4<0>;
L_0x55555795d060 .functor XOR 1, L_0x55555795cff0, L_0x55555795d790, C4<0>, C4<0>;
L_0x55555795d120 .functor AND 1, L_0x55555795d660, L_0x55555795d790, C4<1>, C4<1>;
L_0x55555795d230 .functor AND 1, L_0x55555795d5c0, L_0x55555795d660, C4<1>, C4<1>;
L_0x55555795d2f0 .functor OR 1, L_0x55555795d120, L_0x55555795d230, C4<0>, C4<0>;
L_0x55555795d400 .functor AND 1, L_0x55555795d5c0, L_0x55555795d790, C4<1>, C4<1>;
L_0x55555795d4b0 .functor OR 1, L_0x55555795d2f0, L_0x55555795d400, C4<0>, C4<0>;
v0x5555575e6420_0 .net *"_ivl_0", 0 0, L_0x55555795cff0;  1 drivers
v0x5555575e64e0_0 .net *"_ivl_10", 0 0, L_0x55555795d400;  1 drivers
v0x5555575e07e0_0 .net *"_ivl_4", 0 0, L_0x55555795d120;  1 drivers
v0x5555575dd9c0_0 .net *"_ivl_6", 0 0, L_0x55555795d230;  1 drivers
v0x5555575daba0_0 .net *"_ivl_8", 0 0, L_0x55555795d2f0;  1 drivers
v0x5555575d7d80_0 .net "c_in", 0 0, L_0x55555795d790;  1 drivers
v0x5555575d7e40_0 .net "c_out", 0 0, L_0x55555795d4b0;  1 drivers
v0x5555575cf2a0_0 .net "s", 0 0, L_0x55555795d060;  1 drivers
v0x5555575cf360_0 .net "x", 0 0, L_0x55555795d5c0;  1 drivers
v0x5555575d4f60_0 .net "y", 0 0, L_0x55555795d660;  1 drivers
S_0x5555574d1c80 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x555557809c30 .param/l "i" 0 18 14, +C4<010>;
S_0x5555574d4aa0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574d1c80;
 .timescale -12 -12;
S_0x5555574d78c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574d4aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795d8c0 .functor XOR 1, L_0x55555795de40, L_0x55555795dfb0, C4<0>, C4<0>;
L_0x55555795d930 .functor XOR 1, L_0x55555795d8c0, L_0x55555795e0e0, C4<0>, C4<0>;
L_0x55555795d9a0 .functor AND 1, L_0x55555795dfb0, L_0x55555795e0e0, C4<1>, C4<1>;
L_0x55555795dab0 .functor AND 1, L_0x55555795de40, L_0x55555795dfb0, C4<1>, C4<1>;
L_0x55555795db70 .functor OR 1, L_0x55555795d9a0, L_0x55555795dab0, C4<0>, C4<0>;
L_0x55555795dc80 .functor AND 1, L_0x55555795de40, L_0x55555795e0e0, C4<1>, C4<1>;
L_0x55555795dd30 .functor OR 1, L_0x55555795db70, L_0x55555795dc80, C4<0>, C4<0>;
v0x5555575d2140_0 .net *"_ivl_0", 0 0, L_0x55555795d8c0;  1 drivers
v0x5555575fa700_0 .net *"_ivl_10", 0 0, L_0x55555795dc80;  1 drivers
v0x5555575f78e0_0 .net *"_ivl_4", 0 0, L_0x55555795d9a0;  1 drivers
v0x5555575f79a0_0 .net *"_ivl_6", 0 0, L_0x55555795dab0;  1 drivers
v0x5555575b2b90_0 .net *"_ivl_8", 0 0, L_0x55555795db70;  1 drivers
v0x5555575afd70_0 .net "c_in", 0 0, L_0x55555795e0e0;  1 drivers
v0x5555575afe30_0 .net "c_out", 0 0, L_0x55555795dd30;  1 drivers
v0x5555575acf50_0 .net "s", 0 0, L_0x55555795d930;  1 drivers
v0x5555575ad010_0 .net "x", 0 0, L_0x55555795de40;  1 drivers
v0x5555575aa130_0 .net "y", 0 0, L_0x55555795dfb0;  1 drivers
S_0x5555574da6e0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x5555577e0570 .param/l "i" 0 18 14, +C4<011>;
S_0x5555574dd500 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574da6e0;
 .timescale -12 -12;
S_0x5555574b1fd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574dd500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795e260 .functor XOR 1, L_0x55555795e750, L_0x55555795e910, C4<0>, C4<0>;
L_0x55555795e2d0 .functor XOR 1, L_0x55555795e260, L_0x55555795eb30, C4<0>, C4<0>;
L_0x55555795e340 .functor AND 1, L_0x55555795e910, L_0x55555795eb30, C4<1>, C4<1>;
L_0x55555795e400 .functor AND 1, L_0x55555795e750, L_0x55555795e910, C4<1>, C4<1>;
L_0x55555795e4c0 .functor OR 1, L_0x55555795e340, L_0x55555795e400, C4<0>, C4<0>;
L_0x55555795e5d0 .functor AND 1, L_0x55555795e750, L_0x55555795eb30, C4<1>, C4<1>;
L_0x55555795e640 .functor OR 1, L_0x55555795e4c0, L_0x55555795e5d0, C4<0>, C4<0>;
v0x5555575a1920_0 .net *"_ivl_0", 0 0, L_0x55555795e260;  1 drivers
v0x5555575a7310_0 .net *"_ivl_10", 0 0, L_0x55555795e5d0;  1 drivers
v0x5555575a44f0_0 .net *"_ivl_4", 0 0, L_0x55555795e340;  1 drivers
v0x5555575c8750_0 .net *"_ivl_6", 0 0, L_0x55555795e400;  1 drivers
v0x5555575c5930_0 .net *"_ivl_8", 0 0, L_0x55555795e4c0;  1 drivers
v0x5555575c2b10_0 .net "c_in", 0 0, L_0x55555795eb30;  1 drivers
v0x5555575c2bd0_0 .net "c_out", 0 0, L_0x55555795e640;  1 drivers
v0x5555575bfcf0_0 .net "s", 0 0, L_0x55555795e2d0;  1 drivers
v0x5555575bfdb0_0 .net "x", 0 0, L_0x55555795e750;  1 drivers
v0x5555575b7400_0 .net "y", 0 0, L_0x55555795e910;  1 drivers
S_0x55555757d5f0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x555557802050 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555574a0b10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555757d5f0;
 .timescale -12 -12;
S_0x5555574a3930 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574a0b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795ec60 .functor XOR 1, L_0x55555795f050, L_0x55555795f1f0, C4<0>, C4<0>;
L_0x55555795ecd0 .functor XOR 1, L_0x55555795ec60, L_0x55555795f320, C4<0>, C4<0>;
L_0x55555795ed40 .functor AND 1, L_0x55555795f1f0, L_0x55555795f320, C4<1>, C4<1>;
L_0x55555795edb0 .functor AND 1, L_0x55555795f050, L_0x55555795f1f0, C4<1>, C4<1>;
L_0x55555795ee20 .functor OR 1, L_0x55555795ed40, L_0x55555795edb0, C4<0>, C4<0>;
L_0x55555795ee90 .functor AND 1, L_0x55555795f050, L_0x55555795f320, C4<1>, C4<1>;
L_0x55555795ef40 .functor OR 1, L_0x55555795ee20, L_0x55555795ee90, C4<0>, C4<0>;
v0x5555575bced0_0 .net *"_ivl_0", 0 0, L_0x55555795ec60;  1 drivers
v0x5555575ba0b0_0 .net *"_ivl_10", 0 0, L_0x55555795ee90;  1 drivers
v0x55555759d070_0 .net *"_ivl_4", 0 0, L_0x55555795ed40;  1 drivers
v0x55555759d130_0 .net *"_ivl_6", 0 0, L_0x55555795edb0;  1 drivers
v0x55555759a250_0 .net *"_ivl_8", 0 0, L_0x55555795ee20;  1 drivers
v0x555557597430_0 .net "c_in", 0 0, L_0x55555795f320;  1 drivers
v0x5555575974f0_0 .net "c_out", 0 0, L_0x55555795ef40;  1 drivers
v0x555557594610_0 .net "s", 0 0, L_0x55555795ecd0;  1 drivers
v0x5555575946d0_0 .net "x", 0 0, L_0x55555795f050;  1 drivers
v0x5555575918a0_0 .net "y", 0 0, L_0x55555795f1f0;  1 drivers
S_0x5555574a6750 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x5555577edd70 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555574a9570 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574a6750;
 .timescale -12 -12;
S_0x5555574ac390 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574a9570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795f180 .functor XOR 1, L_0x55555795f980, L_0x55555795fab0, C4<0>, C4<0>;
L_0x55555795f560 .functor XOR 1, L_0x55555795f180, L_0x55555795fc70, C4<0>, C4<0>;
L_0x55555795f5d0 .functor AND 1, L_0x55555795fab0, L_0x55555795fc70, C4<1>, C4<1>;
L_0x55555795f640 .functor AND 1, L_0x55555795f980, L_0x55555795fab0, C4<1>, C4<1>;
L_0x55555795f6b0 .functor OR 1, L_0x55555795f5d0, L_0x55555795f640, C4<0>, C4<0>;
L_0x55555795f7c0 .functor AND 1, L_0x55555795f980, L_0x55555795fc70, C4<1>, C4<1>;
L_0x55555795f870 .functor OR 1, L_0x55555795f6b0, L_0x55555795f7c0, C4<0>, C4<0>;
v0x55555758e9d0_0 .net *"_ivl_0", 0 0, L_0x55555795f180;  1 drivers
v0x55555758bbb0_0 .net *"_ivl_10", 0 0, L_0x55555795f7c0;  1 drivers
v0x5555575825a0_0 .net *"_ivl_4", 0 0, L_0x55555795f5d0;  1 drivers
v0x555557665a20_0 .net *"_ivl_6", 0 0, L_0x55555795f640;  1 drivers
v0x555557662c00_0 .net *"_ivl_8", 0 0, L_0x55555795f6b0;  1 drivers
v0x55555765fde0_0 .net "c_in", 0 0, L_0x55555795fc70;  1 drivers
v0x55555765fea0_0 .net "c_out", 0 0, L_0x55555795f870;  1 drivers
v0x55555765cfc0_0 .net "s", 0 0, L_0x55555795f560;  1 drivers
v0x55555765d080_0 .net "x", 0 0, L_0x55555795f980;  1 drivers
v0x55555765a250_0 .net "y", 0 0, L_0x55555795fab0;  1 drivers
S_0x5555574af1b0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x5555576d4480 .param/l "i" 0 18 14, +C4<0110>;
S_0x55555757a7d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574af1b0;
 .timescale -12 -12;
S_0x5555575645b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555757a7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795fda0 .functor XOR 1, L_0x555557960280, L_0x555557960450, C4<0>, C4<0>;
L_0x55555795fe10 .functor XOR 1, L_0x55555795fda0, L_0x5555579604f0, C4<0>, C4<0>;
L_0x55555795fe80 .functor AND 1, L_0x555557960450, L_0x5555579604f0, C4<1>, C4<1>;
L_0x55555795fef0 .functor AND 1, L_0x555557960280, L_0x555557960450, C4<1>, C4<1>;
L_0x55555795ffb0 .functor OR 1, L_0x55555795fe80, L_0x55555795fef0, C4<0>, C4<0>;
L_0x5555579600c0 .functor AND 1, L_0x555557960280, L_0x5555579604f0, C4<1>, C4<1>;
L_0x555557960170 .functor OR 1, L_0x55555795ffb0, L_0x5555579600c0, C4<0>, C4<0>;
v0x5555576518a0_0 .net *"_ivl_0", 0 0, L_0x55555795fda0;  1 drivers
v0x555557657380_0 .net *"_ivl_10", 0 0, L_0x5555579600c0;  1 drivers
v0x555557654560_0 .net *"_ivl_4", 0 0, L_0x55555795fe80;  1 drivers
v0x55555764c9e0_0 .net *"_ivl_6", 0 0, L_0x55555795fef0;  1 drivers
v0x555557649bc0_0 .net *"_ivl_8", 0 0, L_0x55555795ffb0;  1 drivers
v0x555557646da0_0 .net "c_in", 0 0, L_0x5555579604f0;  1 drivers
v0x555557646e60_0 .net "c_out", 0 0, L_0x555557960170;  1 drivers
v0x555557643f80_0 .net "s", 0 0, L_0x55555795fe10;  1 drivers
v0x555557644040_0 .net "x", 0 0, L_0x555557960280;  1 drivers
v0x555557641210_0 .net "y", 0 0, L_0x555557960450;  1 drivers
S_0x555557569310 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555574c1d00;
 .timescale -12 -12;
P_0x5555576c5de0 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555756c130 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557569310;
 .timescale -12 -12;
S_0x55555756ef50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555756c130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579606d0 .functor XOR 1, L_0x5555579603b0, L_0x555557960d50, C4<0>, C4<0>;
L_0x555557960740 .functor XOR 1, L_0x5555579606d0, L_0x555557960620, C4<0>, C4<0>;
L_0x5555579607b0 .functor AND 1, L_0x555557960d50, L_0x555557960620, C4<1>, C4<1>;
L_0x555557960820 .functor AND 1, L_0x5555579603b0, L_0x555557960d50, C4<1>, C4<1>;
L_0x5555579608e0 .functor OR 1, L_0x5555579607b0, L_0x555557960820, C4<0>, C4<0>;
L_0x5555579609f0 .functor AND 1, L_0x5555579603b0, L_0x555557960620, C4<1>, C4<1>;
L_0x555557960aa0 .functor OR 1, L_0x5555579608e0, L_0x5555579609f0, C4<0>, C4<0>;
v0x555557638860_0 .net *"_ivl_0", 0 0, L_0x5555579606d0;  1 drivers
v0x55555763e340_0 .net *"_ivl_10", 0 0, L_0x5555579609f0;  1 drivers
v0x55555763b520_0 .net *"_ivl_4", 0 0, L_0x5555579607b0;  1 drivers
v0x55555761a8a0_0 .net *"_ivl_6", 0 0, L_0x555557960820;  1 drivers
v0x555557617a80_0 .net *"_ivl_8", 0 0, L_0x5555579608e0;  1 drivers
v0x555557614c60_0 .net "c_in", 0 0, L_0x555557960620;  1 drivers
v0x555557614d20_0 .net "c_out", 0 0, L_0x555557960aa0;  1 drivers
v0x555557611e40_0 .net "s", 0 0, L_0x555557960740;  1 drivers
v0x555557611f00_0 .net "x", 0 0, L_0x5555579603b0;  1 drivers
v0x55555760f0d0_0 .net "y", 0 0, L_0x555557960d50;  1 drivers
S_0x555557571d70 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555769af90 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x5555575539a0_0 .net "answer", 7 0, L_0x55555795c1b0;  alias, 1 drivers
v0x555557550b80_0 .net "carry", 7 0, L_0x55555795c550;  1 drivers
v0x55555752ff00_0 .net "carry_out", 0 0, L_0x55555795c9d0;  1 drivers
v0x55555752ffa0_0 .net "input1", 7 0, L_0x55555795cb50;  1 drivers
v0x55555752d0e0_0 .net "input2", 7 0, L_0x55555795cc40;  1 drivers
L_0x555557958100 .part L_0x55555795cb50, 0, 1;
L_0x5555579581a0 .part L_0x55555795cc40, 0, 1;
L_0x555557958810 .part L_0x55555795cb50, 1, 1;
L_0x5555579588b0 .part L_0x55555795cc40, 1, 1;
L_0x5555579589e0 .part L_0x55555795c550, 0, 1;
L_0x555557959090 .part L_0x55555795cb50, 2, 1;
L_0x555557959200 .part L_0x55555795cc40, 2, 1;
L_0x555557959330 .part L_0x55555795c550, 1, 1;
L_0x5555579599a0 .part L_0x55555795cb50, 3, 1;
L_0x555557959b60 .part L_0x55555795cc40, 3, 1;
L_0x555557959d20 .part L_0x55555795c550, 2, 1;
L_0x55555795a240 .part L_0x55555795cb50, 4, 1;
L_0x55555795a3e0 .part L_0x55555795cc40, 4, 1;
L_0x55555795a510 .part L_0x55555795c550, 3, 1;
L_0x55555795ab70 .part L_0x55555795cb50, 5, 1;
L_0x55555795aca0 .part L_0x55555795cc40, 5, 1;
L_0x55555795ae60 .part L_0x55555795c550, 4, 1;
L_0x55555795b470 .part L_0x55555795cb50, 6, 1;
L_0x55555795b640 .part L_0x55555795cc40, 6, 1;
L_0x55555795b6e0 .part L_0x55555795c550, 5, 1;
L_0x55555795b5a0 .part L_0x55555795cb50, 7, 1;
L_0x55555795bf40 .part L_0x55555795cc40, 7, 1;
L_0x55555795b810 .part L_0x55555795c550, 6, 1;
LS_0x55555795c1b0_0_0 .concat8 [ 1 1 1 1], L_0x555557957f80, L_0x5555579582b0, L_0x555557958b80, L_0x555557959520;
LS_0x55555795c1b0_0_4 .concat8 [ 1 1 1 1], L_0x555557959ec0, L_0x55555795a750, L_0x55555795b000, L_0x55555795b930;
L_0x55555795c1b0 .concat8 [ 4 4 0 0], LS_0x55555795c1b0_0_0, LS_0x55555795c1b0_0_4;
LS_0x55555795c550_0_0 .concat8 [ 1 1 1 1], L_0x555557957ff0, L_0x555557958700, L_0x555557958f80, L_0x555557959890;
LS_0x55555795c550_0_4 .concat8 [ 1 1 1 1], L_0x55555795a130, L_0x55555795aa60, L_0x55555795b360, L_0x55555795bc90;
L_0x55555795c550 .concat8 [ 4 4 0 0], LS_0x55555795c550_0_0, LS_0x55555795c550_0_4;
L_0x55555795c9d0 .part L_0x55555795c550, 7, 1;
S_0x555557574b90 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x555557692530 .param/l "i" 0 18 14, +C4<00>;
S_0x5555575779b0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557574b90;
 .timescale -12 -12;
S_0x555557561790 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555575779b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557957f80 .functor XOR 1, L_0x555557958100, L_0x5555579581a0, C4<0>, C4<0>;
L_0x555557957ff0 .functor AND 1, L_0x555557958100, L_0x5555579581a0, C4<1>, C4<1>;
v0x55555762aee0_0 .net "c", 0 0, L_0x555557957ff0;  1 drivers
v0x55555762af80_0 .net "s", 0 0, L_0x555557957f80;  1 drivers
v0x5555576280c0_0 .net "x", 0 0, L_0x555557958100;  1 drivers
v0x55555761f7c0_0 .net "y", 0 0, L_0x5555579581a0;  1 drivers
S_0x555557532470 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x5555576add30 .param/l "i" 0 18 14, +C4<01>;
S_0x5555575502d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557532470;
 .timescale -12 -12;
S_0x5555575530f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575502d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557958240 .functor XOR 1, L_0x555557958810, L_0x5555579588b0, C4<0>, C4<0>;
L_0x5555579582b0 .functor XOR 1, L_0x555557958240, L_0x5555579589e0, C4<0>, C4<0>;
L_0x555557958370 .functor AND 1, L_0x5555579588b0, L_0x5555579589e0, C4<1>, C4<1>;
L_0x555557958480 .functor AND 1, L_0x555557958810, L_0x5555579588b0, C4<1>, C4<1>;
L_0x555557958540 .functor OR 1, L_0x555557958370, L_0x555557958480, C4<0>, C4<0>;
L_0x555557958650 .functor AND 1, L_0x555557958810, L_0x5555579589e0, C4<1>, C4<1>;
L_0x555557958700 .functor OR 1, L_0x555557958540, L_0x555557958650, C4<0>, C4<0>;
v0x5555576252a0_0 .net *"_ivl_0", 0 0, L_0x555557958240;  1 drivers
v0x555557625360_0 .net *"_ivl_10", 0 0, L_0x555557958650;  1 drivers
v0x555557622480_0 .net *"_ivl_4", 0 0, L_0x555557958370;  1 drivers
v0x555557581ad0_0 .net *"_ivl_6", 0 0, L_0x555557958480;  1 drivers
v0x55555750a120_0 .net *"_ivl_8", 0 0, L_0x555557958540;  1 drivers
v0x5555575044e0_0 .net "c_in", 0 0, L_0x5555579589e0;  1 drivers
v0x5555575045a0_0 .net "c_out", 0 0, L_0x555557958700;  1 drivers
v0x5555575016c0_0 .net "s", 0 0, L_0x5555579582b0;  1 drivers
v0x555557501780_0 .net "x", 0 0, L_0x555557958810;  1 drivers
v0x5555574fe8a0_0 .net "y", 0 0, L_0x5555579588b0;  1 drivers
S_0x555557555f10 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x555557685590 .param/l "i" 0 18 14, +C4<010>;
S_0x555557558d30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557555f10;
 .timescale -12 -12;
S_0x55555755bb50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557558d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557958b10 .functor XOR 1, L_0x555557959090, L_0x555557959200, C4<0>, C4<0>;
L_0x555557958b80 .functor XOR 1, L_0x555557958b10, L_0x555557959330, C4<0>, C4<0>;
L_0x555557958bf0 .functor AND 1, L_0x555557959200, L_0x555557959330, C4<1>, C4<1>;
L_0x555557958d00 .functor AND 1, L_0x555557959090, L_0x555557959200, C4<1>, C4<1>;
L_0x555557958dc0 .functor OR 1, L_0x555557958bf0, L_0x555557958d00, C4<0>, C4<0>;
L_0x555557958ed0 .functor AND 1, L_0x555557959090, L_0x555557959330, C4<1>, C4<1>;
L_0x555557958f80 .functor OR 1, L_0x555557958dc0, L_0x555557958ed0, C4<0>, C4<0>;
v0x5555574fba80_0 .net *"_ivl_0", 0 0, L_0x555557958b10;  1 drivers
v0x5555574f5e40_0 .net *"_ivl_10", 0 0, L_0x555557958ed0;  1 drivers
v0x5555574f3020_0 .net *"_ivl_4", 0 0, L_0x555557958bf0;  1 drivers
v0x5555574f30e0_0 .net *"_ivl_6", 0 0, L_0x555557958d00;  1 drivers
v0x5555574f0200_0 .net *"_ivl_8", 0 0, L_0x555557958dc0;  1 drivers
v0x5555574ed3e0_0 .net "c_in", 0 0, L_0x555557959330;  1 drivers
v0x5555574ed4a0_0 .net "c_out", 0 0, L_0x555557958f80;  1 drivers
v0x5555574e4900_0 .net "s", 0 0, L_0x555557958b80;  1 drivers
v0x5555574e49c0_0 .net "x", 0 0, L_0x555557959090;  1 drivers
v0x5555574ea5c0_0 .net "y", 0 0, L_0x555557959200;  1 drivers
S_0x55555755e970 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x555557676f10 .param/l "i" 0 18 14, +C4<011>;
S_0x55555752f650 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555755e970;
 .timescale -12 -12;
S_0x55555754b510 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555752f650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579594b0 .functor XOR 1, L_0x5555579599a0, L_0x555557959b60, C4<0>, C4<0>;
L_0x555557959520 .functor XOR 1, L_0x5555579594b0, L_0x555557959d20, C4<0>, C4<0>;
L_0x555557959590 .functor AND 1, L_0x555557959b60, L_0x555557959d20, C4<1>, C4<1>;
L_0x555557959650 .functor AND 1, L_0x5555579599a0, L_0x555557959b60, C4<1>, C4<1>;
L_0x555557959710 .functor OR 1, L_0x555557959590, L_0x555557959650, C4<0>, C4<0>;
L_0x555557959820 .functor AND 1, L_0x5555579599a0, L_0x555557959d20, C4<1>, C4<1>;
L_0x555557959890 .functor OR 1, L_0x555557959710, L_0x555557959820, C4<0>, C4<0>;
v0x5555574e77a0_0 .net *"_ivl_0", 0 0, L_0x5555579594b0;  1 drivers
v0x55555750fd60_0 .net *"_ivl_10", 0 0, L_0x555557959820;  1 drivers
v0x55555750cf40_0 .net *"_ivl_4", 0 0, L_0x555557959590;  1 drivers
v0x5555574c81f0_0 .net *"_ivl_6", 0 0, L_0x555557959650;  1 drivers
v0x5555574c53d0_0 .net *"_ivl_8", 0 0, L_0x555557959710;  1 drivers
v0x5555574c25b0_0 .net "c_in", 0 0, L_0x555557959d20;  1 drivers
v0x5555574c2670_0 .net "c_out", 0 0, L_0x555557959890;  1 drivers
v0x5555574bf790_0 .net "s", 0 0, L_0x555557959520;  1 drivers
v0x5555574bf850_0 .net "x", 0 0, L_0x5555579599a0;  1 drivers
v0x5555574b7030_0 .net "y", 0 0, L_0x555557959b60;  1 drivers
S_0x55555751e190 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x5555577453f0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557520fb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555751e190;
 .timescale -12 -12;
S_0x555557523dd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557520fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557959e50 .functor XOR 1, L_0x55555795a240, L_0x55555795a3e0, C4<0>, C4<0>;
L_0x555557959ec0 .functor XOR 1, L_0x555557959e50, L_0x55555795a510, C4<0>, C4<0>;
L_0x555557959f30 .functor AND 1, L_0x55555795a3e0, L_0x55555795a510, C4<1>, C4<1>;
L_0x555557959fa0 .functor AND 1, L_0x55555795a240, L_0x55555795a3e0, C4<1>, C4<1>;
L_0x55555795a010 .functor OR 1, L_0x555557959f30, L_0x555557959fa0, C4<0>, C4<0>;
L_0x55555795a080 .functor AND 1, L_0x55555795a240, L_0x55555795a510, C4<1>, C4<1>;
L_0x55555795a130 .functor OR 1, L_0x55555795a010, L_0x55555795a080, C4<0>, C4<0>;
v0x5555574bc970_0 .net *"_ivl_0", 0 0, L_0x555557959e50;  1 drivers
v0x5555574b9b50_0 .net *"_ivl_10", 0 0, L_0x55555795a080;  1 drivers
v0x5555574dddb0_0 .net *"_ivl_4", 0 0, L_0x555557959f30;  1 drivers
v0x5555574dde70_0 .net *"_ivl_6", 0 0, L_0x555557959fa0;  1 drivers
v0x5555574daf90_0 .net *"_ivl_8", 0 0, L_0x55555795a010;  1 drivers
v0x5555574d8170_0 .net "c_in", 0 0, L_0x55555795a510;  1 drivers
v0x5555574d8230_0 .net "c_out", 0 0, L_0x55555795a130;  1 drivers
v0x5555574d5350_0 .net "s", 0 0, L_0x555557959ec0;  1 drivers
v0x5555574d5410_0 .net "x", 0 0, L_0x55555795a240;  1 drivers
v0x5555574cca60_0 .net "y", 0 0, L_0x55555795a3e0;  1 drivers
S_0x555557526bf0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x55555772f1d0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557529a10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557526bf0;
 .timescale -12 -12;
S_0x55555752c830 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557529a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795a370 .functor XOR 1, L_0x55555795ab70, L_0x55555795aca0, C4<0>, C4<0>;
L_0x55555795a750 .functor XOR 1, L_0x55555795a370, L_0x55555795ae60, C4<0>, C4<0>;
L_0x55555795a7c0 .functor AND 1, L_0x55555795aca0, L_0x55555795ae60, C4<1>, C4<1>;
L_0x55555795a830 .functor AND 1, L_0x55555795ab70, L_0x55555795aca0, C4<1>, C4<1>;
L_0x55555795a8a0 .functor OR 1, L_0x55555795a7c0, L_0x55555795a830, C4<0>, C4<0>;
L_0x55555795a9b0 .functor AND 1, L_0x55555795ab70, L_0x55555795ae60, C4<1>, C4<1>;
L_0x55555795aa60 .functor OR 1, L_0x55555795a8a0, L_0x55555795a9b0, C4<0>, C4<0>;
v0x5555574d2530_0 .net *"_ivl_0", 0 0, L_0x55555795a370;  1 drivers
v0x5555574cf710_0 .net *"_ivl_10", 0 0, L_0x55555795a9b0;  1 drivers
v0x5555574b2880_0 .net *"_ivl_4", 0 0, L_0x55555795a7c0;  1 drivers
v0x5555574afa60_0 .net *"_ivl_6", 0 0, L_0x55555795a830;  1 drivers
v0x5555574acc40_0 .net *"_ivl_8", 0 0, L_0x55555795a8a0;  1 drivers
v0x5555574a9e20_0 .net "c_in", 0 0, L_0x55555795ae60;  1 drivers
v0x5555574a9ee0_0 .net "c_out", 0 0, L_0x55555795aa60;  1 drivers
v0x5555574a7000_0 .net "s", 0 0, L_0x55555795a750;  1 drivers
v0x5555574a70c0_0 .net "x", 0 0, L_0x55555795ab70;  1 drivers
v0x55555749e5d0_0 .net "y", 0 0, L_0x55555795aca0;  1 drivers
S_0x5555575486f0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x555557702cc0 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555574961d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575486f0;
 .timescale -12 -12;
S_0x555557537230 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574961d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795af90 .functor XOR 1, L_0x55555795b470, L_0x55555795b640, C4<0>, C4<0>;
L_0x55555795b000 .functor XOR 1, L_0x55555795af90, L_0x55555795b6e0, C4<0>, C4<0>;
L_0x55555795b070 .functor AND 1, L_0x55555795b640, L_0x55555795b6e0, C4<1>, C4<1>;
L_0x55555795b0e0 .functor AND 1, L_0x55555795b470, L_0x55555795b640, C4<1>, C4<1>;
L_0x55555795b1a0 .functor OR 1, L_0x55555795b070, L_0x55555795b0e0, C4<0>, C4<0>;
L_0x55555795b2b0 .functor AND 1, L_0x55555795b470, L_0x55555795b6e0, C4<1>, C4<1>;
L_0x55555795b360 .functor OR 1, L_0x55555795b1a0, L_0x55555795b2b0, C4<0>, C4<0>;
v0x5555574a41e0_0 .net *"_ivl_0", 0 0, L_0x55555795af90;  1 drivers
v0x5555574a13c0_0 .net *"_ivl_10", 0 0, L_0x55555795b2b0;  1 drivers
v0x55555757b080_0 .net *"_ivl_4", 0 0, L_0x55555795b070;  1 drivers
v0x555557578260_0 .net *"_ivl_6", 0 0, L_0x55555795b0e0;  1 drivers
v0x555557575440_0 .net *"_ivl_8", 0 0, L_0x55555795b1a0;  1 drivers
v0x555557572620_0 .net "c_in", 0 0, L_0x55555795b6e0;  1 drivers
v0x5555575726e0_0 .net "c_out", 0 0, L_0x55555795b360;  1 drivers
v0x55555756f800_0 .net "s", 0 0, L_0x55555795b000;  1 drivers
v0x55555756f8c0_0 .net "x", 0 0, L_0x55555795b470;  1 drivers
v0x555557566fb0_0 .net "y", 0 0, L_0x55555795b640;  1 drivers
S_0x55555753a050 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557571d70;
 .timescale -12 -12;
P_0x5555576f4620 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555753ce70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555753a050;
 .timescale -12 -12;
S_0x55555753fc90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555753ce70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555795b8c0 .functor XOR 1, L_0x55555795b5a0, L_0x55555795bf40, C4<0>, C4<0>;
L_0x55555795b930 .functor XOR 1, L_0x55555795b8c0, L_0x55555795b810, C4<0>, C4<0>;
L_0x55555795b9a0 .functor AND 1, L_0x55555795bf40, L_0x55555795b810, C4<1>, C4<1>;
L_0x55555795ba10 .functor AND 1, L_0x55555795b5a0, L_0x55555795bf40, C4<1>, C4<1>;
L_0x55555795bad0 .functor OR 1, L_0x55555795b9a0, L_0x55555795ba10, C4<0>, C4<0>;
L_0x55555795bbe0 .functor AND 1, L_0x55555795b5a0, L_0x55555795b810, C4<1>, C4<1>;
L_0x55555795bc90 .functor OR 1, L_0x55555795bad0, L_0x55555795bbe0, C4<0>, C4<0>;
v0x55555756c9e0_0 .net *"_ivl_0", 0 0, L_0x55555795b8c0;  1 drivers
v0x555557569bc0_0 .net *"_ivl_10", 0 0, L_0x55555795bbe0;  1 drivers
v0x555557562040_0 .net *"_ivl_4", 0 0, L_0x55555795b9a0;  1 drivers
v0x55555755f220_0 .net *"_ivl_6", 0 0, L_0x55555795ba10;  1 drivers
v0x55555755c400_0 .net *"_ivl_8", 0 0, L_0x55555795bad0;  1 drivers
v0x5555575595e0_0 .net "c_in", 0 0, L_0x55555795b810;  1 drivers
v0x5555575596a0_0 .net "c_out", 0 0, L_0x55555795bc90;  1 drivers
v0x5555575567c0_0 .net "s", 0 0, L_0x55555795b930;  1 drivers
v0x555557556880_0 .net "x", 0 0, L_0x55555795b5a0;  1 drivers
v0x55555754df70_0 .net "y", 0 0, L_0x55555795bf40;  1 drivers
S_0x555557542ab0 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 1 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x5555576e8260 .param/l "END" 1 20 33, C4<10>;
P_0x5555576e82a0 .param/l "INIT" 1 20 31, C4<00>;
P_0x5555576e82e0 .param/l "M" 0 20 3, +C4<00000000000000000000000000001001>;
P_0x5555576e8320 .param/l "MULT" 1 20 32, C4<01>;
P_0x5555576e8360 .param/l "N" 0 20 2, +C4<00000000000000000000000000001000>;
v0x55555777dfe0_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x55555777e0a0_0 .var "count", 4 0;
v0x555557779d90_0 .var "data_valid", 0 0;
v0x555557779e30_0 .net "input_0", 7 0, v0x55555776fa40_0;  alias, 1 drivers
v0x55555777b1c0_0 .var "input_0_exp", 16 0;
v0x555557776f70_0 .net "input_1", 8 0, v0x555557792870_0;  alias, 1 drivers
v0x555557777050_0 .var "out", 16 0;
v0x5555577783a0_0 .var "p", 16 0;
v0x555557778460_0 .net "start", 0 0, v0x555557767150_0;  1 drivers
v0x555557774150_0 .var "state", 1 0;
v0x555557774210_0 .var "t", 16 0;
v0x555557775580_0 .net "w_o", 16 0, L_0x55555796bbd0;  1 drivers
v0x555557775640_0 .net "w_p", 16 0, v0x5555577783a0_0;  1 drivers
v0x555557771330_0 .net "w_t", 16 0, v0x555557774210_0;  1 drivers
S_0x5555575458d0 .scope module, "Bit_adder" "N_bit_adder" 20 25, 18 1 0, S_0x555557542ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555770d6d0 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x55555777f9d0_0 .net "answer", 16 0, L_0x55555796bbd0;  alias, 1 drivers
v0x55555777fad0_0 .net "carry", 16 0, L_0x55555796c1c0;  1 drivers
v0x555557780e00_0 .net "carry_out", 0 0, L_0x55555796ca00;  1 drivers
v0x555557780ea0_0 .net "input1", 16 0, v0x5555577783a0_0;  alias, 1 drivers
v0x55555777cbb0_0 .net "input2", 16 0, v0x555557774210_0;  alias, 1 drivers
L_0x555557961db0 .part v0x5555577783a0_0, 0, 1;
L_0x555557961ea0 .part v0x555557774210_0, 0, 1;
L_0x555557962520 .part v0x5555577783a0_0, 1, 1;
L_0x5555579625c0 .part v0x555557774210_0, 1, 1;
L_0x5555579626f0 .part L_0x55555796c1c0, 0, 1;
L_0x555557962cc0 .part v0x5555577783a0_0, 2, 1;
L_0x555557962e80 .part v0x555557774210_0, 2, 1;
L_0x555557963040 .part L_0x55555796c1c0, 1, 1;
L_0x555557963610 .part v0x5555577783a0_0, 3, 1;
L_0x555557963740 .part v0x555557774210_0, 3, 1;
L_0x5555579638d0 .part L_0x55555796c1c0, 2, 1;
L_0x555557963e50 .part v0x5555577783a0_0, 4, 1;
L_0x555557963ff0 .part v0x555557774210_0, 4, 1;
L_0x555557964120 .part L_0x55555796c1c0, 3, 1;
L_0x555557964780 .part v0x5555577783a0_0, 5, 1;
L_0x5555579648b0 .part v0x555557774210_0, 5, 1;
L_0x555557964a70 .part L_0x55555796c1c0, 4, 1;
L_0x555557965080 .part v0x5555577783a0_0, 6, 1;
L_0x555557965360 .part v0x555557774210_0, 6, 1;
L_0x555557965510 .part L_0x55555796c1c0, 5, 1;
L_0x5555579652c0 .part v0x5555577783a0_0, 7, 1;
L_0x555557965b40 .part v0x555557774210_0, 7, 1;
L_0x5555579655b0 .part L_0x55555796c1c0, 6, 1;
L_0x5555579662a0 .part v0x5555577783a0_0, 8, 1;
L_0x5555579664a0 .part v0x555557774210_0, 8, 1;
L_0x5555579665d0 .part L_0x55555796c1c0, 7, 1;
L_0x555557966d10 .part v0x5555577783a0_0, 9, 1;
L_0x555557966db0 .part v0x555557774210_0, 9, 1;
L_0x555557966810 .part L_0x55555796c1c0, 8, 1;
L_0x555557967550 .part v0x5555577783a0_0, 10, 1;
L_0x555557967780 .part v0x555557774210_0, 10, 1;
L_0x5555579678b0 .part L_0x55555796c1c0, 9, 1;
L_0x555557967fd0 .part v0x5555577783a0_0, 11, 1;
L_0x555557968100 .part v0x555557774210_0, 11, 1;
L_0x555557968350 .part L_0x55555796c1c0, 10, 1;
L_0x555557968960 .part v0x5555577783a0_0, 12, 1;
L_0x555557968230 .part v0x555557774210_0, 12, 1;
L_0x555557968c50 .part L_0x55555796c1c0, 11, 1;
L_0x555557969330 .part v0x5555577783a0_0, 13, 1;
L_0x555557969460 .part v0x555557774210_0, 13, 1;
L_0x555557968d80 .part L_0x55555796c1c0, 12, 1;
L_0x555557969bc0 .part v0x5555577783a0_0, 14, 1;
L_0x555557969e50 .part v0x555557774210_0, 14, 1;
L_0x55555796a190 .part L_0x55555796c1c0, 13, 1;
L_0x55555796a910 .part v0x5555577783a0_0, 15, 1;
L_0x55555796aa40 .part v0x555557774210_0, 15, 1;
L_0x55555796acf0 .part L_0x55555796c1c0, 14, 1;
L_0x55555796b300 .part v0x5555577783a0_0, 16, 1;
L_0x55555796b5c0 .part v0x555557774210_0, 16, 1;
L_0x55555796b6f0 .part L_0x55555796c1c0, 15, 1;
LS_0x55555796bbd0_0_0 .concat8 [ 1 1 1 1], L_0x555557961c30, L_0x555557962000, L_0x555557962890, L_0x555557963230;
LS_0x55555796bbd0_0_4 .concat8 [ 1 1 1 1], L_0x555557963a70, L_0x555557964360, L_0x555557964c10, L_0x5555579656d0;
LS_0x55555796bbd0_0_8 .concat8 [ 1 1 1 1], L_0x555557965e30, L_0x5555579668f0, L_0x5555579670d0, L_0x555557967b60;
LS_0x55555796bbd0_0_12 .concat8 [ 1 1 1 1], L_0x5555579684f0, L_0x555557968ec0, L_0x555557969750, L_0x55555796a4a0;
LS_0x55555796bbd0_0_16 .concat8 [ 1 0 0 0], L_0x55555796ae90;
LS_0x55555796bbd0_1_0 .concat8 [ 4 4 4 4], LS_0x55555796bbd0_0_0, LS_0x55555796bbd0_0_4, LS_0x55555796bbd0_0_8, LS_0x55555796bbd0_0_12;
LS_0x55555796bbd0_1_4 .concat8 [ 1 0 0 0], LS_0x55555796bbd0_0_16;
L_0x55555796bbd0 .concat8 [ 16 1 0 0], LS_0x55555796bbd0_1_0, LS_0x55555796bbd0_1_4;
LS_0x55555796c1c0_0_0 .concat8 [ 1 1 1 1], L_0x555557961ca0, L_0x555557962410, L_0x555557962bb0, L_0x555557963500;
LS_0x55555796c1c0_0_4 .concat8 [ 1 1 1 1], L_0x555557963d40, L_0x555557964670, L_0x555557964f70, L_0x555557965a30;
LS_0x55555796c1c0_0_8 .concat8 [ 1 1 1 1], L_0x555557966190, L_0x555557966c00, L_0x555557967440, L_0x555557967ec0;
LS_0x55555796c1c0_0_12 .concat8 [ 1 1 1 1], L_0x555557968850, L_0x555557969220, L_0x555557969ab0, L_0x55555796a800;
LS_0x55555796c1c0_0_16 .concat8 [ 1 0 0 0], L_0x55555796b1f0;
LS_0x55555796c1c0_1_0 .concat8 [ 4 4 4 4], LS_0x55555796c1c0_0_0, LS_0x55555796c1c0_0_4, LS_0x55555796c1c0_0_8, LS_0x55555796c1c0_0_12;
LS_0x55555796c1c0_1_4 .concat8 [ 1 0 0 0], LS_0x55555796c1c0_0_16;
L_0x55555796c1c0 .concat8 [ 16 1 0 0], LS_0x55555796c1c0_1_0, LS_0x55555796c1c0_1_4;
L_0x55555796ca00 .part L_0x55555796c1c0, 16, 1;
S_0x555557495e80 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555575f9b10 .param/l "i" 0 18 14, +C4<00>;
S_0x55555745cd30 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557495e80;
 .timescale -12 -12;
S_0x55555745d110 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555745cd30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557961c30 .functor XOR 1, L_0x555557961db0, L_0x555557961ea0, C4<0>, C4<0>;
L_0x555557961ca0 .functor AND 1, L_0x555557961db0, L_0x555557961ea0, C4<1>, C4<1>;
v0x555557524680_0 .net "c", 0 0, L_0x555557961ca0;  1 drivers
v0x555557524720_0 .net "s", 0 0, L_0x555557961c30;  1 drivers
v0x555557521860_0 .net "x", 0 0, L_0x555557961db0;  1 drivers
v0x55555751ea40_0 .net "y", 0 0, L_0x555557961ea0;  1 drivers
S_0x55555746ecb0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555575d1550 .param/l "i" 0 18 14, +C4<01>;
S_0x55555746f090 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555746ecb0;
 .timescale -12 -12;
S_0x555557480f70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555746f090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557961f90 .functor XOR 1, L_0x555557962520, L_0x5555579625c0, C4<0>, C4<0>;
L_0x555557962000 .functor XOR 1, L_0x555557961f90, L_0x5555579626f0, C4<0>, C4<0>;
L_0x5555579620c0 .functor AND 1, L_0x5555579625c0, L_0x5555579626f0, C4<1>, C4<1>;
L_0x5555579621d0 .functor AND 1, L_0x555557962520, L_0x5555579625c0, C4<1>, C4<1>;
L_0x555557962290 .functor OR 1, L_0x5555579620c0, L_0x5555579621d0, C4<0>, C4<0>;
L_0x5555579623a0 .functor AND 1, L_0x555557962520, L_0x5555579626f0, C4<1>, C4<1>;
L_0x555557962410 .functor OR 1, L_0x555557962290, L_0x5555579623a0, C4<0>, C4<0>;
v0x555557548fa0_0 .net *"_ivl_0", 0 0, L_0x555557961f90;  1 drivers
v0x555557549060_0 .net *"_ivl_10", 0 0, L_0x5555579623a0;  1 drivers
v0x555557546180_0 .net *"_ivl_4", 0 0, L_0x5555579620c0;  1 drivers
v0x555557546240_0 .net *"_ivl_6", 0 0, L_0x5555579621d0;  1 drivers
v0x555557543360_0 .net *"_ivl_8", 0 0, L_0x555557962290;  1 drivers
v0x555557540540_0 .net "c_in", 0 0, L_0x5555579626f0;  1 drivers
v0x555557540600_0 .net "c_out", 0 0, L_0x555557962410;  1 drivers
v0x55555753d720_0 .net "s", 0 0, L_0x555557962000;  1 drivers
v0x55555753d7e0_0 .net "x", 0 0, L_0x555557962520;  1 drivers
v0x555557534e20_0 .net "y", 0 0, L_0x5555579625c0;  1 drivers
S_0x555557481350 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555575a6740 .param/l "i" 0 18 14, +C4<010>;
S_0x555557495b30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557481350;
 .timescale -12 -12;
S_0x55555745c580 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557495b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557962820 .functor XOR 1, L_0x555557962cc0, L_0x555557962e80, C4<0>, C4<0>;
L_0x555557962890 .functor XOR 1, L_0x555557962820, L_0x555557963040, C4<0>, C4<0>;
L_0x555557962900 .functor AND 1, L_0x555557962e80, L_0x555557963040, C4<1>, C4<1>;
L_0x555557962970 .functor AND 1, L_0x555557962cc0, L_0x555557962e80, C4<1>, C4<1>;
L_0x555557962a30 .functor OR 1, L_0x555557962900, L_0x555557962970, C4<0>, C4<0>;
L_0x555557962b40 .functor AND 1, L_0x555557962cc0, L_0x555557963040, C4<1>, C4<1>;
L_0x555557962bb0 .functor OR 1, L_0x555557962a30, L_0x555557962b40, C4<0>, C4<0>;
v0x55555753a900_0 .net *"_ivl_0", 0 0, L_0x555557962820;  1 drivers
v0x555557537ae0_0 .net *"_ivl_10", 0 0, L_0x555557962b40;  1 drivers
v0x555557849aa0_0 .net *"_ivl_4", 0 0, L_0x555557962900;  1 drivers
v0x55555766d800_0 .net *"_ivl_6", 0 0, L_0x555557962970;  1 drivers
v0x555557427270_0 .net *"_ivl_8", 0 0, L_0x555557962a30;  1 drivers
v0x55555779e910_0 .net "c_in", 0 0, L_0x555557963040;  1 drivers
v0x55555779e9d0_0 .net "c_out", 0 0, L_0x555557962bb0;  1 drivers
v0x555557847060_0 .net "s", 0 0, L_0x555557962890;  1 drivers
v0x555557847120_0 .net "x", 0 0, L_0x555557962cc0;  1 drivers
v0x555557480870_0 .net "y", 0 0, L_0x555557962e80;  1 drivers
S_0x555557436060 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555575c1f20 .param/l "i" 0 18 14, +C4<011>;
S_0x5555574391a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557436060;
 .timescale -12 -12;
S_0x555557439580 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574391a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579631c0 .functor XOR 1, L_0x555557963610, L_0x555557963740, C4<0>, C4<0>;
L_0x555557963230 .functor XOR 1, L_0x5555579631c0, L_0x5555579638d0, C4<0>, C4<0>;
L_0x5555579632a0 .functor AND 1, L_0x555557963740, L_0x5555579638d0, C4<1>, C4<1>;
L_0x555557963310 .functor AND 1, L_0x555557963610, L_0x555557963740, C4<1>, C4<1>;
L_0x555557963380 .functor OR 1, L_0x5555579632a0, L_0x555557963310, C4<0>, C4<0>;
L_0x555557963490 .functor AND 1, L_0x555557963610, L_0x5555579638d0, C4<1>, C4<1>;
L_0x555557963500 .functor OR 1, L_0x555557963380, L_0x555557963490, C4<0>, C4<0>;
v0x55555743f600_0 .net *"_ivl_0", 0 0, L_0x5555579631c0;  1 drivers
v0x55555743f250_0 .net *"_ivl_10", 0 0, L_0x555557963490;  1 drivers
v0x555557446510_0 .net *"_ivl_4", 0 0, L_0x5555579632a0;  1 drivers
v0x555557446190_0 .net *"_ivl_6", 0 0, L_0x555557963310;  1 drivers
v0x555557445e10_0 .net *"_ivl_8", 0 0, L_0x555557963380;  1 drivers
v0x555557445b20_0 .net "c_in", 0 0, L_0x5555579638d0;  1 drivers
v0x555557445be0_0 .net "c_out", 0 0, L_0x555557963500;  1 drivers
v0x55555743eea0_0 .net "s", 0 0, L_0x555557963230;  1 drivers
v0x55555743ef40_0 .net "x", 0 0, L_0x555557963610;  1 drivers
v0x555557452930_0 .net "y", 0 0, L_0x555557963740;  1 drivers
S_0x555557451900 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x55555759c480 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557457250 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557451900;
 .timescale -12 -12;
S_0x555557443430 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557457250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557963a00 .functor XOR 1, L_0x555557963e50, L_0x555557963ff0, C4<0>, C4<0>;
L_0x555557963a70 .functor XOR 1, L_0x555557963a00, L_0x555557964120, C4<0>, C4<0>;
L_0x555557963ae0 .functor AND 1, L_0x555557963ff0, L_0x555557964120, C4<1>, C4<1>;
L_0x555557963b50 .functor AND 1, L_0x555557963e50, L_0x555557963ff0, C4<1>, C4<1>;
L_0x555557963bc0 .functor OR 1, L_0x555557963ae0, L_0x555557963b50, C4<0>, C4<0>;
L_0x555557963cd0 .functor AND 1, L_0x555557963e50, L_0x555557964120, C4<1>, C4<1>;
L_0x555557963d40 .functor OR 1, L_0x555557963bc0, L_0x555557963cd0, C4<0>, C4<0>;
v0x55555744cab0_0 .net *"_ivl_0", 0 0, L_0x555557963a00;  1 drivers
v0x55555744c700_0 .net *"_ivl_10", 0 0, L_0x555557963cd0;  1 drivers
v0x55555743f9b0_0 .net *"_ivl_4", 0 0, L_0x555557963ae0;  1 drivers
v0x55555743fa70_0 .net *"_ivl_6", 0 0, L_0x555557963b50;  1 drivers
v0x555557585240_0 .net *"_ivl_8", 0 0, L_0x555557963bc0;  1 drivers
v0x55555746e120_0 .net "c_in", 0 0, L_0x555557964120;  1 drivers
v0x55555746e1e0_0 .net "c_out", 0 0, L_0x555557963d40;  1 drivers
v0x555557602090_0 .net "s", 0 0, L_0x555557963a70;  1 drivers
v0x555557602150_0 .net "x", 0 0, L_0x555557963e50;  1 drivers
v0x5555575176f0_0 .net "y", 0 0, L_0x555557963ff0;  1 drivers
S_0x5555574457d0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x555557585370 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557435c80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574457d0;
 .timescale -12 -12;
S_0x555557410ab0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557435c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557963f80 .functor XOR 1, L_0x555557964780, L_0x5555579648b0, C4<0>, C4<0>;
L_0x555557964360 .functor XOR 1, L_0x555557963f80, L_0x555557964a70, C4<0>, C4<0>;
L_0x5555579643d0 .functor AND 1, L_0x5555579648b0, L_0x555557964a70, C4<1>, C4<1>;
L_0x555557964440 .functor AND 1, L_0x555557964780, L_0x5555579648b0, C4<1>, C4<1>;
L_0x5555579644b0 .functor OR 1, L_0x5555579643d0, L_0x555557964440, C4<0>, C4<0>;
L_0x5555579645c0 .functor AND 1, L_0x555557964780, L_0x555557964a70, C4<1>, C4<1>;
L_0x555557964670 .functor OR 1, L_0x5555579644b0, L_0x5555579645c0, C4<0>, C4<0>;
v0x555557751f90_0 .net *"_ivl_0", 0 0, L_0x555557963f80;  1 drivers
v0x555557752070_0 .net *"_ivl_10", 0 0, L_0x5555579645c0;  1 drivers
v0x5555573eba00_0 .net *"_ivl_4", 0 0, L_0x5555579643d0;  1 drivers
v0x5555573ebac0_0 .net *"_ivl_6", 0 0, L_0x555557964440;  1 drivers
v0x555557752cf0_0 .net *"_ivl_8", 0 0, L_0x5555579644b0;  1 drivers
v0x555557752dd0_0 .net "c_in", 0 0, L_0x555557964a70;  1 drivers
v0x5555577db830_0 .net "c_out", 0 0, L_0x555557964670;  1 drivers
v0x5555577db8f0_0 .net "s", 0 0, L_0x555557964360;  1 drivers
v0x5555578269b0_0 .net "x", 0 0, L_0x555557964780;  1 drivers
v0x555557826a70_0 .net "y", 0 0, L_0x5555579648b0;  1 drivers
S_0x555557414b30 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x55555765c3f0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557414e50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557414b30;
 .timescale -12 -12;
S_0x55555742f850 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557414e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557964ba0 .functor XOR 1, L_0x555557965080, L_0x555557965360, C4<0>, C4<0>;
L_0x555557964c10 .functor XOR 1, L_0x555557964ba0, L_0x555557965510, C4<0>, C4<0>;
L_0x555557964c80 .functor AND 1, L_0x555557965360, L_0x555557965510, C4<1>, C4<1>;
L_0x555557964cf0 .functor AND 1, L_0x555557965080, L_0x555557965360, C4<1>, C4<1>;
L_0x555557964db0 .functor OR 1, L_0x555557964c80, L_0x555557964cf0, C4<0>, C4<0>;
L_0x555557964ec0 .functor AND 1, L_0x555557965080, L_0x555557965510, C4<1>, C4<1>;
L_0x555557964f70 .functor OR 1, L_0x555557964db0, L_0x555557964ec0, C4<0>, C4<0>;
v0x55555780d970_0 .net *"_ivl_0", 0 0, L_0x555557964ba0;  1 drivers
v0x5555577f48d0_0 .net *"_ivl_10", 0 0, L_0x555557964ec0;  1 drivers
v0x5555577f49b0_0 .net *"_ivl_4", 0 0, L_0x555557964c80;  1 drivers
v0x55555778c4c0_0 .net *"_ivl_6", 0 0, L_0x555557964cf0;  1 drivers
v0x55555778c580_0 .net *"_ivl_8", 0 0, L_0x555557964db0;  1 drivers
v0x5555577c1290_0 .net "c_in", 0 0, L_0x555557965510;  1 drivers
v0x5555577c1350_0 .net "c_out", 0 0, L_0x555557964f70;  1 drivers
v0x5555577406d0_0 .net "s", 0 0, L_0x555557964c10;  1 drivers
v0x555557740790_0 .net "x", 0 0, L_0x555557965080;  1 drivers
v0x555557727690_0 .net "y", 0 0, L_0x555557965360;  1 drivers
S_0x5555574325e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x555557648fd0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555574329c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574325e0;
 .timescale -12 -12;
S_0x55555742fc00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574329c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557965660 .functor XOR 1, L_0x5555579652c0, L_0x555557965b40, C4<0>, C4<0>;
L_0x5555579656d0 .functor XOR 1, L_0x555557965660, L_0x5555579655b0, C4<0>, C4<0>;
L_0x555557965740 .functor AND 1, L_0x555557965b40, L_0x5555579655b0, C4<1>, C4<1>;
L_0x5555579657b0 .functor AND 1, L_0x5555579652c0, L_0x555557965b40, C4<1>, C4<1>;
L_0x555557965870 .functor OR 1, L_0x555557965740, L_0x5555579657b0, C4<0>, C4<0>;
L_0x555557965980 .functor AND 1, L_0x5555579652c0, L_0x5555579655b0, C4<1>, C4<1>;
L_0x555557965a30 .functor OR 1, L_0x555557965870, L_0x555557965980, C4<0>, C4<0>;
v0x55555770e5f0_0 .net *"_ivl_0", 0 0, L_0x555557965660;  1 drivers
v0x55555770e6d0_0 .net *"_ivl_10", 0 0, L_0x555557965980;  1 drivers
v0x5555576a61f0_0 .net *"_ivl_4", 0 0, L_0x555557965740;  1 drivers
v0x5555576a62b0_0 .net *"_ivl_6", 0 0, L_0x5555579657b0;  1 drivers
v0x5555576d2560_0 .net *"_ivl_8", 0 0, L_0x555557965870;  1 drivers
v0x5555576d2640_0 .net "c_in", 0 0, L_0x5555579655b0;  1 drivers
v0x55555760f350_0 .net "c_out", 0 0, L_0x555557965a30;  1 drivers
v0x55555760f410_0 .net "s", 0 0, L_0x5555579656d0;  1 drivers
v0x55555765a4d0_0 .net "x", 0 0, L_0x5555579652c0;  1 drivers
v0x55555765a590_0 .net "y", 0 0, L_0x555557965b40;  1 drivers
S_0x5555574106f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x55555759f2c0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555557834d20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574106f0;
 .timescale -12 -12;
S_0x55555776c330 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557834d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557965dc0 .functor XOR 1, L_0x5555579662a0, L_0x5555579664a0, C4<0>, C4<0>;
L_0x555557965e30 .functor XOR 1, L_0x555557965dc0, L_0x5555579665d0, C4<0>, C4<0>;
L_0x555557965ea0 .functor AND 1, L_0x5555579664a0, L_0x5555579665d0, C4<1>, C4<1>;
L_0x555557965f10 .functor AND 1, L_0x5555579662a0, L_0x5555579664a0, C4<1>, C4<1>;
L_0x555557965fd0 .functor OR 1, L_0x555557965ea0, L_0x555557965f10, C4<0>, C4<0>;
L_0x5555579660e0 .functor AND 1, L_0x5555579662a0, L_0x5555579665d0, C4<1>, C4<1>;
L_0x555557966190 .functor OR 1, L_0x555557965fd0, L_0x5555579660e0, C4<0>, C4<0>;
v0x5555576283f0_0 .net *"_ivl_0", 0 0, L_0x555557965dc0;  1 drivers
v0x5555575c0020_0 .net *"_ivl_10", 0 0, L_0x5555579660e0;  1 drivers
v0x5555575c0100_0 .net *"_ivl_4", 0 0, L_0x555557965ea0;  1 drivers
v0x5555575ec390_0 .net *"_ivl_6", 0 0, L_0x555557965f10;  1 drivers
v0x5555575ec470_0 .net *"_ivl_8", 0 0, L_0x555557965fd0;  1 drivers
v0x5555575249b0_0 .net "c_in", 0 0, L_0x5555579665d0;  1 drivers
v0x555557524a70_0 .net "c_out", 0 0, L_0x555557966190;  1 drivers
v0x55555756fb30_0 .net "s", 0 0, L_0x555557965e30;  1 drivers
v0x55555756fbf0_0 .net "x", 0 0, L_0x5555579662a0;  1 drivers
v0x555557556b80_0 .net "y", 0 0, L_0x5555579664a0;  1 drivers
S_0x5555573a99e0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555576087f0 .param/l "i" 0 18 14, +C4<01001>;
S_0x5555573fa770 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555573a99e0;
 .timescale -12 -12;
S_0x5555573fcae0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555573fa770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579663d0 .functor XOR 1, L_0x555557966d10, L_0x555557966db0, C4<0>, C4<0>;
L_0x5555579668f0 .functor XOR 1, L_0x5555579663d0, L_0x555557966810, C4<0>, C4<0>;
L_0x555557966960 .functor AND 1, L_0x555557966db0, L_0x555557966810, C4<1>, C4<1>;
L_0x5555579669d0 .functor AND 1, L_0x555557966d10, L_0x555557966db0, C4<1>, C4<1>;
L_0x555557966a40 .functor OR 1, L_0x555557966960, L_0x5555579669d0, C4<0>, C4<0>;
L_0x555557966b50 .functor AND 1, L_0x555557966d10, L_0x555557966810, C4<1>, C4<1>;
L_0x555557966c00 .functor OR 1, L_0x555557966a40, L_0x555557966b50, C4<0>, C4<0>;
v0x55555753da50_0 .net *"_ivl_0", 0 0, L_0x5555579663d0;  1 drivers
v0x55555753db30_0 .net *"_ivl_10", 0 0, L_0x555557966b50;  1 drivers
v0x5555574d5680_0 .net *"_ivl_4", 0 0, L_0x555557966960;  1 drivers
v0x5555574d5740_0 .net *"_ivl_6", 0 0, L_0x5555579669d0;  1 drivers
v0x5555575019f0_0 .net *"_ivl_8", 0 0, L_0x555557966a40;  1 drivers
v0x555557501ad0_0 .net "c_in", 0 0, L_0x555557966810;  1 drivers
v0x55555783b420_0 .net "c_out", 0 0, L_0x555557966c00;  1 drivers
v0x55555783b4e0_0 .net "s", 0 0, L_0x5555579668f0;  1 drivers
v0x555557497ba0_0 .net "x", 0 0, L_0x555557966d10;  1 drivers
v0x555557414780_0 .net "y", 0 0, L_0x555557966db0;  1 drivers
S_0x5555573fd290 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x55555762a310 .param/l "i" 0 18 14, +C4<01010>;
S_0x5555573fd670 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555573fd290;
 .timescale -12 -12;
S_0x55555781bce0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555573fd670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557967060 .functor XOR 1, L_0x555557967550, L_0x555557967780, C4<0>, C4<0>;
L_0x5555579670d0 .functor XOR 1, L_0x555557967060, L_0x5555579678b0, C4<0>, C4<0>;
L_0x555557967140 .functor AND 1, L_0x555557967780, L_0x5555579678b0, C4<1>, C4<1>;
L_0x555557967200 .functor AND 1, L_0x555557967550, L_0x555557967780, C4<1>, C4<1>;
L_0x5555579672c0 .functor OR 1, L_0x555557967140, L_0x555557967200, C4<0>, C4<0>;
L_0x5555579673d0 .functor AND 1, L_0x555557967550, L_0x5555579678b0, C4<1>, C4<1>;
L_0x555557967440 .functor OR 1, L_0x5555579672c0, L_0x5555579673d0, C4<0>, C4<0>;
v0x55555771c960_0 .net *"_ivl_0", 0 0, L_0x555557967060;  1 drivers
v0x55555771ca40_0 .net *"_ivl_10", 0 0, L_0x5555579673d0;  1 drivers
v0x555557330d20_0 .net *"_ivl_4", 0 0, L_0x555557967140;  1 drivers
v0x555557330de0_0 .net *"_ivl_6", 0 0, L_0x555557967200;  1 drivers
v0x5555575f1ca0_0 .net *"_ivl_8", 0 0, L_0x5555579672c0;  1 drivers
v0x5555575f1d80_0 .net "c_in", 0 0, L_0x5555579678b0;  1 drivers
v0x55555759fe90_0 .net "c_out", 0 0, L_0x555557967440;  1 drivers
v0x55555759ff50_0 .net "s", 0 0, L_0x5555579670d0;  1 drivers
v0x555557668840_0 .net "x", 0 0, L_0x555557967550;  1 drivers
v0x55555764f800_0 .net "y", 0 0, L_0x555557967780;  1 drivers
S_0x555557703890 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x55555750c370 .param/l "i" 0 18 14, +C4<01011>;
S_0x555557735a00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557703890;
 .timescale -12 -12;
S_0x55555774ea40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557735a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557967af0 .functor XOR 1, L_0x555557967fd0, L_0x555557968100, C4<0>, C4<0>;
L_0x555557967b60 .functor XOR 1, L_0x555557967af0, L_0x555557968350, C4<0>, C4<0>;
L_0x555557967bd0 .functor AND 1, L_0x555557968100, L_0x555557968350, C4<1>, C4<1>;
L_0x555557967c40 .functor AND 1, L_0x555557967fd0, L_0x555557968100, C4<1>, C4<1>;
L_0x555557967d00 .functor OR 1, L_0x555557967bd0, L_0x555557967c40, C4<0>, C4<0>;
L_0x555557967e10 .functor AND 1, L_0x555557967fd0, L_0x555557968350, C4<1>, C4<1>;
L_0x555557967ec0 .functor OR 1, L_0x555557967d00, L_0x555557967e10, C4<0>, C4<0>;
v0x55555761d6c0_0 .net *"_ivl_0", 0 0, L_0x555557967af0;  1 drivers
v0x55555761d780_0 .net *"_ivl_10", 0 0, L_0x555557967e10;  1 drivers
v0x555557636760_0 .net *"_ivl_4", 0 0, L_0x555557967bd0;  1 drivers
v0x5555572f46c0_0 .net *"_ivl_6", 0 0, L_0x555557967c40;  1 drivers
v0x5555572f47a0_0 .net *"_ivl_8", 0 0, L_0x555557967d00;  1 drivers
v0x555557507300_0 .net "c_in", 0 0, L_0x555557968350;  1 drivers
v0x5555575073c0_0 .net "c_out", 0 0, L_0x555557967ec0;  1 drivers
v0x5555574b56a0_0 .net "s", 0 0, L_0x555557967b60;  1 drivers
v0x5555574b5760_0 .net "x", 0 0, L_0x555557967fd0;  1 drivers
v0x55555757df50_0 .net "y", 0 0, L_0x555557968100;  1 drivers
S_0x555557686180 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555574f8070 .param/l "i" 0 18 14, +C4<01100>;
S_0x55555736d380 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557686180;
 .timescale -12 -12;
S_0x555557802c40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555736d380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557968480 .functor XOR 1, L_0x555557968960, L_0x555557968230, C4<0>, C4<0>;
L_0x5555579684f0 .functor XOR 1, L_0x555557968480, L_0x555557968c50, C4<0>, C4<0>;
L_0x555557968560 .functor AND 1, L_0x555557968230, L_0x555557968c50, C4<1>, C4<1>;
L_0x5555579685d0 .functor AND 1, L_0x555557968960, L_0x555557968230, C4<1>, C4<1>;
L_0x555557968690 .functor OR 1, L_0x555557968560, L_0x5555579685d0, C4<0>, C4<0>;
L_0x5555579687a0 .functor AND 1, L_0x555557968960, L_0x555557968c50, C4<1>, C4<1>;
L_0x555557968850 .functor OR 1, L_0x555557968690, L_0x5555579687a0, C4<0>, C4<0>;
v0x555557564e60_0 .net *"_ivl_0", 0 0, L_0x555557968480;  1 drivers
v0x555557564f40_0 .net *"_ivl_10", 0 0, L_0x5555579687a0;  1 drivers
v0x555557532d20_0 .net *"_ivl_4", 0 0, L_0x555557968560;  1 drivers
v0x555557532de0_0 .net *"_ivl_6", 0 0, L_0x5555579685d0;  1 drivers
v0x55555754bdc0_0 .net *"_ivl_8", 0 0, L_0x555557968690;  1 drivers
v0x555557492c50_0 .net "c_in", 0 0, L_0x555557968c50;  1 drivers
v0x555557492d10_0 .net "c_out", 0 0, L_0x555557968850;  1 drivers
v0x5555574595f0_0 .net "s", 0 0, L_0x5555579684f0;  1 drivers
v0x5555574596b0_0 .net "x", 0 0, L_0x555557968960;  1 drivers
v0x555557458af0_0 .net "y", 0 0, L_0x555557968230;  1 drivers
S_0x5555577e9ba0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555574e99d0 .param/l "i" 0 18 14, +C4<01101>;
S_0x55555745aa00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577e9ba0;
 .timescale -12 -12;
S_0x55555779b9f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555745aa00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579682d0 .functor XOR 1, L_0x555557969330, L_0x555557969460, C4<0>, C4<0>;
L_0x555557968ec0 .functor XOR 1, L_0x5555579682d0, L_0x555557968d80, C4<0>, C4<0>;
L_0x555557968f30 .functor AND 1, L_0x555557969460, L_0x555557968d80, C4<1>, C4<1>;
L_0x555557968fa0 .functor AND 1, L_0x555557969330, L_0x555557969460, C4<1>, C4<1>;
L_0x555557969060 .functor OR 1, L_0x555557968f30, L_0x555557968fa0, C4<0>, C4<0>;
L_0x555557969170 .functor AND 1, L_0x555557969330, L_0x555557968d80, C4<1>, C4<1>;
L_0x555557969220 .functor OR 1, L_0x555557969060, L_0x555557969170, C4<0>, C4<0>;
v0x5555577c7540_0 .net *"_ivl_0", 0 0, L_0x5555579682d0;  1 drivers
v0x5555577c7620_0 .net *"_ivl_10", 0 0, L_0x555557969170;  1 drivers
v0x5555577c8970_0 .net *"_ivl_4", 0 0, L_0x555557968f30;  1 drivers
v0x5555577c8a60_0 .net *"_ivl_6", 0 0, L_0x555557968fa0;  1 drivers
v0x5555577c4720_0 .net *"_ivl_8", 0 0, L_0x555557969060;  1 drivers
v0x5555577c5b50_0 .net "c_in", 0 0, L_0x555557968d80;  1 drivers
v0x5555577c5c10_0 .net "c_out", 0 0, L_0x555557969220;  1 drivers
v0x5555577c1900_0 .net "s", 0 0, L_0x555557968ec0;  1 drivers
v0x5555577c19a0_0 .net "x", 0 0, L_0x555557969330;  1 drivers
v0x5555577c2de0_0 .net "y", 0 0, L_0x555557969460;  1 drivers
S_0x5555577beae0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555574beba0 .param/l "i" 0 18 14, +C4<01110>;
S_0x5555577bff10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577beae0;
 .timescale -12 -12;
S_0x5555577bbcc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577bff10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579696e0 .functor XOR 1, L_0x555557969bc0, L_0x555557969e50, C4<0>, C4<0>;
L_0x555557969750 .functor XOR 1, L_0x5555579696e0, L_0x55555796a190, C4<0>, C4<0>;
L_0x5555579697c0 .functor AND 1, L_0x555557969e50, L_0x55555796a190, C4<1>, C4<1>;
L_0x555557969830 .functor AND 1, L_0x555557969bc0, L_0x555557969e50, C4<1>, C4<1>;
L_0x5555579698f0 .functor OR 1, L_0x5555579697c0, L_0x555557969830, C4<0>, C4<0>;
L_0x555557969a00 .functor AND 1, L_0x555557969bc0, L_0x55555796a190, C4<1>, C4<1>;
L_0x555557969ab0 .functor OR 1, L_0x5555579698f0, L_0x555557969a00, C4<0>, C4<0>;
v0x5555577bd0f0_0 .net *"_ivl_0", 0 0, L_0x5555579696e0;  1 drivers
v0x5555577bd1d0_0 .net *"_ivl_10", 0 0, L_0x555557969a00;  1 drivers
v0x5555577b8ea0_0 .net *"_ivl_4", 0 0, L_0x5555579697c0;  1 drivers
v0x5555577b8f90_0 .net *"_ivl_6", 0 0, L_0x555557969830;  1 drivers
v0x5555577ba2d0_0 .net *"_ivl_8", 0 0, L_0x5555579698f0;  1 drivers
v0x5555577b6080_0 .net "c_in", 0 0, L_0x55555796a190;  1 drivers
v0x5555577b6140_0 .net "c_out", 0 0, L_0x555557969ab0;  1 drivers
v0x5555577b74b0_0 .net "s", 0 0, L_0x555557969750;  1 drivers
v0x5555577b7570_0 .net "x", 0 0, L_0x555557969bc0;  1 drivers
v0x5555577b3310_0 .net "y", 0 0, L_0x555557969e50;  1 drivers
S_0x5555577b4690 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555574da3c0 .param/l "i" 0 18 14, +C4<01111>;
S_0x5555577b0440 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577b4690;
 .timescale -12 -12;
S_0x5555577b1870 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577b0440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555796a430 .functor XOR 1, L_0x55555796a910, L_0x55555796aa40, C4<0>, C4<0>;
L_0x55555796a4a0 .functor XOR 1, L_0x55555796a430, L_0x55555796acf0, C4<0>, C4<0>;
L_0x55555796a510 .functor AND 1, L_0x55555796aa40, L_0x55555796acf0, C4<1>, C4<1>;
L_0x55555796a580 .functor AND 1, L_0x55555796a910, L_0x55555796aa40, C4<1>, C4<1>;
L_0x55555796a640 .functor OR 1, L_0x55555796a510, L_0x55555796a580, C4<0>, C4<0>;
L_0x55555796a750 .functor AND 1, L_0x55555796a910, L_0x55555796acf0, C4<1>, C4<1>;
L_0x55555796a800 .functor OR 1, L_0x55555796a640, L_0x55555796a750, C4<0>, C4<0>;
v0x5555577ad620_0 .net *"_ivl_0", 0 0, L_0x55555796a430;  1 drivers
v0x5555577ad720_0 .net *"_ivl_10", 0 0, L_0x55555796a750;  1 drivers
v0x5555577aea50_0 .net *"_ivl_4", 0 0, L_0x55555796a510;  1 drivers
v0x5555577aeb10_0 .net *"_ivl_6", 0 0, L_0x55555796a580;  1 drivers
v0x5555577aa800_0 .net *"_ivl_8", 0 0, L_0x55555796a640;  1 drivers
v0x5555577abc30_0 .net "c_in", 0 0, L_0x55555796acf0;  1 drivers
v0x5555577abcf0_0 .net "c_out", 0 0, L_0x55555796a800;  1 drivers
v0x5555577a79e0_0 .net "s", 0 0, L_0x55555796a4a0;  1 drivers
v0x5555577a7a80_0 .net "x", 0 0, L_0x55555796a910;  1 drivers
v0x5555577a8ec0_0 .net "y", 0 0, L_0x55555796aa40;  1 drivers
S_0x5555577a4bc0 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x5555575458d0;
 .timescale -12 -12;
P_0x5555577a6100 .param/l "i" 0 18 14, +C4<010000>;
S_0x5555577a1da0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577a4bc0;
 .timescale -12 -12;
S_0x5555577a31d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577a1da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555796ae20 .functor XOR 1, L_0x55555796b300, L_0x55555796b5c0, C4<0>, C4<0>;
L_0x55555796ae90 .functor XOR 1, L_0x55555796ae20, L_0x55555796b6f0, C4<0>, C4<0>;
L_0x55555796af00 .functor AND 1, L_0x55555796b5c0, L_0x55555796b6f0, C4<1>, C4<1>;
L_0x55555796af70 .functor AND 1, L_0x55555796b300, L_0x55555796b5c0, C4<1>, C4<1>;
L_0x55555796b030 .functor OR 1, L_0x55555796af00, L_0x55555796af70, C4<0>, C4<0>;
L_0x55555796b140 .functor AND 1, L_0x55555796b300, L_0x55555796b6f0, C4<1>, C4<1>;
L_0x55555796b1f0 .functor OR 1, L_0x55555796b030, L_0x55555796b140, C4<0>, C4<0>;
v0x55555779ef80_0 .net *"_ivl_0", 0 0, L_0x55555796ae20;  1 drivers
v0x55555779f060_0 .net *"_ivl_10", 0 0, L_0x55555796b140;  1 drivers
v0x5555577a03b0_0 .net *"_ivl_4", 0 0, L_0x55555796af00;  1 drivers
v0x5555577a0480_0 .net *"_ivl_6", 0 0, L_0x55555796af70;  1 drivers
v0x55555779c160_0 .net *"_ivl_8", 0 0, L_0x55555796b030;  1 drivers
v0x55555779c240_0 .net "c_in", 0 0, L_0x55555796b6f0;  1 drivers
v0x55555779d590_0 .net "c_out", 0 0, L_0x55555796b1f0;  1 drivers
v0x55555779d650_0 .net "s", 0 0, L_0x55555796ae90;  1 drivers
v0x55555776dfd0_0 .net "x", 0 0, L_0x55555796b300;  1 drivers
v0x55555776e070_0 .net "y", 0 0, L_0x55555796b5c0;  1 drivers
S_0x555557772760 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x55555776e5b0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x55555776e5f0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x55555776f940_0 .net "data_bus", 23 0, L_0x5555579619b0;  1 drivers
v0x55555776fa40_0 .var "data_out", 7 0;
v0x555557783a00_0 .var/i "i", 31 0;
v0x555557783ad0_0 .net "sel", 1 0, v0x55555776b3c0_0;  1 drivers
E_0x555557630c40 .event anyedge, v0x555557783ad0_0, v0x55555776f940_0;
S_0x555557795590 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x55555776e690 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x55555776e6d0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x555557792770_0 .net "data_bus", 26 0, L_0x555557961aa0;  1 drivers
v0x555557792870_0 .var "data_out", 8 0;
v0x555557793ba0_0 .var/i "i", 31 0;
v0x555557793c70_0 .net "sel", 1 0, v0x55555776b3c0_0;  alias, 1 drivers
E_0x5555577087a0 .event anyedge, v0x555557783ad0_0, v0x555557792770_0;
S_0x55555778f950 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x555557561450 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x55555796cb80 .functor NOT 9, L_0x55555796ce90, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555557790d80_0 .net *"_ivl_0", 8 0, L_0x55555796cb80;  1 drivers
L_0x7f1d1dd8ecc0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x555557790e20_0 .net/2u *"_ivl_2", 8 0, L_0x7f1d1dd8ecc0;  1 drivers
v0x55555778cb30_0 .net "neg", 8 0, L_0x55555796cbf0;  alias, 1 drivers
v0x55555778cc30_0 .net "pos", 8 0, L_0x55555796ce90;  1 drivers
L_0x55555796cbf0 .arith/sum 9, L_0x55555796cb80, L_0x7f1d1dd8ecc0;
S_0x55555778df60 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x55555760e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x555557555bd0 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x55555796cc90 .functor NOT 17, v0x55555776b2e0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x555557789d10_0 .net *"_ivl_0", 16 0, L_0x55555796cc90;  1 drivers
L_0x7f1d1dd8ed08 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555557789db0_0 .net/2u *"_ivl_2", 16 0, L_0x7f1d1dd8ed08;  1 drivers
v0x55555778b140_0 .net "neg", 16 0, L_0x55555796cfd0;  alias, 1 drivers
v0x55555778b210_0 .net "pos", 16 0, v0x55555776b2e0_0;  alias, 1 drivers
L_0x55555796cfd0 .arith/sum 17, L_0x55555796cc90, L_0x7f1d1dd8ed08;
S_0x555557827020 .scope generate, "bfs[1]" "bfs[1]" 16 20, 16 20 0, S_0x5555576a5610;
 .timescale -12 -12;
P_0x555557523a90 .param/l "i" 0 16 20, +C4<01>;
S_0x555557828450 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x555557827020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x55555708cde0_0 .net "A_im", 7 0, L_0x5555579b3600;  1 drivers
v0x55555708cee0_0 .net "A_re", 7 0, L_0x5555579b3510;  1 drivers
v0x55555708cfc0_0 .net "B_im", 7 0, L_0x5555579b38b0;  1 drivers
v0x55555708d0c0_0 .net "B_re", 7 0, L_0x5555579b37b0;  1 drivers
v0x55555708d190_0 .net "C_minus_S", 8 0, L_0x5555579b3b90;  1 drivers
v0x55555708b8d0_0 .net "C_plus_S", 8 0, L_0x5555579b3a60;  1 drivers
v0x55555708b970_0 .var "D_im", 7 0;
v0x55555708ba30_0 .var "D_re", 7 0;
v0x55555708bb10_0 .net "E_im", 7 0, v0x5555570ce030_0;  1 drivers
v0x55555708bc00_0 .net "E_re", 7 0, v0x5555570ce0f0_0;  1 drivers
v0x55555708bcd0_0 .net *"_ivl_13", 0 0, L_0x5555579a7f30;  1 drivers
v0x5555570ec1d0_0 .net *"_ivl_17", 0 0, L_0x5555579a8160;  1 drivers
v0x5555570ec2b0_0 .net *"_ivl_21", 0 0, L_0x5555579ad5b0;  1 drivers
v0x5555570ec390_0 .net *"_ivl_25", 0 0, L_0x5555579ad760;  1 drivers
v0x5555570ec470_0 .net *"_ivl_29", 0 0, L_0x5555579b2c80;  1 drivers
v0x5555570ec550_0 .net *"_ivl_33", 0 0, L_0x5555579b2e50;  1 drivers
v0x5555570f29c0_0 .net *"_ivl_5", 0 0, L_0x5555579a2a10;  1 drivers
v0x5555570f2bb0_0 .net *"_ivl_9", 0 0, L_0x5555579a2bf0;  1 drivers
v0x5555570f2c90_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x5555570fed50_0 .net "data_valid", 0 0, v0x5555570b85c0_0;  1 drivers
v0x5555570fee20_0 .net "i_C", 7 0, L_0x5555579b3950;  1 drivers
v0x5555570feef0_0 .var "r_D_re", 7 0;
v0x5555570fefb0_0 .net "start_calc", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x5555570ff050_0 .net "w_d_im", 8 0, L_0x5555579a7420;  1 drivers
v0x5555570ff140_0 .net "w_d_re", 8 0, L_0x5555579a2010;  1 drivers
v0x55555707f1f0_0 .net "w_e_im", 8 0, L_0x5555579acaf0;  1 drivers
v0x55555707f2c0_0 .net "w_e_re", 8 0, L_0x5555579b21c0;  1 drivers
v0x55555707f390_0 .net "w_neg_b_im", 7 0, L_0x5555579b3370;  1 drivers
v0x55555707f460_0 .net "w_neg_b_re", 7 0, L_0x5555579b3140;  1 drivers
L_0x55555799d770 .part L_0x5555579b21c0, 1, 8;
L_0x55555799d8a0 .part L_0x5555579acaf0, 1, 8;
L_0x5555579a2a10 .part L_0x5555579b3510, 7, 1;
L_0x5555579a2ab0 .concat [ 8 1 0 0], L_0x5555579b3510, L_0x5555579a2a10;
L_0x5555579a2bf0 .part L_0x5555579b37b0, 7, 1;
L_0x5555579a2ce0 .concat [ 8 1 0 0], L_0x5555579b37b0, L_0x5555579a2bf0;
L_0x5555579a7f30 .part L_0x5555579b3600, 7, 1;
L_0x5555579a7fd0 .concat [ 8 1 0 0], L_0x5555579b3600, L_0x5555579a7f30;
L_0x5555579a8160 .part L_0x5555579b38b0, 7, 1;
L_0x5555579a8250 .concat [ 8 1 0 0], L_0x5555579b38b0, L_0x5555579a8160;
L_0x5555579ad5b0 .part L_0x5555579b3600, 7, 1;
L_0x5555579ad650 .concat [ 8 1 0 0], L_0x5555579b3600, L_0x5555579ad5b0;
L_0x5555579ad760 .part L_0x5555579b3370, 7, 1;
L_0x5555579ad850 .concat [ 8 1 0 0], L_0x5555579b3370, L_0x5555579ad760;
L_0x5555579b2c80 .part L_0x5555579b3510, 7, 1;
L_0x5555579b2d20 .concat [ 8 1 0 0], L_0x5555579b3510, L_0x5555579b2c80;
L_0x5555579b2e50 .part L_0x5555579b3140, 7, 1;
L_0x5555579b2f40 .concat [ 8 1 0 0], L_0x5555579b3140, L_0x5555579b2e50;
S_0x555557824200 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x555557828450;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555754b1d0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555576c8780_0 .net "answer", 8 0, L_0x5555579a7420;  alias, 1 drivers
v0x5555576c8880_0 .net "carry", 8 0, L_0x5555579a7ad0;  1 drivers
v0x5555576c4530_0 .net "carry_out", 0 0, L_0x5555579a77c0;  1 drivers
v0x5555576c45d0_0 .net "input1", 8 0, L_0x5555579a7fd0;  1 drivers
v0x5555576c5960_0 .net "input2", 8 0, L_0x5555579a8250;  1 drivers
L_0x5555579a2f50 .part L_0x5555579a7fd0, 0, 1;
L_0x5555579a2ff0 .part L_0x5555579a8250, 0, 1;
L_0x5555579a3510 .part L_0x5555579a7fd0, 1, 1;
L_0x5555579a35b0 .part L_0x5555579a8250, 1, 1;
L_0x5555579a3730 .part L_0x5555579a7ad0, 0, 1;
L_0x5555579a3da0 .part L_0x5555579a7fd0, 2, 1;
L_0x5555579a3f10 .part L_0x5555579a8250, 2, 1;
L_0x5555579a4040 .part L_0x5555579a7ad0, 1, 1;
L_0x5555579a46b0 .part L_0x5555579a7fd0, 3, 1;
L_0x5555579a4870 .part L_0x5555579a8250, 3, 1;
L_0x5555579a4a90 .part L_0x5555579a7ad0, 2, 1;
L_0x5555579a4fb0 .part L_0x5555579a7fd0, 4, 1;
L_0x5555579a5150 .part L_0x5555579a8250, 4, 1;
L_0x5555579a5280 .part L_0x5555579a7ad0, 3, 1;
L_0x5555579a58e0 .part L_0x5555579a7fd0, 5, 1;
L_0x5555579a5a10 .part L_0x5555579a8250, 5, 1;
L_0x5555579a5bd0 .part L_0x5555579a7ad0, 4, 1;
L_0x5555579a61e0 .part L_0x5555579a7fd0, 6, 1;
L_0x5555579a63b0 .part L_0x5555579a8250, 6, 1;
L_0x5555579a6450 .part L_0x5555579a7ad0, 5, 1;
L_0x5555579a6310 .part L_0x5555579a7fd0, 7, 1;
L_0x5555579a6ba0 .part L_0x5555579a8250, 7, 1;
L_0x5555579a6580 .part L_0x5555579a7ad0, 6, 1;
L_0x5555579a72f0 .part L_0x5555579a7fd0, 8, 1;
L_0x5555579a6d50 .part L_0x5555579a8250, 8, 1;
L_0x5555579a7580 .part L_0x5555579a7ad0, 7, 1;
LS_0x5555579a7420_0_0 .concat8 [ 1 1 1 1], L_0x5555579a2dd0, L_0x5555579a3090, L_0x5555579a38d0, L_0x5555579a4230;
LS_0x5555579a7420_0_4 .concat8 [ 1 1 1 1], L_0x5555579a4c30, L_0x5555579a54c0, L_0x5555579a5d70, L_0x5555579a66a0;
LS_0x5555579a7420_0_8 .concat8 [ 1 0 0 0], L_0x5555579a6e80;
L_0x5555579a7420 .concat8 [ 4 4 1 0], LS_0x5555579a7420_0_0, LS_0x5555579a7420_0_4, LS_0x5555579a7420_0_8;
LS_0x5555579a7ad0_0_0 .concat8 [ 1 1 1 1], L_0x5555579a2e40, L_0x5555579a3400, L_0x5555579a3c90, L_0x5555579a45a0;
LS_0x5555579a7ad0_0_4 .concat8 [ 1 1 1 1], L_0x5555579a4ea0, L_0x5555579a57d0, L_0x5555579a60d0, L_0x5555579a6a00;
LS_0x5555579a7ad0_0_8 .concat8 [ 1 0 0 0], L_0x5555579a71e0;
L_0x5555579a7ad0 .concat8 [ 4 4 1 0], LS_0x5555579a7ad0_0_0, LS_0x5555579a7ad0_0_4, LS_0x5555579a7ad0_0_8;
L_0x5555579a77c0 .part L_0x5555579a7ad0, 8, 1;
S_0x555557825630 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x55555753f950 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578213e0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557825630;
 .timescale -12 -12;
S_0x555557822810 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578213e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579a2dd0 .functor XOR 1, L_0x5555579a2f50, L_0x5555579a2ff0, C4<0>, C4<0>;
L_0x5555579a2e40 .functor AND 1, L_0x5555579a2f50, L_0x5555579a2ff0, C4<1>, C4<1>;
v0x55555781e610_0 .net "c", 0 0, L_0x5555579a2e40;  1 drivers
v0x55555781e6b0_0 .net "s", 0 0, L_0x5555579a2dd0;  1 drivers
v0x55555781f9f0_0 .net "x", 0 0, L_0x5555579a2f50;  1 drivers
v0x55555781fac0_0 .net "y", 0 0, L_0x5555579a2ff0;  1 drivers
S_0x555557804f50 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x55555786b380 .param/l "i" 0 18 14, +C4<01>;
S_0x555557819860 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557804f50;
 .timescale -12 -12;
S_0x55555781ac90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557819860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579642e0 .functor XOR 1, L_0x5555579a3510, L_0x5555579a35b0, C4<0>, C4<0>;
L_0x5555579a3090 .functor XOR 1, L_0x5555579642e0, L_0x5555579a3730, C4<0>, C4<0>;
L_0x5555579a3100 .functor AND 1, L_0x5555579a35b0, L_0x5555579a3730, C4<1>, C4<1>;
L_0x5555579a31c0 .functor AND 1, L_0x5555579a3510, L_0x5555579a35b0, C4<1>, C4<1>;
L_0x5555579a3280 .functor OR 1, L_0x5555579a3100, L_0x5555579a31c0, C4<0>, C4<0>;
L_0x5555579a3390 .functor AND 1, L_0x5555579a3510, L_0x5555579a3730, C4<1>, C4<1>;
L_0x5555579a3400 .functor OR 1, L_0x5555579a3280, L_0x5555579a3390, C4<0>, C4<0>;
v0x555557816a40_0 .net *"_ivl_0", 0 0, L_0x5555579642e0;  1 drivers
v0x555557816b00_0 .net *"_ivl_10", 0 0, L_0x5555579a3390;  1 drivers
v0x555557817e70_0 .net *"_ivl_4", 0 0, L_0x5555579a3100;  1 drivers
v0x555557817f60_0 .net *"_ivl_6", 0 0, L_0x5555579a31c0;  1 drivers
v0x555557813c20_0 .net *"_ivl_8", 0 0, L_0x5555579a3280;  1 drivers
v0x555557815050_0 .net "c_in", 0 0, L_0x5555579a3730;  1 drivers
v0x555557815110_0 .net "c_out", 0 0, L_0x5555579a3400;  1 drivers
v0x555557810e00_0 .net "s", 0 0, L_0x5555579a3090;  1 drivers
v0x555557810ec0_0 .net "x", 0 0, L_0x5555579a3510;  1 drivers
v0x555557812230_0 .net "y", 0 0, L_0x5555579a35b0;  1 drivers
S_0x55555780dfe0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x555557812370 .param/l "i" 0 18 14, +C4<010>;
S_0x55555780f410 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555780dfe0;
 .timescale -12 -12;
S_0x55555780b1c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555780f410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a3860 .functor XOR 1, L_0x5555579a3da0, L_0x5555579a3f10, C4<0>, C4<0>;
L_0x5555579a38d0 .functor XOR 1, L_0x5555579a3860, L_0x5555579a4040, C4<0>, C4<0>;
L_0x5555579a3940 .functor AND 1, L_0x5555579a3f10, L_0x5555579a4040, C4<1>, C4<1>;
L_0x5555579a3a50 .functor AND 1, L_0x5555579a3da0, L_0x5555579a3f10, C4<1>, C4<1>;
L_0x5555579a3b10 .functor OR 1, L_0x5555579a3940, L_0x5555579a3a50, C4<0>, C4<0>;
L_0x5555579a3c20 .functor AND 1, L_0x5555579a3da0, L_0x5555579a4040, C4<1>, C4<1>;
L_0x5555579a3c90 .functor OR 1, L_0x5555579a3b10, L_0x5555579a3c20, C4<0>, C4<0>;
v0x55555780c5f0_0 .net *"_ivl_0", 0 0, L_0x5555579a3860;  1 drivers
v0x55555780c6b0_0 .net *"_ivl_10", 0 0, L_0x5555579a3c20;  1 drivers
v0x5555578083a0_0 .net *"_ivl_4", 0 0, L_0x5555579a3940;  1 drivers
v0x555557808490_0 .net *"_ivl_6", 0 0, L_0x5555579a3a50;  1 drivers
v0x5555578097d0_0 .net *"_ivl_8", 0 0, L_0x5555579a3b10;  1 drivers
v0x5555578055d0_0 .net "c_in", 0 0, L_0x5555579a4040;  1 drivers
v0x555557805690_0 .net "c_out", 0 0, L_0x5555579a3c90;  1 drivers
v0x5555578069b0_0 .net "s", 0 0, L_0x5555579a38d0;  1 drivers
v0x555557806a50_0 .net "x", 0 0, L_0x5555579a3da0;  1 drivers
v0x5555577d2d80_0 .net "y", 0 0, L_0x5555579a3f10;  1 drivers
S_0x5555577e7720 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x555557750450 .param/l "i" 0 18 14, +C4<011>;
S_0x5555577e8b50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577e7720;
 .timescale -12 -12;
S_0x5555577e4900 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577e8b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a41c0 .functor XOR 1, L_0x5555579a46b0, L_0x5555579a4870, C4<0>, C4<0>;
L_0x5555579a4230 .functor XOR 1, L_0x5555579a41c0, L_0x5555579a4a90, C4<0>, C4<0>;
L_0x5555579a42a0 .functor AND 1, L_0x5555579a4870, L_0x5555579a4a90, C4<1>, C4<1>;
L_0x5555579a4360 .functor AND 1, L_0x5555579a46b0, L_0x5555579a4870, C4<1>, C4<1>;
L_0x5555579a4420 .functor OR 1, L_0x5555579a42a0, L_0x5555579a4360, C4<0>, C4<0>;
L_0x5555579a4530 .functor AND 1, L_0x5555579a46b0, L_0x5555579a4a90, C4<1>, C4<1>;
L_0x5555579a45a0 .functor OR 1, L_0x5555579a4420, L_0x5555579a4530, C4<0>, C4<0>;
v0x5555577e5d30_0 .net *"_ivl_0", 0 0, L_0x5555579a41c0;  1 drivers
v0x5555577e5e10_0 .net *"_ivl_10", 0 0, L_0x5555579a4530;  1 drivers
v0x5555577e1ae0_0 .net *"_ivl_4", 0 0, L_0x5555579a42a0;  1 drivers
v0x5555577e1bd0_0 .net *"_ivl_6", 0 0, L_0x5555579a4360;  1 drivers
v0x5555577e2f10_0 .net *"_ivl_8", 0 0, L_0x5555579a4420;  1 drivers
v0x5555577decc0_0 .net "c_in", 0 0, L_0x5555579a4a90;  1 drivers
v0x5555577ded80_0 .net "c_out", 0 0, L_0x5555579a45a0;  1 drivers
v0x5555577e00f0_0 .net "s", 0 0, L_0x5555579a4230;  1 drivers
v0x5555577e01b0_0 .net "x", 0 0, L_0x5555579a46b0;  1 drivers
v0x5555577dbf50_0 .net "y", 0 0, L_0x5555579a4870;  1 drivers
S_0x5555577dd2d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x55555757f8b0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555577d9080 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577dd2d0;
 .timescale -12 -12;
S_0x5555577da4b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577d9080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a4bc0 .functor XOR 1, L_0x5555579a4fb0, L_0x5555579a5150, C4<0>, C4<0>;
L_0x5555579a4c30 .functor XOR 1, L_0x5555579a4bc0, L_0x5555579a5280, C4<0>, C4<0>;
L_0x5555579a4ca0 .functor AND 1, L_0x5555579a5150, L_0x5555579a5280, C4<1>, C4<1>;
L_0x5555579a4d10 .functor AND 1, L_0x5555579a4fb0, L_0x5555579a5150, C4<1>, C4<1>;
L_0x5555579a4d80 .functor OR 1, L_0x5555579a4ca0, L_0x5555579a4d10, C4<0>, C4<0>;
L_0x5555579a4df0 .functor AND 1, L_0x5555579a4fb0, L_0x5555579a5280, C4<1>, C4<1>;
L_0x5555579a4ea0 .functor OR 1, L_0x5555579a4d80, L_0x5555579a4df0, C4<0>, C4<0>;
v0x5555577d6260_0 .net *"_ivl_0", 0 0, L_0x5555579a4bc0;  1 drivers
v0x5555577d6340_0 .net *"_ivl_10", 0 0, L_0x5555579a4df0;  1 drivers
v0x5555577d7690_0 .net *"_ivl_4", 0 0, L_0x5555579a4ca0;  1 drivers
v0x5555577d7750_0 .net *"_ivl_6", 0 0, L_0x5555579a4d10;  1 drivers
v0x5555577d3440_0 .net *"_ivl_8", 0 0, L_0x5555579a4d80;  1 drivers
v0x5555577d3520_0 .net "c_in", 0 0, L_0x5555579a5280;  1 drivers
v0x5555577d4870_0 .net "c_out", 0 0, L_0x5555579a4ea0;  1 drivers
v0x5555577d4930_0 .net "s", 0 0, L_0x5555579a4c30;  1 drivers
v0x5555577ebd70_0 .net "x", 0 0, L_0x5555579a4fb0;  1 drivers
v0x5555578007c0_0 .net "y", 0 0, L_0x5555579a5150;  1 drivers
S_0x555557801bf0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x55555749a530 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555577fd9a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557801bf0;
 .timescale -12 -12;
S_0x5555577fedd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577fd9a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a50e0 .functor XOR 1, L_0x5555579a58e0, L_0x5555579a5a10, C4<0>, C4<0>;
L_0x5555579a54c0 .functor XOR 1, L_0x5555579a50e0, L_0x5555579a5bd0, C4<0>, C4<0>;
L_0x5555579a5530 .functor AND 1, L_0x5555579a5a10, L_0x5555579a5bd0, C4<1>, C4<1>;
L_0x5555579a55a0 .functor AND 1, L_0x5555579a58e0, L_0x5555579a5a10, C4<1>, C4<1>;
L_0x5555579a5610 .functor OR 1, L_0x5555579a5530, L_0x5555579a55a0, C4<0>, C4<0>;
L_0x5555579a5720 .functor AND 1, L_0x5555579a58e0, L_0x5555579a5bd0, C4<1>, C4<1>;
L_0x5555579a57d0 .functor OR 1, L_0x5555579a5610, L_0x5555579a5720, C4<0>, C4<0>;
v0x5555577fab80_0 .net *"_ivl_0", 0 0, L_0x5555579a50e0;  1 drivers
v0x5555577fac40_0 .net *"_ivl_10", 0 0, L_0x5555579a5720;  1 drivers
v0x5555577fbfb0_0 .net *"_ivl_4", 0 0, L_0x5555579a5530;  1 drivers
v0x5555577fc0a0_0 .net *"_ivl_6", 0 0, L_0x5555579a55a0;  1 drivers
v0x5555577f7d60_0 .net *"_ivl_8", 0 0, L_0x5555579a5610;  1 drivers
v0x5555577f9190_0 .net "c_in", 0 0, L_0x5555579a5bd0;  1 drivers
v0x5555577f9250_0 .net "c_out", 0 0, L_0x5555579a57d0;  1 drivers
v0x5555577f4f40_0 .net "s", 0 0, L_0x5555579a54c0;  1 drivers
v0x5555577f5000_0 .net "x", 0 0, L_0x5555579a58e0;  1 drivers
v0x5555577f6420_0 .net "y", 0 0, L_0x5555579a5a10;  1 drivers
S_0x5555577f2120 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x555557438700 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555577f3550 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577f2120;
 .timescale -12 -12;
S_0x5555577ef300 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577f3550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a5d00 .functor XOR 1, L_0x5555579a61e0, L_0x5555579a63b0, C4<0>, C4<0>;
L_0x5555579a5d70 .functor XOR 1, L_0x5555579a5d00, L_0x5555579a6450, C4<0>, C4<0>;
L_0x5555579a5de0 .functor AND 1, L_0x5555579a63b0, L_0x5555579a6450, C4<1>, C4<1>;
L_0x5555579a5e50 .functor AND 1, L_0x5555579a61e0, L_0x5555579a63b0, C4<1>, C4<1>;
L_0x5555579a5f10 .functor OR 1, L_0x5555579a5de0, L_0x5555579a5e50, C4<0>, C4<0>;
L_0x5555579a6020 .functor AND 1, L_0x5555579a61e0, L_0x5555579a6450, C4<1>, C4<1>;
L_0x5555579a60d0 .functor OR 1, L_0x5555579a5f10, L_0x5555579a6020, C4<0>, C4<0>;
v0x5555577f0730_0 .net *"_ivl_0", 0 0, L_0x5555579a5d00;  1 drivers
v0x5555577f0830_0 .net *"_ivl_10", 0 0, L_0x5555579a6020;  1 drivers
v0x5555577ec4e0_0 .net *"_ivl_4", 0 0, L_0x5555579a5de0;  1 drivers
v0x5555577ec5a0_0 .net *"_ivl_6", 0 0, L_0x5555579a5e50;  1 drivers
v0x5555577ed910_0 .net *"_ivl_8", 0 0, L_0x5555579a5f10;  1 drivers
v0x5555576f5500_0 .net "c_in", 0 0, L_0x5555579a6450;  1 drivers
v0x5555576f55c0_0 .net "c_out", 0 0, L_0x5555579a60d0;  1 drivers
v0x5555576b5720_0 .net "s", 0 0, L_0x5555579a5d70;  1 drivers
v0x5555576b57c0_0 .net "x", 0 0, L_0x5555579a61e0;  1 drivers
v0x5555576e1320_0 .net "y", 0 0, L_0x5555579a63b0;  1 drivers
S_0x5555576e26a0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x55555769bff0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555576de450 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576e26a0;
 .timescale -12 -12;
S_0x5555576df880 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576de450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a6630 .functor XOR 1, L_0x5555579a6310, L_0x5555579a6ba0, C4<0>, C4<0>;
L_0x5555579a66a0 .functor XOR 1, L_0x5555579a6630, L_0x5555579a6580, C4<0>, C4<0>;
L_0x5555579a6710 .functor AND 1, L_0x5555579a6ba0, L_0x5555579a6580, C4<1>, C4<1>;
L_0x5555579a6780 .functor AND 1, L_0x5555579a6310, L_0x5555579a6ba0, C4<1>, C4<1>;
L_0x5555579a6840 .functor OR 1, L_0x5555579a6710, L_0x5555579a6780, C4<0>, C4<0>;
L_0x5555579a6950 .functor AND 1, L_0x5555579a6310, L_0x5555579a6580, C4<1>, C4<1>;
L_0x5555579a6a00 .functor OR 1, L_0x5555579a6840, L_0x5555579a6950, C4<0>, C4<0>;
v0x5555576db630_0 .net *"_ivl_0", 0 0, L_0x5555579a6630;  1 drivers
v0x5555576db710_0 .net *"_ivl_10", 0 0, L_0x5555579a6950;  1 drivers
v0x5555576dca60_0 .net *"_ivl_4", 0 0, L_0x5555579a6710;  1 drivers
v0x5555576dcb50_0 .net *"_ivl_6", 0 0, L_0x5555579a6780;  1 drivers
v0x5555576d8810_0 .net *"_ivl_8", 0 0, L_0x5555579a6840;  1 drivers
v0x5555576d9c40_0 .net "c_in", 0 0, L_0x5555579a6580;  1 drivers
v0x5555576d9d00_0 .net "c_out", 0 0, L_0x5555579a6a00;  1 drivers
v0x5555576d59f0_0 .net "s", 0 0, L_0x5555579a66a0;  1 drivers
v0x5555576d5ab0_0 .net "x", 0 0, L_0x5555579a6310;  1 drivers
v0x5555576d6ed0_0 .net "y", 0 0, L_0x5555579a6ba0;  1 drivers
S_0x5555576d2bd0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555557824200;
 .timescale -12 -12;
P_0x555557600090 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555576cfdb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576d2bd0;
 .timescale -12 -12;
S_0x5555576d11e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576cfdb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a6e10 .functor XOR 1, L_0x5555579a72f0, L_0x5555579a6d50, C4<0>, C4<0>;
L_0x5555579a6e80 .functor XOR 1, L_0x5555579a6e10, L_0x5555579a7580, C4<0>, C4<0>;
L_0x5555579a6ef0 .functor AND 1, L_0x5555579a6d50, L_0x5555579a7580, C4<1>, C4<1>;
L_0x5555579a6f60 .functor AND 1, L_0x5555579a72f0, L_0x5555579a6d50, C4<1>, C4<1>;
L_0x5555579a7020 .functor OR 1, L_0x5555579a6ef0, L_0x5555579a6f60, C4<0>, C4<0>;
L_0x5555579a7130 .functor AND 1, L_0x5555579a72f0, L_0x5555579a7580, C4<1>, C4<1>;
L_0x5555579a71e0 .functor OR 1, L_0x5555579a7020, L_0x5555579a7130, C4<0>, C4<0>;
v0x5555576d40d0_0 .net *"_ivl_0", 0 0, L_0x5555579a6e10;  1 drivers
v0x5555576ccf90_0 .net *"_ivl_10", 0 0, L_0x5555579a7130;  1 drivers
v0x5555576cd070_0 .net *"_ivl_4", 0 0, L_0x5555579a6ef0;  1 drivers
v0x5555576ce3c0_0 .net *"_ivl_6", 0 0, L_0x5555579a6f60;  1 drivers
v0x5555576ce480_0 .net *"_ivl_8", 0 0, L_0x5555579a7020;  1 drivers
v0x5555576ca170_0 .net "c_in", 0 0, L_0x5555579a7580;  1 drivers
v0x5555576ca210_0 .net "c_out", 0 0, L_0x5555579a71e0;  1 drivers
v0x5555576cb5a0_0 .net "s", 0 0, L_0x5555579a6e80;  1 drivers
v0x5555576cb660_0 .net "x", 0 0, L_0x5555579a72f0;  1 drivers
v0x5555576c7400_0 .net "y", 0 0, L_0x5555579a6d50;  1 drivers
S_0x5555576c1710 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x555557828450;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555761e8d0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x55555772d940_0 .net "answer", 8 0, L_0x5555579a2010;  alias, 1 drivers
v0x55555772da40_0 .net "carry", 8 0, L_0x5555579a25b0;  1 drivers
v0x55555772ed70_0 .net "carry_out", 0 0, L_0x5555579a22a0;  1 drivers
v0x55555772ee10_0 .net "input1", 8 0, L_0x5555579a2ab0;  1 drivers
v0x55555772ab20_0 .net "input2", 8 0, L_0x5555579a2ce0;  1 drivers
L_0x55555799db00 .part L_0x5555579a2ab0, 0, 1;
L_0x55555799dba0 .part L_0x5555579a2ce0, 0, 1;
L_0x55555799e210 .part L_0x5555579a2ab0, 1, 1;
L_0x55555799e340 .part L_0x5555579a2ce0, 1, 1;
L_0x55555799e470 .part L_0x5555579a25b0, 0, 1;
L_0x55555799eb20 .part L_0x5555579a2ab0, 2, 1;
L_0x55555799ec90 .part L_0x5555579a2ce0, 2, 1;
L_0x55555799edc0 .part L_0x5555579a25b0, 1, 1;
L_0x55555799f430 .part L_0x5555579a2ab0, 3, 1;
L_0x55555799f5f0 .part L_0x5555579a2ce0, 3, 1;
L_0x55555799f810 .part L_0x5555579a25b0, 2, 1;
L_0x55555799fd30 .part L_0x5555579a2ab0, 4, 1;
L_0x55555799fed0 .part L_0x5555579a2ce0, 4, 1;
L_0x5555579a0000 .part L_0x5555579a25b0, 3, 1;
L_0x5555579a05e0 .part L_0x5555579a2ab0, 5, 1;
L_0x5555579a0710 .part L_0x5555579a2ce0, 5, 1;
L_0x5555579a08d0 .part L_0x5555579a25b0, 4, 1;
L_0x5555579a0ee0 .part L_0x5555579a2ab0, 6, 1;
L_0x5555579a10b0 .part L_0x5555579a2ce0, 6, 1;
L_0x5555579a1150 .part L_0x5555579a25b0, 5, 1;
L_0x5555579a1010 .part L_0x5555579a2ab0, 7, 1;
L_0x5555579a18a0 .part L_0x5555579a2ce0, 7, 1;
L_0x5555579a1280 .part L_0x5555579a25b0, 6, 1;
L_0x5555579a1ee0 .part L_0x5555579a2ab0, 8, 1;
L_0x5555579a1940 .part L_0x5555579a2ce0, 8, 1;
L_0x5555579a2170 .part L_0x5555579a25b0, 7, 1;
LS_0x5555579a2010_0_0 .concat8 [ 1 1 1 1], L_0x55555799d9d0, L_0x55555799dcb0, L_0x55555799e610, L_0x55555799efb0;
LS_0x5555579a2010_0_4 .concat8 [ 1 1 1 1], L_0x55555799f9b0, L_0x5555579a01c0, L_0x5555579a0a70, L_0x5555579a13a0;
LS_0x5555579a2010_0_8 .concat8 [ 1 0 0 0], L_0x5555579a1a70;
L_0x5555579a2010 .concat8 [ 4 4 1 0], LS_0x5555579a2010_0_0, LS_0x5555579a2010_0_4, LS_0x5555579a2010_0_8;
LS_0x5555579a25b0_0_0 .concat8 [ 1 1 1 1], L_0x55555799da40, L_0x55555799e100, L_0x55555799ea10, L_0x55555799f320;
LS_0x5555579a25b0_0_4 .concat8 [ 1 1 1 1], L_0x55555799fc20, L_0x5555579a04d0, L_0x5555579a0dd0, L_0x5555579a1700;
LS_0x5555579a25b0_0_8 .concat8 [ 1 0 0 0], L_0x5555579a1dd0;
L_0x5555579a25b0 .concat8 [ 4 4 1 0], LS_0x5555579a25b0_0_0, LS_0x5555579a25b0_0_4, LS_0x5555579a25b0_0_8;
L_0x5555579a22a0 .part L_0x5555579a25b0, 8, 1;
S_0x5555576be8f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x5555575b9c70 .param/l "i" 0 18 14, +C4<00>;
S_0x5555576bfd20 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555576be8f0;
 .timescale -12 -12;
S_0x5555576bbad0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555576bfd20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555799d9d0 .functor XOR 1, L_0x55555799db00, L_0x55555799dba0, C4<0>, C4<0>;
L_0x55555799da40 .functor AND 1, L_0x55555799db00, L_0x55555799dba0, C4<1>, C4<1>;
v0x5555576c2c30_0 .net "c", 0 0, L_0x55555799da40;  1 drivers
v0x5555576bcf00_0 .net "s", 0 0, L_0x55555799d9d0;  1 drivers
v0x5555576bcfa0_0 .net "x", 0 0, L_0x55555799db00;  1 drivers
v0x5555576b8cb0_0 .net "y", 0 0, L_0x55555799dba0;  1 drivers
S_0x5555576ba0e0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x5555575338e0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555576b5e90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576ba0e0;
 .timescale -12 -12;
S_0x5555576b72c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576b5e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555799dc40 .functor XOR 1, L_0x55555799e210, L_0x55555799e340, C4<0>, C4<0>;
L_0x55555799dcb0 .functor XOR 1, L_0x55555799dc40, L_0x55555799e470, C4<0>, C4<0>;
L_0x55555799dd70 .functor AND 1, L_0x55555799e340, L_0x55555799e470, C4<1>, C4<1>;
L_0x55555799de80 .functor AND 1, L_0x55555799e210, L_0x55555799e340, C4<1>, C4<1>;
L_0x55555799df40 .functor OR 1, L_0x55555799dd70, L_0x55555799de80, C4<0>, C4<0>;
L_0x55555799e050 .functor AND 1, L_0x55555799e210, L_0x55555799e470, C4<1>, C4<1>;
L_0x55555799e100 .functor OR 1, L_0x55555799df40, L_0x55555799e050, C4<0>, C4<0>;
v0x555557687d00_0 .net *"_ivl_0", 0 0, L_0x55555799dc40;  1 drivers
v0x555557687dc0_0 .net *"_ivl_10", 0 0, L_0x55555799e050;  1 drivers
v0x555557699700_0 .net *"_ivl_4", 0 0, L_0x55555799dd70;  1 drivers
v0x5555576997f0_0 .net *"_ivl_6", 0 0, L_0x55555799de80;  1 drivers
v0x55555769ab30_0 .net *"_ivl_8", 0 0, L_0x55555799df40;  1 drivers
v0x5555576968e0_0 .net "c_in", 0 0, L_0x55555799e470;  1 drivers
v0x5555576969a0_0 .net "c_out", 0 0, L_0x55555799e100;  1 drivers
v0x555557697d10_0 .net "s", 0 0, L_0x55555799dcb0;  1 drivers
v0x555557697db0_0 .net "x", 0 0, L_0x55555799e210;  1 drivers
v0x555557693ac0_0 .net "y", 0 0, L_0x55555799e340;  1 drivers
S_0x555557694ef0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x5555574bc530 .param/l "i" 0 18 14, +C4<010>;
S_0x555557690ca0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557694ef0;
 .timescale -12 -12;
S_0x5555576920d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557690ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555799e5a0 .functor XOR 1, L_0x55555799eb20, L_0x55555799ec90, C4<0>, C4<0>;
L_0x55555799e610 .functor XOR 1, L_0x55555799e5a0, L_0x55555799edc0, C4<0>, C4<0>;
L_0x55555799e680 .functor AND 1, L_0x55555799ec90, L_0x55555799edc0, C4<1>, C4<1>;
L_0x55555799e790 .functor AND 1, L_0x55555799eb20, L_0x55555799ec90, C4<1>, C4<1>;
L_0x55555799e850 .functor OR 1, L_0x55555799e680, L_0x55555799e790, C4<0>, C4<0>;
L_0x55555799e960 .functor AND 1, L_0x55555799eb20, L_0x55555799edc0, C4<1>, C4<1>;
L_0x55555799ea10 .functor OR 1, L_0x55555799e850, L_0x55555799e960, C4<0>, C4<0>;
v0x55555768de80_0 .net *"_ivl_0", 0 0, L_0x55555799e5a0;  1 drivers
v0x55555768df20_0 .net *"_ivl_10", 0 0, L_0x55555799e960;  1 drivers
v0x55555768f2b0_0 .net *"_ivl_4", 0 0, L_0x55555799e680;  1 drivers
v0x55555768f380_0 .net *"_ivl_6", 0 0, L_0x55555799e790;  1 drivers
v0x55555768b060_0 .net *"_ivl_8", 0 0, L_0x55555799e850;  1 drivers
v0x55555768b140_0 .net "c_in", 0 0, L_0x55555799edc0;  1 drivers
v0x55555768c490_0 .net "c_out", 0 0, L_0x55555799ea10;  1 drivers
v0x55555768c550_0 .net "s", 0 0, L_0x55555799e610;  1 drivers
v0x5555576882e0_0 .net "x", 0 0, L_0x55555799eb20;  1 drivers
v0x555557689670_0 .net "y", 0 0, L_0x55555799ec90;  1 drivers
S_0x55555769d730 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x555557561c00 .param/l "i" 0 18 14, +C4<011>;
S_0x5555576af2c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555769d730;
 .timescale -12 -12;
S_0x5555576b06f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576af2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555799ef40 .functor XOR 1, L_0x55555799f430, L_0x55555799f5f0, C4<0>, C4<0>;
L_0x55555799efb0 .functor XOR 1, L_0x55555799ef40, L_0x55555799f810, C4<0>, C4<0>;
L_0x55555799f020 .functor AND 1, L_0x55555799f5f0, L_0x55555799f810, C4<1>, C4<1>;
L_0x55555799f0e0 .functor AND 1, L_0x55555799f430, L_0x55555799f5f0, C4<1>, C4<1>;
L_0x55555799f1a0 .functor OR 1, L_0x55555799f020, L_0x55555799f0e0, C4<0>, C4<0>;
L_0x55555799f2b0 .functor AND 1, L_0x55555799f430, L_0x55555799f810, C4<1>, C4<1>;
L_0x55555799f320 .functor OR 1, L_0x55555799f1a0, L_0x55555799f2b0, C4<0>, C4<0>;
v0x5555576ac4a0_0 .net *"_ivl_0", 0 0, L_0x55555799ef40;  1 drivers
v0x5555576ac560_0 .net *"_ivl_10", 0 0, L_0x55555799f2b0;  1 drivers
v0x5555576ad8d0_0 .net *"_ivl_4", 0 0, L_0x55555799f020;  1 drivers
v0x5555576ad9c0_0 .net *"_ivl_6", 0 0, L_0x55555799f0e0;  1 drivers
v0x5555576a9680_0 .net *"_ivl_8", 0 0, L_0x55555799f1a0;  1 drivers
v0x5555576aaab0_0 .net "c_in", 0 0, L_0x55555799f810;  1 drivers
v0x5555576aab70_0 .net "c_out", 0 0, L_0x55555799f320;  1 drivers
v0x5555576a6860_0 .net "s", 0 0, L_0x55555799efb0;  1 drivers
v0x5555576a6900_0 .net "x", 0 0, L_0x55555799f430;  1 drivers
v0x5555576a7d40_0 .net "y", 0 0, L_0x55555799f5f0;  1 drivers
S_0x5555576a3a40 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x555557816190 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555576a4e70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576a3a40;
 .timescale -12 -12;
S_0x5555576a0c20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576a4e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555799f940 .functor XOR 1, L_0x55555799fd30, L_0x55555799fed0, C4<0>, C4<0>;
L_0x55555799f9b0 .functor XOR 1, L_0x55555799f940, L_0x5555579a0000, C4<0>, C4<0>;
L_0x55555799fa20 .functor AND 1, L_0x55555799fed0, L_0x5555579a0000, C4<1>, C4<1>;
L_0x55555799fa90 .functor AND 1, L_0x55555799fd30, L_0x55555799fed0, C4<1>, C4<1>;
L_0x55555799fb00 .functor OR 1, L_0x55555799fa20, L_0x55555799fa90, C4<0>, C4<0>;
L_0x55555799fb70 .functor AND 1, L_0x55555799fd30, L_0x5555579a0000, C4<1>, C4<1>;
L_0x55555799fc20 .functor OR 1, L_0x55555799fb00, L_0x55555799fb70, C4<0>, C4<0>;
v0x5555576a2050_0 .net *"_ivl_0", 0 0, L_0x55555799f940;  1 drivers
v0x5555576a2110_0 .net *"_ivl_10", 0 0, L_0x55555799fb70;  1 drivers
v0x55555769de00_0 .net *"_ivl_4", 0 0, L_0x55555799fa20;  1 drivers
v0x55555769dec0_0 .net *"_ivl_6", 0 0, L_0x55555799fa90;  1 drivers
v0x55555769f230_0 .net *"_ivl_8", 0 0, L_0x55555799fb00;  1 drivers
v0x55555766f2b0_0 .net "c_in", 0 0, L_0x5555579a0000;  1 drivers
v0x55555766f370_0 .net "c_out", 0 0, L_0x55555799fc20;  1 drivers
v0x555557683d00_0 .net "s", 0 0, L_0x55555799f9b0;  1 drivers
v0x555557683da0_0 .net "x", 0 0, L_0x55555799fd30;  1 drivers
v0x5555576851e0_0 .net "y", 0 0, L_0x55555799fed0;  1 drivers
S_0x555557680ee0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x5555576903f0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557682310 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557680ee0;
 .timescale -12 -12;
S_0x55555767e0c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557682310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555799fe60 .functor XOR 1, L_0x5555579a05e0, L_0x5555579a0710, C4<0>, C4<0>;
L_0x5555579a01c0 .functor XOR 1, L_0x55555799fe60, L_0x5555579a08d0, C4<0>, C4<0>;
L_0x5555579a0230 .functor AND 1, L_0x5555579a0710, L_0x5555579a08d0, C4<1>, C4<1>;
L_0x5555579a02a0 .functor AND 1, L_0x5555579a05e0, L_0x5555579a0710, C4<1>, C4<1>;
L_0x5555579a0310 .functor OR 1, L_0x5555579a0230, L_0x5555579a02a0, C4<0>, C4<0>;
L_0x5555579a0420 .functor AND 1, L_0x5555579a05e0, L_0x5555579a08d0, C4<1>, C4<1>;
L_0x5555579a04d0 .functor OR 1, L_0x5555579a0310, L_0x5555579a0420, C4<0>, C4<0>;
v0x55555767f4f0_0 .net *"_ivl_0", 0 0, L_0x55555799fe60;  1 drivers
v0x55555767f5d0_0 .net *"_ivl_10", 0 0, L_0x5555579a0420;  1 drivers
v0x55555767b2a0_0 .net *"_ivl_4", 0 0, L_0x5555579a0230;  1 drivers
v0x55555767b360_0 .net *"_ivl_6", 0 0, L_0x5555579a02a0;  1 drivers
v0x55555767c6d0_0 .net *"_ivl_8", 0 0, L_0x5555579a0310;  1 drivers
v0x555557678480_0 .net "c_in", 0 0, L_0x5555579a08d0;  1 drivers
v0x555557678540_0 .net "c_out", 0 0, L_0x5555579a04d0;  1 drivers
v0x5555576798b0_0 .net "s", 0 0, L_0x5555579a01c0;  1 drivers
v0x555557679950_0 .net "x", 0 0, L_0x5555579a05e0;  1 drivers
v0x555557675710_0 .net "y", 0 0, L_0x5555579a0710;  1 drivers
S_0x555557676a90 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x5555575a45e0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557672840 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557676a90;
 .timescale -12 -12;
S_0x555557673c70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557672840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a0a00 .functor XOR 1, L_0x5555579a0ee0, L_0x5555579a10b0, C4<0>, C4<0>;
L_0x5555579a0a70 .functor XOR 1, L_0x5555579a0a00, L_0x5555579a1150, C4<0>, C4<0>;
L_0x5555579a0ae0 .functor AND 1, L_0x5555579a10b0, L_0x5555579a1150, C4<1>, C4<1>;
L_0x5555579a0b50 .functor AND 1, L_0x5555579a0ee0, L_0x5555579a10b0, C4<1>, C4<1>;
L_0x5555579a0c10 .functor OR 1, L_0x5555579a0ae0, L_0x5555579a0b50, C4<0>, C4<0>;
L_0x5555579a0d20 .functor AND 1, L_0x5555579a0ee0, L_0x5555579a1150, C4<1>, C4<1>;
L_0x5555579a0dd0 .functor OR 1, L_0x5555579a0c10, L_0x5555579a0d20, C4<0>, C4<0>;
v0x55555766fa20_0 .net *"_ivl_0", 0 0, L_0x5555579a0a00;  1 drivers
v0x55555766fb00_0 .net *"_ivl_10", 0 0, L_0x5555579a0d20;  1 drivers
v0x555557670e50_0 .net *"_ivl_4", 0 0, L_0x5555579a0ae0;  1 drivers
v0x555557670f40_0 .net *"_ivl_6", 0 0, L_0x5555579a0b50;  1 drivers
v0x555557750bd0_0 .net *"_ivl_8", 0 0, L_0x5555579a0c10;  1 drivers
v0x555557737cb0_0 .net "c_in", 0 0, L_0x5555579a1150;  1 drivers
v0x555557737d70_0 .net "c_out", 0 0, L_0x5555579a0dd0;  1 drivers
v0x55555774c5c0_0 .net "s", 0 0, L_0x5555579a0a70;  1 drivers
v0x55555774c680_0 .net "x", 0 0, L_0x5555579a0ee0;  1 drivers
v0x55555774daa0_0 .net "y", 0 0, L_0x5555579a10b0;  1 drivers
S_0x5555577497a0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x555557622590 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555774abd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577497a0;
 .timescale -12 -12;
S_0x555557746980 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555774abd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a1330 .functor XOR 1, L_0x5555579a1010, L_0x5555579a18a0, C4<0>, C4<0>;
L_0x5555579a13a0 .functor XOR 1, L_0x5555579a1330, L_0x5555579a1280, C4<0>, C4<0>;
L_0x5555579a1410 .functor AND 1, L_0x5555579a18a0, L_0x5555579a1280, C4<1>, C4<1>;
L_0x5555579a1480 .functor AND 1, L_0x5555579a1010, L_0x5555579a18a0, C4<1>, C4<1>;
L_0x5555579a1540 .functor OR 1, L_0x5555579a1410, L_0x5555579a1480, C4<0>, C4<0>;
L_0x5555579a1650 .functor AND 1, L_0x5555579a1010, L_0x5555579a1280, C4<1>, C4<1>;
L_0x5555579a1700 .functor OR 1, L_0x5555579a1540, L_0x5555579a1650, C4<0>, C4<0>;
v0x555557747db0_0 .net *"_ivl_0", 0 0, L_0x5555579a1330;  1 drivers
v0x555557747eb0_0 .net *"_ivl_10", 0 0, L_0x5555579a1650;  1 drivers
v0x555557743b60_0 .net *"_ivl_4", 0 0, L_0x5555579a1410;  1 drivers
v0x555557743c20_0 .net *"_ivl_6", 0 0, L_0x5555579a1480;  1 drivers
v0x555557744f90_0 .net *"_ivl_8", 0 0, L_0x5555579a1540;  1 drivers
v0x555557740d40_0 .net "c_in", 0 0, L_0x5555579a1280;  1 drivers
v0x555557740e00_0 .net "c_out", 0 0, L_0x5555579a1700;  1 drivers
v0x555557742170_0 .net "s", 0 0, L_0x5555579a13a0;  1 drivers
v0x555557742210_0 .net "x", 0 0, L_0x5555579a1010;  1 drivers
v0x55555773dfd0_0 .net "y", 0 0, L_0x5555579a18a0;  1 drivers
S_0x55555773f350 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555576c1710;
 .timescale -12 -12;
P_0x555557831ff0 .param/l "i" 0 18 14, +C4<01000>;
S_0x55555773c530 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555773f350;
 .timescale -12 -12;
S_0x555557738330 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555773c530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a1a00 .functor XOR 1, L_0x5555579a1ee0, L_0x5555579a1940, C4<0>, C4<0>;
L_0x5555579a1a70 .functor XOR 1, L_0x5555579a1a00, L_0x5555579a2170, C4<0>, C4<0>;
L_0x5555579a1ae0 .functor AND 1, L_0x5555579a1940, L_0x5555579a2170, C4<1>, C4<1>;
L_0x5555579a1b50 .functor AND 1, L_0x5555579a1ee0, L_0x5555579a1940, C4<1>, C4<1>;
L_0x5555579a1c10 .functor OR 1, L_0x5555579a1ae0, L_0x5555579a1b50, C4<0>, C4<0>;
L_0x5555579a1d20 .functor AND 1, L_0x5555579a1ee0, L_0x5555579a2170, C4<1>, C4<1>;
L_0x5555579a1dd0 .functor OR 1, L_0x5555579a1c10, L_0x5555579a1d20, C4<0>, C4<0>;
v0x555557739710_0 .net *"_ivl_0", 0 0, L_0x5555579a1a00;  1 drivers
v0x5555577397f0_0 .net *"_ivl_10", 0 0, L_0x5555579a1d20;  1 drivers
v0x55555771ec70_0 .net *"_ivl_4", 0 0, L_0x5555579a1ae0;  1 drivers
v0x55555771ed60_0 .net *"_ivl_6", 0 0, L_0x5555579a1b50;  1 drivers
v0x555557733580_0 .net *"_ivl_8", 0 0, L_0x5555579a1c10;  1 drivers
v0x5555577349b0_0 .net "c_in", 0 0, L_0x5555579a2170;  1 drivers
v0x555557734a70_0 .net "c_out", 0 0, L_0x5555579a1dd0;  1 drivers
v0x555557730760_0 .net "s", 0 0, L_0x5555579a1a70;  1 drivers
v0x555557730820_0 .net "x", 0 0, L_0x5555579a1ee0;  1 drivers
v0x555557731c40_0 .net "y", 0 0, L_0x5555579a1940;  1 drivers
S_0x55555772bf50 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x555557828450;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557813d50 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555575b1b40_0 .net "answer", 8 0, L_0x5555579acaf0;  alias, 1 drivers
v0x5555575b1c20_0 .net "carry", 8 0, L_0x5555579ad150;  1 drivers
v0x5555575ad8f0_0 .net "carry_out", 0 0, L_0x5555579ace90;  1 drivers
v0x5555575ad990_0 .net "input1", 8 0, L_0x5555579ad650;  1 drivers
v0x5555575aed20_0 .net "input2", 8 0, L_0x5555579ad850;  1 drivers
L_0x5555579a84d0 .part L_0x5555579ad650, 0, 1;
L_0x5555579a8570 .part L_0x5555579ad850, 0, 1;
L_0x5555579a8ba0 .part L_0x5555579ad650, 1, 1;
L_0x5555579a8c40 .part L_0x5555579ad850, 1, 1;
L_0x5555579a8d70 .part L_0x5555579ad150, 0, 1;
L_0x5555579a93e0 .part L_0x5555579ad650, 2, 1;
L_0x5555579a9550 .part L_0x5555579ad850, 2, 1;
L_0x5555579a9680 .part L_0x5555579ad150, 1, 1;
L_0x5555579a9cf0 .part L_0x5555579ad650, 3, 1;
L_0x5555579a9eb0 .part L_0x5555579ad850, 3, 1;
L_0x5555579aa0d0 .part L_0x5555579ad150, 2, 1;
L_0x5555579aa5f0 .part L_0x5555579ad650, 4, 1;
L_0x5555579aa790 .part L_0x5555579ad850, 4, 1;
L_0x5555579aa8c0 .part L_0x5555579ad150, 3, 1;
L_0x5555579aaea0 .part L_0x5555579ad650, 5, 1;
L_0x5555579aafd0 .part L_0x5555579ad850, 5, 1;
L_0x5555579ab190 .part L_0x5555579ad150, 4, 1;
L_0x5555579ab7a0 .part L_0x5555579ad650, 6, 1;
L_0x5555579ab970 .part L_0x5555579ad850, 6, 1;
L_0x5555579aba10 .part L_0x5555579ad150, 5, 1;
L_0x5555579ab8d0 .part L_0x5555579ad650, 7, 1;
L_0x5555579ac270 .part L_0x5555579ad850, 7, 1;
L_0x5555579abb40 .part L_0x5555579ad150, 6, 1;
L_0x5555579ac9c0 .part L_0x5555579ad650, 8, 1;
L_0x5555579ac420 .part L_0x5555579ad850, 8, 1;
L_0x5555579acc50 .part L_0x5555579ad150, 7, 1;
LS_0x5555579acaf0_0_0 .concat8 [ 1 1 1 1], L_0x5555579a83a0, L_0x5555579a8680, L_0x5555579a8f10, L_0x5555579a9870;
LS_0x5555579acaf0_0_4 .concat8 [ 1 1 1 1], L_0x5555579aa270, L_0x5555579aaa80, L_0x5555579ab330, L_0x5555579abc60;
LS_0x5555579acaf0_0_8 .concat8 [ 1 0 0 0], L_0x5555579ac550;
L_0x5555579acaf0 .concat8 [ 4 4 1 0], LS_0x5555579acaf0_0_0, LS_0x5555579acaf0_0_4, LS_0x5555579acaf0_0_8;
LS_0x5555579ad150_0_0 .concat8 [ 1 1 1 1], L_0x5555579a8410, L_0x5555579a8a90, L_0x5555579a92d0, L_0x5555579a9be0;
LS_0x5555579ad150_0_4 .concat8 [ 1 1 1 1], L_0x5555579aa4e0, L_0x5555579aad90, L_0x5555579ab690, L_0x5555579abfc0;
LS_0x5555579ad150_0_8 .concat8 [ 1 0 0 0], L_0x5555579ac8b0;
L_0x5555579ad150 .concat8 [ 4 4 1 0], LS_0x5555579ad150_0_0, LS_0x5555579ad150_0_4, LS_0x5555579ad150_0_8;
L_0x5555579ace90 .part L_0x5555579ad150, 8, 1;
S_0x555557729130 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x5555577ebea0 .param/l "i" 0 18 14, +C4<00>;
S_0x555557724ee0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557729130;
 .timescale -12 -12;
S_0x555557726310 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557724ee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579a83a0 .functor XOR 1, L_0x5555579a84d0, L_0x5555579a8570, C4<0>, C4<0>;
L_0x5555579a8410 .functor AND 1, L_0x5555579a84d0, L_0x5555579a8570, C4<1>, C4<1>;
v0x555557727df0_0 .net "c", 0 0, L_0x5555579a8410;  1 drivers
v0x5555577220c0_0 .net "s", 0 0, L_0x5555579a83a0;  1 drivers
v0x555557722160_0 .net "x", 0 0, L_0x5555579a84d0;  1 drivers
v0x5555577234f0_0 .net "y", 0 0, L_0x5555579a8570;  1 drivers
S_0x55555771f2f0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x555557688410 .param/l "i" 0 18 14, +C4<01>;
S_0x5555577206d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555771f2f0;
 .timescale -12 -12;
S_0x5555576ec9c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555577206d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a8610 .functor XOR 1, L_0x5555579a8ba0, L_0x5555579a8c40, C4<0>, C4<0>;
L_0x5555579a8680 .functor XOR 1, L_0x5555579a8610, L_0x5555579a8d70, C4<0>, C4<0>;
L_0x5555579a8740 .functor AND 1, L_0x5555579a8c40, L_0x5555579a8d70, C4<1>, C4<1>;
L_0x5555579a8850 .functor AND 1, L_0x5555579a8ba0, L_0x5555579a8c40, C4<1>, C4<1>;
L_0x5555579a8910 .functor OR 1, L_0x5555579a8740, L_0x5555579a8850, C4<0>, C4<0>;
L_0x5555579a8a20 .functor AND 1, L_0x5555579a8ba0, L_0x5555579a8d70, C4<1>, C4<1>;
L_0x5555579a8a90 .functor OR 1, L_0x5555579a8910, L_0x5555579a8a20, C4<0>, C4<0>;
v0x555557701410_0 .net *"_ivl_0", 0 0, L_0x5555579a8610;  1 drivers
v0x5555577014b0_0 .net *"_ivl_10", 0 0, L_0x5555579a8a20;  1 drivers
v0x555557702840_0 .net *"_ivl_4", 0 0, L_0x5555579a8740;  1 drivers
v0x555557702910_0 .net *"_ivl_6", 0 0, L_0x5555579a8850;  1 drivers
v0x5555576fe5f0_0 .net *"_ivl_8", 0 0, L_0x5555579a8910;  1 drivers
v0x5555576ffa20_0 .net "c_in", 0 0, L_0x5555579a8d70;  1 drivers
v0x5555576ffae0_0 .net "c_out", 0 0, L_0x5555579a8a90;  1 drivers
v0x5555576fb7d0_0 .net "s", 0 0, L_0x5555579a8680;  1 drivers
v0x5555576fb870_0 .net "x", 0 0, L_0x5555579a8ba0;  1 drivers
v0x5555576fcc00_0 .net "y", 0 0, L_0x5555579a8c40;  1 drivers
S_0x5555576f89b0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x5555577450c0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555576f9de0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576f89b0;
 .timescale -12 -12;
S_0x5555576f5b90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576f9de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a8ea0 .functor XOR 1, L_0x5555579a93e0, L_0x5555579a9550, C4<0>, C4<0>;
L_0x5555579a8f10 .functor XOR 1, L_0x5555579a8ea0, L_0x5555579a9680, C4<0>, C4<0>;
L_0x5555579a8f80 .functor AND 1, L_0x5555579a9550, L_0x5555579a9680, C4<1>, C4<1>;
L_0x5555579a9090 .functor AND 1, L_0x5555579a93e0, L_0x5555579a9550, C4<1>, C4<1>;
L_0x5555579a9150 .functor OR 1, L_0x5555579a8f80, L_0x5555579a9090, C4<0>, C4<0>;
L_0x5555579a9260 .functor AND 1, L_0x5555579a93e0, L_0x5555579a9680, C4<1>, C4<1>;
L_0x5555579a92d0 .functor OR 1, L_0x5555579a9150, L_0x5555579a9260, C4<0>, C4<0>;
v0x5555576f6fc0_0 .net *"_ivl_0", 0 0, L_0x5555579a8ea0;  1 drivers
v0x5555576f70a0_0 .net *"_ivl_10", 0 0, L_0x5555579a9260;  1 drivers
v0x5555576f2d70_0 .net *"_ivl_4", 0 0, L_0x5555579a8f80;  1 drivers
v0x5555576f2e60_0 .net *"_ivl_6", 0 0, L_0x5555579a9090;  1 drivers
v0x5555576f41a0_0 .net *"_ivl_8", 0 0, L_0x5555579a9150;  1 drivers
v0x5555576eff50_0 .net "c_in", 0 0, L_0x5555579a9680;  1 drivers
v0x5555576f0010_0 .net "c_out", 0 0, L_0x5555579a92d0;  1 drivers
v0x5555576f1380_0 .net "s", 0 0, L_0x5555579a8f10;  1 drivers
v0x5555576f1420_0 .net "x", 0 0, L_0x5555579a93e0;  1 drivers
v0x5555576ed130_0 .net "y", 0 0, L_0x5555579a9550;  1 drivers
S_0x5555576ee560 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x5555576f42d0 .param/l "i" 0 18 14, +C4<011>;
S_0x555557705a90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576ee560;
 .timescale -12 -12;
S_0x55555771a4e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557705a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579a9800 .functor XOR 1, L_0x5555579a9cf0, L_0x5555579a9eb0, C4<0>, C4<0>;
L_0x5555579a9870 .functor XOR 1, L_0x5555579a9800, L_0x5555579aa0d0, C4<0>, C4<0>;
L_0x5555579a98e0 .functor AND 1, L_0x5555579a9eb0, L_0x5555579aa0d0, C4<1>, C4<1>;
L_0x5555579a99a0 .functor AND 1, L_0x5555579a9cf0, L_0x5555579a9eb0, C4<1>, C4<1>;
L_0x5555579a9a60 .functor OR 1, L_0x5555579a98e0, L_0x5555579a99a0, C4<0>, C4<0>;
L_0x5555579a9b70 .functor AND 1, L_0x5555579a9cf0, L_0x5555579aa0d0, C4<1>, C4<1>;
L_0x5555579a9be0 .functor OR 1, L_0x5555579a9a60, L_0x5555579a9b70, C4<0>, C4<0>;
v0x55555771b910_0 .net *"_ivl_0", 0 0, L_0x5555579a9800;  1 drivers
v0x55555771ba10_0 .net *"_ivl_10", 0 0, L_0x5555579a9b70;  1 drivers
v0x5555577176c0_0 .net *"_ivl_4", 0 0, L_0x5555579a98e0;  1 drivers
v0x555557718af0_0 .net *"_ivl_6", 0 0, L_0x5555579a99a0;  1 drivers
v0x555557718bd0_0 .net *"_ivl_8", 0 0, L_0x5555579a9a60;  1 drivers
v0x5555577148a0_0 .net "c_in", 0 0, L_0x5555579aa0d0;  1 drivers
v0x555557714960_0 .net "c_out", 0 0, L_0x5555579a9be0;  1 drivers
v0x555557715cd0_0 .net "s", 0 0, L_0x5555579a9870;  1 drivers
v0x555557715d70_0 .net "x", 0 0, L_0x5555579a9cf0;  1 drivers
v0x555557711a80_0 .net "y", 0 0, L_0x5555579a9eb0;  1 drivers
S_0x555557712eb0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x555557091a80 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555770ec60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557712eb0;
 .timescale -12 -12;
S_0x555557710090 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555770ec60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579aa200 .functor XOR 1, L_0x5555579aa5f0, L_0x5555579aa790, C4<0>, C4<0>;
L_0x5555579aa270 .functor XOR 1, L_0x5555579aa200, L_0x5555579aa8c0, C4<0>, C4<0>;
L_0x5555579aa2e0 .functor AND 1, L_0x5555579aa790, L_0x5555579aa8c0, C4<1>, C4<1>;
L_0x5555579aa350 .functor AND 1, L_0x5555579aa5f0, L_0x5555579aa790, C4<1>, C4<1>;
L_0x5555579aa3c0 .functor OR 1, L_0x5555579aa2e0, L_0x5555579aa350, C4<0>, C4<0>;
L_0x5555579aa430 .functor AND 1, L_0x5555579aa5f0, L_0x5555579aa8c0, C4<1>, C4<1>;
L_0x5555579aa4e0 .functor OR 1, L_0x5555579aa3c0, L_0x5555579aa430, C4<0>, C4<0>;
v0x55555770be40_0 .net *"_ivl_0", 0 0, L_0x5555579aa200;  1 drivers
v0x55555770bf40_0 .net *"_ivl_10", 0 0, L_0x5555579aa430;  1 drivers
v0x55555770d270_0 .net *"_ivl_4", 0 0, L_0x5555579aa2e0;  1 drivers
v0x55555770d350_0 .net *"_ivl_6", 0 0, L_0x5555579aa350;  1 drivers
v0x555557709020_0 .net *"_ivl_8", 0 0, L_0x5555579aa3c0;  1 drivers
v0x55555770a450_0 .net "c_in", 0 0, L_0x5555579aa8c0;  1 drivers
v0x55555770a510_0 .net "c_out", 0 0, L_0x5555579aa4e0;  1 drivers
v0x555557706200_0 .net "s", 0 0, L_0x5555579aa270;  1 drivers
v0x5555577062a0_0 .net "x", 0 0, L_0x5555579aa5f0;  1 drivers
v0x5555577076e0_0 .net "y", 0 0, L_0x5555579aa790;  1 drivers
S_0x5555575cf550 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x555557709150 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555575fb0a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575cf550;
 .timescale -12 -12;
S_0x5555575fc4d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575fb0a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579aa720 .functor XOR 1, L_0x5555579aaea0, L_0x5555579aafd0, C4<0>, C4<0>;
L_0x5555579aaa80 .functor XOR 1, L_0x5555579aa720, L_0x5555579ab190, C4<0>, C4<0>;
L_0x5555579aaaf0 .functor AND 1, L_0x5555579aafd0, L_0x5555579ab190, C4<1>, C4<1>;
L_0x5555579aab60 .functor AND 1, L_0x5555579aaea0, L_0x5555579aafd0, C4<1>, C4<1>;
L_0x5555579aabd0 .functor OR 1, L_0x5555579aaaf0, L_0x5555579aab60, C4<0>, C4<0>;
L_0x5555579aace0 .functor AND 1, L_0x5555579aaea0, L_0x5555579ab190, C4<1>, C4<1>;
L_0x5555579aad90 .functor OR 1, L_0x5555579aabd0, L_0x5555579aace0, C4<0>, C4<0>;
v0x5555575f8280_0 .net *"_ivl_0", 0 0, L_0x5555579aa720;  1 drivers
v0x5555575f8380_0 .net *"_ivl_10", 0 0, L_0x5555579aace0;  1 drivers
v0x5555575f96b0_0 .net *"_ivl_4", 0 0, L_0x5555579aaaf0;  1 drivers
v0x5555575f9770_0 .net *"_ivl_6", 0 0, L_0x5555579aab60;  1 drivers
v0x5555575f5460_0 .net *"_ivl_8", 0 0, L_0x5555579aabd0;  1 drivers
v0x5555575f6890_0 .net "c_in", 0 0, L_0x5555579ab190;  1 drivers
v0x5555575f6950_0 .net "c_out", 0 0, L_0x5555579aad90;  1 drivers
v0x5555575f2640_0 .net "s", 0 0, L_0x5555579aaa80;  1 drivers
v0x5555575f26e0_0 .net "x", 0 0, L_0x5555579aaea0;  1 drivers
v0x5555575f3b20_0 .net "y", 0 0, L_0x5555579aafd0;  1 drivers
S_0x5555575ef820 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x555557093f90 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555575f0c50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575ef820;
 .timescale -12 -12;
S_0x5555575eca00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575f0c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ab2c0 .functor XOR 1, L_0x5555579ab7a0, L_0x5555579ab970, C4<0>, C4<0>;
L_0x5555579ab330 .functor XOR 1, L_0x5555579ab2c0, L_0x5555579aba10, C4<0>, C4<0>;
L_0x5555579ab3a0 .functor AND 1, L_0x5555579ab970, L_0x5555579aba10, C4<1>, C4<1>;
L_0x5555579ab410 .functor AND 1, L_0x5555579ab7a0, L_0x5555579ab970, C4<1>, C4<1>;
L_0x5555579ab4d0 .functor OR 1, L_0x5555579ab3a0, L_0x5555579ab410, C4<0>, C4<0>;
L_0x5555579ab5e0 .functor AND 1, L_0x5555579ab7a0, L_0x5555579aba10, C4<1>, C4<1>;
L_0x5555579ab690 .functor OR 1, L_0x5555579ab4d0, L_0x5555579ab5e0, C4<0>, C4<0>;
v0x5555575ede30_0 .net *"_ivl_0", 0 0, L_0x5555579ab2c0;  1 drivers
v0x5555575edf30_0 .net *"_ivl_10", 0 0, L_0x5555579ab5e0;  1 drivers
v0x5555575e9be0_0 .net *"_ivl_4", 0 0, L_0x5555579ab3a0;  1 drivers
v0x5555575e9cc0_0 .net *"_ivl_6", 0 0, L_0x5555579ab410;  1 drivers
v0x5555575eb010_0 .net *"_ivl_8", 0 0, L_0x5555579ab4d0;  1 drivers
v0x5555575e6dc0_0 .net "c_in", 0 0, L_0x5555579aba10;  1 drivers
v0x5555575e6e80_0 .net "c_out", 0 0, L_0x5555579ab690;  1 drivers
v0x5555575e81f0_0 .net "s", 0 0, L_0x5555579ab330;  1 drivers
v0x5555575e8290_0 .net "x", 0 0, L_0x5555579ab7a0;  1 drivers
v0x5555575e4050_0 .net "y", 0 0, L_0x5555579ab970;  1 drivers
S_0x5555575e53d0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x5555575eb140 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555575e1180 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575e53d0;
 .timescale -12 -12;
S_0x5555575e25b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575e1180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579abbf0 .functor XOR 1, L_0x5555579ab8d0, L_0x5555579ac270, C4<0>, C4<0>;
L_0x5555579abc60 .functor XOR 1, L_0x5555579abbf0, L_0x5555579abb40, C4<0>, C4<0>;
L_0x5555579abcd0 .functor AND 1, L_0x5555579ac270, L_0x5555579abb40, C4<1>, C4<1>;
L_0x5555579abd40 .functor AND 1, L_0x5555579ab8d0, L_0x5555579ac270, C4<1>, C4<1>;
L_0x5555579abe00 .functor OR 1, L_0x5555579abcd0, L_0x5555579abd40, C4<0>, C4<0>;
L_0x5555579abf10 .functor AND 1, L_0x5555579ab8d0, L_0x5555579abb40, C4<1>, C4<1>;
L_0x5555579abfc0 .functor OR 1, L_0x5555579abe00, L_0x5555579abf10, C4<0>, C4<0>;
v0x5555575de360_0 .net *"_ivl_0", 0 0, L_0x5555579abbf0;  1 drivers
v0x5555575de460_0 .net *"_ivl_10", 0 0, L_0x5555579abf10;  1 drivers
v0x5555575df790_0 .net *"_ivl_4", 0 0, L_0x5555579abcd0;  1 drivers
v0x5555575df870_0 .net *"_ivl_6", 0 0, L_0x5555579abd40;  1 drivers
v0x5555575db540_0 .net *"_ivl_8", 0 0, L_0x5555579abe00;  1 drivers
v0x5555575dc970_0 .net "c_in", 0 0, L_0x5555579abb40;  1 drivers
v0x5555575dca30_0 .net "c_out", 0 0, L_0x5555579abfc0;  1 drivers
v0x5555575d8720_0 .net "s", 0 0, L_0x5555579abc60;  1 drivers
v0x5555575d87c0_0 .net "x", 0 0, L_0x5555579ab8d0;  1 drivers
v0x5555575d9c00_0 .net "y", 0 0, L_0x5555579ac270;  1 drivers
S_0x5555575d5900 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555772bf50;
 .timescale -12 -12;
P_0x555557091920 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555575d2ae0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575d5900;
 .timescale -12 -12;
S_0x5555575d3f10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575d2ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ac4e0 .functor XOR 1, L_0x5555579ac9c0, L_0x5555579ac420, C4<0>, C4<0>;
L_0x5555579ac550 .functor XOR 1, L_0x5555579ac4e0, L_0x5555579acc50, C4<0>, C4<0>;
L_0x5555579ac5c0 .functor AND 1, L_0x5555579ac420, L_0x5555579acc50, C4<1>, C4<1>;
L_0x5555579ac630 .functor AND 1, L_0x5555579ac9c0, L_0x5555579ac420, C4<1>, C4<1>;
L_0x5555579ac6f0 .functor OR 1, L_0x5555579ac5c0, L_0x5555579ac630, C4<0>, C4<0>;
L_0x5555579ac800 .functor AND 1, L_0x5555579ac9c0, L_0x5555579acc50, C4<1>, C4<1>;
L_0x5555579ac8b0 .functor OR 1, L_0x5555579ac6f0, L_0x5555579ac800, C4<0>, C4<0>;
v0x5555575cfcc0_0 .net *"_ivl_0", 0 0, L_0x5555579ac4e0;  1 drivers
v0x5555575cfdc0_0 .net *"_ivl_10", 0 0, L_0x5555579ac800;  1 drivers
v0x5555575d10f0_0 .net *"_ivl_4", 0 0, L_0x5555579ac5c0;  1 drivers
v0x5555575d11d0_0 .net *"_ivl_6", 0 0, L_0x5555579ac630;  1 drivers
v0x5555575a1b30_0 .net *"_ivl_8", 0 0, L_0x5555579ac6f0;  1 drivers
v0x5555575b3530_0 .net "c_in", 0 0, L_0x5555579acc50;  1 drivers
v0x5555575b35f0_0 .net "c_out", 0 0, L_0x5555579ac8b0;  1 drivers
v0x5555575b4960_0 .net "s", 0 0, L_0x5555579ac550;  1 drivers
v0x5555575b4a00_0 .net "x", 0 0, L_0x5555579ac9c0;  1 drivers
v0x5555575b07c0_0 .net "y", 0 0, L_0x5555579ac420;  1 drivers
S_0x5555575aaad0 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x555557828450;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555575aee60 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557616a30_0 .net "answer", 8 0, L_0x5555579b21c0;  alias, 1 drivers
v0x555557616b10_0 .net "carry", 8 0, L_0x5555579b2820;  1 drivers
v0x5555576127e0_0 .net "carry_out", 0 0, L_0x5555579b2560;  1 drivers
v0x555557612880_0 .net "input1", 8 0, L_0x5555579b2d20;  1 drivers
v0x555557613c10_0 .net "input2", 8 0, L_0x5555579b2f40;  1 drivers
L_0x5555579ada50 .part L_0x5555579b2d20, 0, 1;
L_0x5555579adaf0 .part L_0x5555579b2f40, 0, 1;
L_0x5555579ae120 .part L_0x5555579b2d20, 1, 1;
L_0x5555579ae250 .part L_0x5555579b2f40, 1, 1;
L_0x5555579ae380 .part L_0x5555579b2820, 0, 1;
L_0x5555579aea30 .part L_0x5555579b2d20, 2, 1;
L_0x5555579aeba0 .part L_0x5555579b2f40, 2, 1;
L_0x5555579aecd0 .part L_0x5555579b2820, 1, 1;
L_0x5555579af340 .part L_0x5555579b2d20, 3, 1;
L_0x5555579af500 .part L_0x5555579b2f40, 3, 1;
L_0x5555579af720 .part L_0x5555579b2820, 2, 1;
L_0x5555579afc40 .part L_0x5555579b2d20, 4, 1;
L_0x5555579afde0 .part L_0x5555579b2f40, 4, 1;
L_0x5555579aff10 .part L_0x5555579b2820, 3, 1;
L_0x5555579b0570 .part L_0x5555579b2d20, 5, 1;
L_0x5555579b06a0 .part L_0x5555579b2f40, 5, 1;
L_0x5555579b0860 .part L_0x5555579b2820, 4, 1;
L_0x5555579b0e70 .part L_0x5555579b2d20, 6, 1;
L_0x5555579b1040 .part L_0x5555579b2f40, 6, 1;
L_0x5555579b10e0 .part L_0x5555579b2820, 5, 1;
L_0x5555579b0fa0 .part L_0x5555579b2d20, 7, 1;
L_0x5555579b1940 .part L_0x5555579b2f40, 7, 1;
L_0x5555579b1210 .part L_0x5555579b2820, 6, 1;
L_0x5555579b2090 .part L_0x5555579b2d20, 8, 1;
L_0x5555579b1af0 .part L_0x5555579b2f40, 8, 1;
L_0x5555579b2320 .part L_0x5555579b2820, 7, 1;
LS_0x5555579b21c0_0_0 .concat8 [ 1 1 1 1], L_0x5555579ad6f0, L_0x5555579adc00, L_0x5555579ae520, L_0x5555579aeec0;
LS_0x5555579b21c0_0_4 .concat8 [ 1 1 1 1], L_0x5555579af8c0, L_0x5555579b0150, L_0x5555579b0a00, L_0x5555579b1330;
LS_0x5555579b21c0_0_8 .concat8 [ 1 0 0 0], L_0x5555579b1c20;
L_0x5555579b21c0 .concat8 [ 4 4 1 0], LS_0x5555579b21c0_0_0, LS_0x5555579b21c0_0_4, LS_0x5555579b21c0_0_8;
LS_0x5555579b2820_0_0 .concat8 [ 1 1 1 1], L_0x5555579ad940, L_0x5555579ae010, L_0x5555579ae920, L_0x5555579af230;
LS_0x5555579b2820_0_4 .concat8 [ 1 1 1 1], L_0x5555579afb30, L_0x5555579b0460, L_0x5555579b0d60, L_0x5555579b1690;
LS_0x5555579b2820_0_8 .concat8 [ 1 0 0 0], L_0x5555579b1f80;
L_0x5555579b2820 .concat8 [ 4 4 1 0], LS_0x5555579b2820_0_0, LS_0x5555579b2820_0_4, LS_0x5555579b2820_0_8;
L_0x5555579b2560 .part L_0x5555579b2820, 8, 1;
S_0x5555575a7cb0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x5555570f30f0 .param/l "i" 0 18 14, +C4<00>;
S_0x5555575a90e0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555575a7cb0;
 .timescale -12 -12;
S_0x5555575a4e90 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555575a90e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579ad6f0 .functor XOR 1, L_0x5555579ada50, L_0x5555579adaf0, C4<0>, C4<0>;
L_0x5555579ad940 .functor AND 1, L_0x5555579ada50, L_0x5555579adaf0, C4<1>, C4<1>;
v0x5555575abf90_0 .net "c", 0 0, L_0x5555579ad940;  1 drivers
v0x5555575a62c0_0 .net "s", 0 0, L_0x5555579ad6f0;  1 drivers
v0x5555575a6380_0 .net "x", 0 0, L_0x5555579ada50;  1 drivers
v0x5555575a2110_0 .net "y", 0 0, L_0x5555579adaf0;  1 drivers
S_0x5555575a34a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x5555570f40f0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555575b7560 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575a34a0;
 .timescale -12 -12;
S_0x5555575c90f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575b7560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579adb90 .functor XOR 1, L_0x5555579ae120, L_0x5555579ae250, C4<0>, C4<0>;
L_0x5555579adc00 .functor XOR 1, L_0x5555579adb90, L_0x5555579ae380, C4<0>, C4<0>;
L_0x5555579adcc0 .functor AND 1, L_0x5555579ae250, L_0x5555579ae380, C4<1>, C4<1>;
L_0x5555579addd0 .functor AND 1, L_0x5555579ae120, L_0x5555579ae250, C4<1>, C4<1>;
L_0x5555579ade90 .functor OR 1, L_0x5555579adcc0, L_0x5555579addd0, C4<0>, C4<0>;
L_0x5555579adfa0 .functor AND 1, L_0x5555579ae120, L_0x5555579ae380, C4<1>, C4<1>;
L_0x5555579ae010 .functor OR 1, L_0x5555579ade90, L_0x5555579adfa0, C4<0>, C4<0>;
v0x5555575ca520_0 .net *"_ivl_0", 0 0, L_0x5555579adb90;  1 drivers
v0x5555575ca620_0 .net *"_ivl_10", 0 0, L_0x5555579adfa0;  1 drivers
v0x5555575c62d0_0 .net *"_ivl_4", 0 0, L_0x5555579adcc0;  1 drivers
v0x5555575c63b0_0 .net *"_ivl_6", 0 0, L_0x5555579addd0;  1 drivers
v0x5555575c7700_0 .net *"_ivl_8", 0 0, L_0x5555579ade90;  1 drivers
v0x5555575c34b0_0 .net "c_in", 0 0, L_0x5555579ae380;  1 drivers
v0x5555575c3570_0 .net "c_out", 0 0, L_0x5555579ae010;  1 drivers
v0x5555575c48e0_0 .net "s", 0 0, L_0x5555579adc00;  1 drivers
v0x5555575c4980_0 .net "x", 0 0, L_0x5555579ae120;  1 drivers
v0x5555575c0690_0 .net "y", 0 0, L_0x5555579ae250;  1 drivers
S_0x5555575c1ac0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x5555570f3e50 .param/l "i" 0 18 14, +C4<010>;
S_0x5555575bd870 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575c1ac0;
 .timescale -12 -12;
S_0x5555575beca0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575bd870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ae4b0 .functor XOR 1, L_0x5555579aea30, L_0x5555579aeba0, C4<0>, C4<0>;
L_0x5555579ae520 .functor XOR 1, L_0x5555579ae4b0, L_0x5555579aecd0, C4<0>, C4<0>;
L_0x5555579ae590 .functor AND 1, L_0x5555579aeba0, L_0x5555579aecd0, C4<1>, C4<1>;
L_0x5555579ae6a0 .functor AND 1, L_0x5555579aea30, L_0x5555579aeba0, C4<1>, C4<1>;
L_0x5555579ae760 .functor OR 1, L_0x5555579ae590, L_0x5555579ae6a0, C4<0>, C4<0>;
L_0x5555579ae870 .functor AND 1, L_0x5555579aea30, L_0x5555579aecd0, C4<1>, C4<1>;
L_0x5555579ae920 .functor OR 1, L_0x5555579ae760, L_0x5555579ae870, C4<0>, C4<0>;
v0x5555575baa50_0 .net *"_ivl_0", 0 0, L_0x5555579ae4b0;  1 drivers
v0x5555575bab50_0 .net *"_ivl_10", 0 0, L_0x5555579ae870;  1 drivers
v0x5555575bbe80_0 .net *"_ivl_4", 0 0, L_0x5555579ae590;  1 drivers
v0x5555575b7c30_0 .net *"_ivl_6", 0 0, L_0x5555579ae6a0;  1 drivers
v0x5555575b7d10_0 .net *"_ivl_8", 0 0, L_0x5555579ae760;  1 drivers
v0x5555575b9060_0 .net "c_in", 0 0, L_0x5555579aecd0;  1 drivers
v0x5555575b9120_0 .net "c_out", 0 0, L_0x5555579ae920;  1 drivers
v0x55555759da10_0 .net "s", 0 0, L_0x5555579ae520;  1 drivers
v0x55555759dab0_0 .net "x", 0 0, L_0x5555579aea30;  1 drivers
v0x55555759ee40_0 .net "y", 0 0, L_0x5555579aeba0;  1 drivers
S_0x55555759abf0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x5555570f5480 .param/l "i" 0 18 14, +C4<011>;
S_0x55555759c020 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555759abf0;
 .timescale -12 -12;
S_0x555557597dd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555759c020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579aee50 .functor XOR 1, L_0x5555579af340, L_0x5555579af500, C4<0>, C4<0>;
L_0x5555579aeec0 .functor XOR 1, L_0x5555579aee50, L_0x5555579af720, C4<0>, C4<0>;
L_0x5555579aef30 .functor AND 1, L_0x5555579af500, L_0x5555579af720, C4<1>, C4<1>;
L_0x5555579aeff0 .functor AND 1, L_0x5555579af340, L_0x5555579af500, C4<1>, C4<1>;
L_0x5555579af0b0 .functor OR 1, L_0x5555579aef30, L_0x5555579aeff0, C4<0>, C4<0>;
L_0x5555579af1c0 .functor AND 1, L_0x5555579af340, L_0x5555579af720, C4<1>, C4<1>;
L_0x5555579af230 .functor OR 1, L_0x5555579af0b0, L_0x5555579af1c0, C4<0>, C4<0>;
v0x555557599200_0 .net *"_ivl_0", 0 0, L_0x5555579aee50;  1 drivers
v0x555557599300_0 .net *"_ivl_10", 0 0, L_0x5555579af1c0;  1 drivers
v0x555557594fb0_0 .net *"_ivl_4", 0 0, L_0x5555579aef30;  1 drivers
v0x555557595090_0 .net *"_ivl_6", 0 0, L_0x5555579aeff0;  1 drivers
v0x5555575963e0_0 .net *"_ivl_8", 0 0, L_0x5555579af0b0;  1 drivers
v0x555557592190_0 .net "c_in", 0 0, L_0x5555579af720;  1 drivers
v0x555557592250_0 .net "c_out", 0 0, L_0x5555579af230;  1 drivers
v0x5555575935c0_0 .net "s", 0 0, L_0x5555579aeec0;  1 drivers
v0x555557593660_0 .net "x", 0 0, L_0x5555579af340;  1 drivers
v0x55555758f370_0 .net "y", 0 0, L_0x5555579af500;  1 drivers
S_0x5555575907a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x5555570ede30 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555758c550 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575907a0;
 .timescale -12 -12;
S_0x55555758d980 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555758c550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579af850 .functor XOR 1, L_0x5555579afc40, L_0x5555579afde0, C4<0>, C4<0>;
L_0x5555579af8c0 .functor XOR 1, L_0x5555579af850, L_0x5555579aff10, C4<0>, C4<0>;
L_0x5555579af930 .functor AND 1, L_0x5555579afde0, L_0x5555579aff10, C4<1>, C4<1>;
L_0x5555579af9a0 .functor AND 1, L_0x5555579afc40, L_0x5555579afde0, C4<1>, C4<1>;
L_0x5555579afa10 .functor OR 1, L_0x5555579af930, L_0x5555579af9a0, C4<0>, C4<0>;
L_0x5555579afa80 .functor AND 1, L_0x5555579afc40, L_0x5555579aff10, C4<1>, C4<1>;
L_0x5555579afb30 .functor OR 1, L_0x5555579afa10, L_0x5555579afa80, C4<0>, C4<0>;
v0x555557589730_0 .net *"_ivl_0", 0 0, L_0x5555579af850;  1 drivers
v0x555557589830_0 .net *"_ivl_10", 0 0, L_0x5555579afa80;  1 drivers
v0x55555758ab60_0 .net *"_ivl_4", 0 0, L_0x5555579af930;  1 drivers
v0x55555758ac40_0 .net *"_ivl_6", 0 0, L_0x5555579af9a0;  1 drivers
v0x55555766a9d0_0 .net *"_ivl_8", 0 0, L_0x5555579afa10;  1 drivers
v0x555557651ab0_0 .net "c_in", 0 0, L_0x5555579aff10;  1 drivers
v0x555557651b70_0 .net "c_out", 0 0, L_0x5555579afb30;  1 drivers
v0x5555576663c0_0 .net "s", 0 0, L_0x5555579af8c0;  1 drivers
v0x555557666460_0 .net "x", 0 0, L_0x5555579afc40;  1 drivers
v0x5555576678a0_0 .net "y", 0 0, L_0x5555579afde0;  1 drivers
S_0x5555576635a0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x55555766ab00 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555576649d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576635a0;
 .timescale -12 -12;
S_0x555557660780 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576649d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579afd70 .functor XOR 1, L_0x5555579b0570, L_0x5555579b06a0, C4<0>, C4<0>;
L_0x5555579b0150 .functor XOR 1, L_0x5555579afd70, L_0x5555579b0860, C4<0>, C4<0>;
L_0x5555579b01c0 .functor AND 1, L_0x5555579b06a0, L_0x5555579b0860, C4<1>, C4<1>;
L_0x5555579b0230 .functor AND 1, L_0x5555579b0570, L_0x5555579b06a0, C4<1>, C4<1>;
L_0x5555579b02a0 .functor OR 1, L_0x5555579b01c0, L_0x5555579b0230, C4<0>, C4<0>;
L_0x5555579b03b0 .functor AND 1, L_0x5555579b0570, L_0x5555579b0860, C4<1>, C4<1>;
L_0x5555579b0460 .functor OR 1, L_0x5555579b02a0, L_0x5555579b03b0, C4<0>, C4<0>;
v0x555557661bb0_0 .net *"_ivl_0", 0 0, L_0x5555579afd70;  1 drivers
v0x555557661cb0_0 .net *"_ivl_10", 0 0, L_0x5555579b03b0;  1 drivers
v0x55555765d960_0 .net *"_ivl_4", 0 0, L_0x5555579b01c0;  1 drivers
v0x55555765da20_0 .net *"_ivl_6", 0 0, L_0x5555579b0230;  1 drivers
v0x55555765ed90_0 .net *"_ivl_8", 0 0, L_0x5555579b02a0;  1 drivers
v0x55555765ab40_0 .net "c_in", 0 0, L_0x5555579b0860;  1 drivers
v0x55555765ac00_0 .net "c_out", 0 0, L_0x5555579b0460;  1 drivers
v0x55555765bf70_0 .net "s", 0 0, L_0x5555579b0150;  1 drivers
v0x55555765c010_0 .net "x", 0 0, L_0x5555579b0570;  1 drivers
v0x555557657dd0_0 .net "y", 0 0, L_0x5555579b06a0;  1 drivers
S_0x555557659150 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x55555708c580 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557654f00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557659150;
 .timescale -12 -12;
S_0x555557656330 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557654f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b0990 .functor XOR 1, L_0x5555579b0e70, L_0x5555579b1040, C4<0>, C4<0>;
L_0x5555579b0a00 .functor XOR 1, L_0x5555579b0990, L_0x5555579b10e0, C4<0>, C4<0>;
L_0x5555579b0a70 .functor AND 1, L_0x5555579b1040, L_0x5555579b10e0, C4<1>, C4<1>;
L_0x5555579b0ae0 .functor AND 1, L_0x5555579b0e70, L_0x5555579b1040, C4<1>, C4<1>;
L_0x5555579b0ba0 .functor OR 1, L_0x5555579b0a70, L_0x5555579b0ae0, C4<0>, C4<0>;
L_0x5555579b0cb0 .functor AND 1, L_0x5555579b0e70, L_0x5555579b10e0, C4<1>, C4<1>;
L_0x5555579b0d60 .functor OR 1, L_0x5555579b0ba0, L_0x5555579b0cb0, C4<0>, C4<0>;
v0x555557652130_0 .net *"_ivl_0", 0 0, L_0x5555579b0990;  1 drivers
v0x555557652230_0 .net *"_ivl_10", 0 0, L_0x5555579b0cb0;  1 drivers
v0x555557653510_0 .net *"_ivl_4", 0 0, L_0x5555579b0a70;  1 drivers
v0x5555576535f0_0 .net *"_ivl_6", 0 0, L_0x5555579b0ae0;  1 drivers
v0x555557638a70_0 .net *"_ivl_8", 0 0, L_0x5555579b0ba0;  1 drivers
v0x55555764d380_0 .net "c_in", 0 0, L_0x5555579b10e0;  1 drivers
v0x55555764d440_0 .net "c_out", 0 0, L_0x5555579b0d60;  1 drivers
v0x55555764e7b0_0 .net "s", 0 0, L_0x5555579b0a00;  1 drivers
v0x55555764e850_0 .net "x", 0 0, L_0x5555579b0e70;  1 drivers
v0x55555764a610_0 .net "y", 0 0, L_0x5555579b1040;  1 drivers
S_0x55555764b990 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x555557638ba0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557647740 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555764b990;
 .timescale -12 -12;
S_0x555557648b70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557647740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b12c0 .functor XOR 1, L_0x5555579b0fa0, L_0x5555579b1940, C4<0>, C4<0>;
L_0x5555579b1330 .functor XOR 1, L_0x5555579b12c0, L_0x5555579b1210, C4<0>, C4<0>;
L_0x5555579b13a0 .functor AND 1, L_0x5555579b1940, L_0x5555579b1210, C4<1>, C4<1>;
L_0x5555579b1410 .functor AND 1, L_0x5555579b0fa0, L_0x5555579b1940, C4<1>, C4<1>;
L_0x5555579b14d0 .functor OR 1, L_0x5555579b13a0, L_0x5555579b1410, C4<0>, C4<0>;
L_0x5555579b15e0 .functor AND 1, L_0x5555579b0fa0, L_0x5555579b1210, C4<1>, C4<1>;
L_0x5555579b1690 .functor OR 1, L_0x5555579b14d0, L_0x5555579b15e0, C4<0>, C4<0>;
v0x555557644920_0 .net *"_ivl_0", 0 0, L_0x5555579b12c0;  1 drivers
v0x555557644a20_0 .net *"_ivl_10", 0 0, L_0x5555579b15e0;  1 drivers
v0x555557645d50_0 .net *"_ivl_4", 0 0, L_0x5555579b13a0;  1 drivers
v0x555557645e30_0 .net *"_ivl_6", 0 0, L_0x5555579b1410;  1 drivers
v0x555557641b00_0 .net *"_ivl_8", 0 0, L_0x5555579b14d0;  1 drivers
v0x555557642f30_0 .net "c_in", 0 0, L_0x5555579b1210;  1 drivers
v0x555557642ff0_0 .net "c_out", 0 0, L_0x5555579b1690;  1 drivers
v0x55555763ece0_0 .net "s", 0 0, L_0x5555579b1330;  1 drivers
v0x55555763ed80_0 .net "x", 0 0, L_0x5555579b0fa0;  1 drivers
v0x5555576401c0_0 .net "y", 0 0, L_0x5555579b1940;  1 drivers
S_0x55555763bec0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555575aaad0;
 .timescale -12 -12;
P_0x5555570ec7a0 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555576390f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555763bec0;
 .timescale -12 -12;
S_0x55555763a4d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576390f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b1bb0 .functor XOR 1, L_0x5555579b2090, L_0x5555579b1af0, C4<0>, C4<0>;
L_0x5555579b1c20 .functor XOR 1, L_0x5555579b1bb0, L_0x5555579b2320, C4<0>, C4<0>;
L_0x5555579b1c90 .functor AND 1, L_0x5555579b1af0, L_0x5555579b2320, C4<1>, C4<1>;
L_0x5555579b1d00 .functor AND 1, L_0x5555579b2090, L_0x5555579b1af0, C4<1>, C4<1>;
L_0x5555579b1dc0 .functor OR 1, L_0x5555579b1c90, L_0x5555579b1d00, C4<0>, C4<0>;
L_0x5555579b1ed0 .functor AND 1, L_0x5555579b2090, L_0x5555579b2320, C4<1>, C4<1>;
L_0x5555579b1f80 .functor OR 1, L_0x5555579b1dc0, L_0x5555579b1ed0, C4<0>, C4<0>;
v0x5555576067f0_0 .net *"_ivl_0", 0 0, L_0x5555579b1bb0;  1 drivers
v0x5555576068f0_0 .net *"_ivl_10", 0 0, L_0x5555579b1ed0;  1 drivers
v0x55555761b240_0 .net *"_ivl_4", 0 0, L_0x5555579b1c90;  1 drivers
v0x55555761b320_0 .net *"_ivl_6", 0 0, L_0x5555579b1d00;  1 drivers
v0x55555761c670_0 .net *"_ivl_8", 0 0, L_0x5555579b1dc0;  1 drivers
v0x555557618420_0 .net "c_in", 0 0, L_0x5555579b2320;  1 drivers
v0x5555576184e0_0 .net "c_out", 0 0, L_0x5555579b1f80;  1 drivers
v0x555557619850_0 .net "s", 0 0, L_0x5555579b1c20;  1 drivers
v0x5555576198f0_0 .net "x", 0 0, L_0x5555579b2090;  1 drivers
v0x5555576156b0_0 .net "y", 0 0, L_0x5555579b1af0;  1 drivers
S_0x55555760f9c0 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x555557828450;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555570d7b80 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555579b31e0 .functor NOT 8, L_0x5555579b38b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555557610ea0_0 .net *"_ivl_0", 7 0, L_0x5555579b31e0;  1 drivers
L_0x7f1d1dd8eeb8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55555760cba0_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8eeb8;  1 drivers
v0x55555760cc80_0 .net "neg", 7 0, L_0x5555579b3370;  alias, 1 drivers
v0x55555760dfd0_0 .net "pos", 7 0, L_0x5555579b38b0;  alias, 1 drivers
L_0x5555579b3370 .arith/sum 8, L_0x5555579b31e0, L_0x7f1d1dd8eeb8;
S_0x555557609d80 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x555557828450;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555570d96b0 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555579b30d0 .functor NOT 8, L_0x5555579b37b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55555760b1b0_0 .net *"_ivl_0", 7 0, L_0x5555579b30d0;  1 drivers
L_0x7f1d1dd8ee70 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55555760b2b0_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8ee70;  1 drivers
v0x555557606f60_0 .net "neg", 7 0, L_0x5555579b3140;  alias, 1 drivers
v0x555557607040_0 .net "pos", 7 0, L_0x5555579b37b0;  alias, 1 drivers
L_0x5555579b3140 .arith/sum 8, L_0x5555579b30d0, L_0x7f1d1dd8ee70;
S_0x555557608390 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x555557828450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x55555761f9d0 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x55555761fa10 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x55555761fa50 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x55555761fa90 .param/l "IDLE" 1 19 133, C4<00>;
v0x5555570b8330_0 .net *"_ivl_1", 0 0, L_0x555557988420;  1 drivers
v0x5555570b8410_0 .net *"_ivl_17", 0 0, L_0x55555799d2f0;  1 drivers
v0x5555570b84f0_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x5555570b85c0_0 .var "data_valid", 0 0;
v0x5555570c0050_0 .net "i_c", 7 0, L_0x5555579b3950;  alias, 1 drivers
v0x5555570c0180_0 .net "i_c_minus_s", 8 0, L_0x5555579b3b90;  alias, 1 drivers
v0x5555570c0260_0 .net "i_c_plus_s", 8 0, L_0x5555579b3a60;  alias, 1 drivers
v0x5555570c0340_0 .net "i_x", 7 0, L_0x55555799d770;  1 drivers
v0x5555570c0420_0 .net "i_y", 7 0, L_0x55555799d8a0;  1 drivers
v0x5555570ce030_0 .var "o_Im_out", 7 0;
v0x5555570ce0f0_0 .var "o_Re_out", 7 0;
v0x5555570ce1d0_0 .var "reg_z", 16 0;
v0x5555570ce2b0_0 .var "sel", 1 0;
v0x5555570ce370_0 .net "start", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x5555570ce460_0 .var "start_mult", 0 0;
v0x5555570d7590_0 .var "state", 1 0;
v0x5555570d7650_0 .net "w_8Bit_mux", 7 0, v0x555557062fa0_0;  1 drivers
v0x5555570d7870_0 .net "w_9Bit_mux", 8 0, v0x5555570632c0_0;  1 drivers
v0x5555570d7980_0 .net "w_add_answer", 8 0, L_0x555557987910;  1 drivers
v0x5555570e2320_0 .net "w_i_out", 7 0, L_0x555557991360;  1 drivers
v0x5555570e23c0_0 .net "w_mult", 16 0, v0x555556ffe420_0;  1 drivers
v0x5555570e2460_0 .net "w_mult_dv", 0 0, v0x555556ff6830_0;  1 drivers
v0x5555570e2500_0 .net "w_neg_y", 8 0, L_0x55555799d140;  1 drivers
v0x5555570e25f0_0 .net "w_neg_z", 16 0, L_0x55555799d580;  1 drivers
v0x5555570e2690_0 .net "w_r_out", 7 0, L_0x55555798c750;  1 drivers
v0x5555570e2730_0 .net "w_z", 16 0, v0x5555570ce1d0_0;  1 drivers
L_0x555557988420 .part L_0x55555799d770, 7, 1;
L_0x5555579884c0 .concat [ 8 1 0 0], L_0x55555799d770, L_0x555557988420;
L_0x55555798ca20 .part v0x555556ffe420_0, 7, 8;
L_0x55555798d0a0 .part v0x5555570ce1d0_0, 7, 8;
L_0x555557991630 .part v0x555556ffe420_0, 7, 8;
L_0x555557991c60 .part L_0x55555799d580, 7, 8;
L_0x555557991d90 .concat [ 8 8 8 0], L_0x5555579b3950, L_0x55555799d8a0, L_0x55555799d770;
L_0x555557991e80 .concat [ 9 9 9 0], L_0x555557987910, L_0x5555579b3b90, L_0x5555579b3a60;
L_0x55555799d2f0 .part L_0x55555799d8a0, 7, 1;
L_0x55555799d3e0 .concat [ 8 1 0 0], L_0x55555799d8a0, L_0x55555799d2f0;
S_0x555557635710 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555570dba20 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555574b3220_0 .net "answer", 8 0, L_0x555557987910;  alias, 1 drivers
v0x5555574b3300_0 .net "carry", 8 0, L_0x555557987fc0;  1 drivers
v0x5555574b4650_0 .net "carry_out", 0 0, L_0x555557987cb0;  1 drivers
v0x5555574b46f0_0 .net "input1", 8 0, L_0x5555579884c0;  1 drivers
v0x5555574b0400_0 .net "input2", 8 0, L_0x55555799d140;  alias, 1 drivers
L_0x555557983430 .part L_0x5555579884c0, 0, 1;
L_0x5555579834d0 .part L_0x55555799d140, 0, 1;
L_0x555557983b00 .part L_0x5555579884c0, 1, 1;
L_0x555557983c30 .part L_0x55555799d140, 1, 1;
L_0x555557983df0 .part L_0x555557987fc0, 0, 1;
L_0x5555579843c0 .part L_0x5555579884c0, 2, 1;
L_0x5555579844f0 .part L_0x55555799d140, 2, 1;
L_0x555557984620 .part L_0x555557987fc0, 1, 1;
L_0x555557984c90 .part L_0x5555579884c0, 3, 1;
L_0x555557984e50 .part L_0x55555799d140, 3, 1;
L_0x555557984fe0 .part L_0x555557987fc0, 2, 1;
L_0x555557985510 .part L_0x5555579884c0, 4, 1;
L_0x5555579856b0 .part L_0x55555799d140, 4, 1;
L_0x5555579857e0 .part L_0x555557987fc0, 3, 1;
L_0x555557985d80 .part L_0x5555579884c0, 5, 1;
L_0x555557985eb0 .part L_0x55555799d140, 5, 1;
L_0x555557986180 .part L_0x555557987fc0, 4, 1;
L_0x5555579866c0 .part L_0x5555579884c0, 6, 1;
L_0x555557986890 .part L_0x55555799d140, 6, 1;
L_0x555557986930 .part L_0x555557987fc0, 5, 1;
L_0x5555579867f0 .part L_0x5555579884c0, 7, 1;
L_0x555557987150 .part L_0x55555799d140, 7, 1;
L_0x555557986a60 .part L_0x555557987fc0, 6, 1;
L_0x5555579877e0 .part L_0x5555579884c0, 8, 1;
L_0x5555579871f0 .part L_0x55555799d140, 8, 1;
L_0x555557987a70 .part L_0x555557987fc0, 7, 1;
LS_0x555557987910_0_0 .concat8 [ 1 1 1 1], L_0x555557982d80, L_0x5555579835e0, L_0x555557983f90, L_0x555557984810;
LS_0x555557987910_0_4 .concat8 [ 1 1 1 1], L_0x555557985180, L_0x5555579859a0, L_0x555557986290, L_0x555557986b80;
LS_0x555557987910_0_8 .concat8 [ 1 0 0 0], L_0x5555579873b0;
L_0x555557987910 .concat8 [ 4 4 1 0], LS_0x555557987910_0_0, LS_0x555557987910_0_4, LS_0x555557987910_0_8;
LS_0x555557987fc0_0_0 .concat8 [ 1 1 1 1], L_0x555557983370, L_0x5555579839f0, L_0x5555579842b0, L_0x555557984b80;
LS_0x555557987fc0_0_4 .concat8 [ 1 1 1 1], L_0x555557985400, L_0x555557985c70, L_0x5555579865b0, L_0x555557986ea0;
LS_0x555557987fc0_0_8 .concat8 [ 1 0 0 0], L_0x5555579876d0;
L_0x555557987fc0 .concat8 [ 4 4 1 0], LS_0x555557987fc0_0_0, LS_0x555557987fc0_0_4, LS_0x555557987fc0_0_8;
L_0x555557987cb0 .part L_0x555557987fc0, 8, 1;
S_0x5555576314c0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555570d88e0 .param/l "i" 0 18 14, +C4<00>;
S_0x5555576328f0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555576314c0;
 .timescale -12 -12;
S_0x55555762e6a0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555576328f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557982d80 .functor XOR 1, L_0x555557983430, L_0x5555579834d0, C4<0>, C4<0>;
L_0x555557983370 .functor AND 1, L_0x555557983430, L_0x5555579834d0, C4<1>, C4<1>;
v0x5555576343e0_0 .net "c", 0 0, L_0x555557983370;  1 drivers
v0x55555762fad0_0 .net "s", 0 0, L_0x555557982d80;  1 drivers
v0x55555762fbb0_0 .net "x", 0 0, L_0x555557983430;  1 drivers
v0x55555762b880_0 .net "y", 0 0, L_0x5555579834d0;  1 drivers
S_0x55555762ccb0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555570cf620 .param/l "i" 0 18 14, +C4<01>;
S_0x555557628a60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555762ccb0;
 .timescale -12 -12;
S_0x555557629e90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557628a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557983570 .functor XOR 1, L_0x555557983b00, L_0x555557983c30, C4<0>, C4<0>;
L_0x5555579835e0 .functor XOR 1, L_0x555557983570, L_0x555557983df0, C4<0>, C4<0>;
L_0x5555579836a0 .functor AND 1, L_0x555557983c30, L_0x555557983df0, C4<1>, C4<1>;
L_0x5555579837b0 .functor AND 1, L_0x555557983b00, L_0x555557983c30, C4<1>, C4<1>;
L_0x555557983870 .functor OR 1, L_0x5555579836a0, L_0x5555579837b0, C4<0>, C4<0>;
L_0x555557983980 .functor AND 1, L_0x555557983b00, L_0x555557983df0, C4<1>, C4<1>;
L_0x5555579839f0 .functor OR 1, L_0x555557983870, L_0x555557983980, C4<0>, C4<0>;
v0x555557625c40_0 .net *"_ivl_0", 0 0, L_0x555557983570;  1 drivers
v0x555557625d40_0 .net *"_ivl_10", 0 0, L_0x555557983980;  1 drivers
v0x555557627070_0 .net *"_ivl_4", 0 0, L_0x5555579836a0;  1 drivers
v0x555557627150_0 .net *"_ivl_6", 0 0, L_0x5555579837b0;  1 drivers
v0x555557622e20_0 .net *"_ivl_8", 0 0, L_0x555557983870;  1 drivers
v0x555557624250_0 .net "c_in", 0 0, L_0x555557983df0;  1 drivers
v0x555557624310_0 .net "c_out", 0 0, L_0x5555579839f0;  1 drivers
v0x555557620050_0 .net "s", 0 0, L_0x5555579835e0;  1 drivers
v0x5555576200f0_0 .net "x", 0 0, L_0x555557983b00;  1 drivers
v0x555557621430_0 .net "y", 0 0, L_0x555557983c30;  1 drivers
S_0x5555574e4bb0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555570cf120 .param/l "i" 0 18 14, +C4<010>;
S_0x555557510700 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574e4bb0;
 .timescale -12 -12;
S_0x555557511b30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557510700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557983f20 .functor XOR 1, L_0x5555579843c0, L_0x5555579844f0, C4<0>, C4<0>;
L_0x555557983f90 .functor XOR 1, L_0x555557983f20, L_0x555557984620, C4<0>, C4<0>;
L_0x555557984000 .functor AND 1, L_0x5555579844f0, L_0x555557984620, C4<1>, C4<1>;
L_0x555557984070 .functor AND 1, L_0x5555579843c0, L_0x5555579844f0, C4<1>, C4<1>;
L_0x555557984130 .functor OR 1, L_0x555557984000, L_0x555557984070, C4<0>, C4<0>;
L_0x555557984240 .functor AND 1, L_0x5555579843c0, L_0x555557984620, C4<1>, C4<1>;
L_0x5555579842b0 .functor OR 1, L_0x555557984130, L_0x555557984240, C4<0>, C4<0>;
v0x55555750d8e0_0 .net *"_ivl_0", 0 0, L_0x555557983f20;  1 drivers
v0x55555750d9e0_0 .net *"_ivl_10", 0 0, L_0x555557984240;  1 drivers
v0x55555750ed10_0 .net *"_ivl_4", 0 0, L_0x555557984000;  1 drivers
v0x55555750aac0_0 .net *"_ivl_6", 0 0, L_0x555557984070;  1 drivers
v0x55555750aba0_0 .net *"_ivl_8", 0 0, L_0x555557984130;  1 drivers
v0x55555750bef0_0 .net "c_in", 0 0, L_0x555557984620;  1 drivers
v0x55555750bfb0_0 .net "c_out", 0 0, L_0x5555579842b0;  1 drivers
v0x555557507ca0_0 .net "s", 0 0, L_0x555557983f90;  1 drivers
v0x555557507d40_0 .net "x", 0 0, L_0x5555579843c0;  1 drivers
v0x5555575090d0_0 .net "y", 0 0, L_0x5555579844f0;  1 drivers
S_0x555557504e80 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555570d1bd0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555575062b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557504e80;
 .timescale -12 -12;
S_0x555557502060 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575062b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579847a0 .functor XOR 1, L_0x555557984c90, L_0x555557984e50, C4<0>, C4<0>;
L_0x555557984810 .functor XOR 1, L_0x5555579847a0, L_0x555557984fe0, C4<0>, C4<0>;
L_0x555557984880 .functor AND 1, L_0x555557984e50, L_0x555557984fe0, C4<1>, C4<1>;
L_0x555557984940 .functor AND 1, L_0x555557984c90, L_0x555557984e50, C4<1>, C4<1>;
L_0x555557984a00 .functor OR 1, L_0x555557984880, L_0x555557984940, C4<0>, C4<0>;
L_0x555557984b10 .functor AND 1, L_0x555557984c90, L_0x555557984fe0, C4<1>, C4<1>;
L_0x555557984b80 .functor OR 1, L_0x555557984a00, L_0x555557984b10, C4<0>, C4<0>;
v0x555557503490_0 .net *"_ivl_0", 0 0, L_0x5555579847a0;  1 drivers
v0x555557503590_0 .net *"_ivl_10", 0 0, L_0x555557984b10;  1 drivers
v0x5555574ff240_0 .net *"_ivl_4", 0 0, L_0x555557984880;  1 drivers
v0x5555574ff320_0 .net *"_ivl_6", 0 0, L_0x555557984940;  1 drivers
v0x555557500670_0 .net *"_ivl_8", 0 0, L_0x555557984a00;  1 drivers
v0x5555574fc420_0 .net "c_in", 0 0, L_0x555557984fe0;  1 drivers
v0x5555574fc4e0_0 .net "c_out", 0 0, L_0x555557984b80;  1 drivers
v0x5555574fd850_0 .net "s", 0 0, L_0x555557984810;  1 drivers
v0x5555574fd8f0_0 .net "x", 0 0, L_0x555557984c90;  1 drivers
v0x5555574f9600_0 .net "y", 0 0, L_0x555557984e50;  1 drivers
S_0x5555574faa30 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555570d0f40 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555574f67e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574faa30;
 .timescale -12 -12;
S_0x5555574f7c10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574f67e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557985110 .functor XOR 1, L_0x555557985510, L_0x5555579856b0, C4<0>, C4<0>;
L_0x555557985180 .functor XOR 1, L_0x555557985110, L_0x5555579857e0, C4<0>, C4<0>;
L_0x5555579851f0 .functor AND 1, L_0x5555579856b0, L_0x5555579857e0, C4<1>, C4<1>;
L_0x555557985260 .functor AND 1, L_0x555557985510, L_0x5555579856b0, C4<1>, C4<1>;
L_0x5555579852d0 .functor OR 1, L_0x5555579851f0, L_0x555557985260, C4<0>, C4<0>;
L_0x555557985390 .functor AND 1, L_0x555557985510, L_0x5555579857e0, C4<1>, C4<1>;
L_0x555557985400 .functor OR 1, L_0x5555579852d0, L_0x555557985390, C4<0>, C4<0>;
v0x5555574f39c0_0 .net *"_ivl_0", 0 0, L_0x555557985110;  1 drivers
v0x5555574f3ac0_0 .net *"_ivl_10", 0 0, L_0x555557985390;  1 drivers
v0x5555574f4df0_0 .net *"_ivl_4", 0 0, L_0x5555579851f0;  1 drivers
v0x5555574f4ed0_0 .net *"_ivl_6", 0 0, L_0x555557985260;  1 drivers
v0x5555574f0ba0_0 .net *"_ivl_8", 0 0, L_0x5555579852d0;  1 drivers
v0x5555574f1fd0_0 .net "c_in", 0 0, L_0x5555579857e0;  1 drivers
v0x5555574f2090_0 .net "c_out", 0 0, L_0x555557985400;  1 drivers
v0x5555574edd80_0 .net "s", 0 0, L_0x555557985180;  1 drivers
v0x5555574ede20_0 .net "x", 0 0, L_0x555557985510;  1 drivers
v0x5555574ef260_0 .net "y", 0 0, L_0x5555579856b0;  1 drivers
S_0x5555574eaf60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555574f0cd0 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555574ec390 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574eaf60;
 .timescale -12 -12;
S_0x5555574e8140 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574ec390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557985640 .functor XOR 1, L_0x555557985d80, L_0x555557985eb0, C4<0>, C4<0>;
L_0x5555579859a0 .functor XOR 1, L_0x555557985640, L_0x555557986180, C4<0>, C4<0>;
L_0x555557985a10 .functor AND 1, L_0x555557985eb0, L_0x555557986180, C4<1>, C4<1>;
L_0x555557985a80 .functor AND 1, L_0x555557985d80, L_0x555557985eb0, C4<1>, C4<1>;
L_0x555557985af0 .functor OR 1, L_0x555557985a10, L_0x555557985a80, C4<0>, C4<0>;
L_0x555557985c00 .functor AND 1, L_0x555557985d80, L_0x555557986180, C4<1>, C4<1>;
L_0x555557985c70 .functor OR 1, L_0x555557985af0, L_0x555557985c00, C4<0>, C4<0>;
v0x5555574e9570_0 .net *"_ivl_0", 0 0, L_0x555557985640;  1 drivers
v0x5555574e9670_0 .net *"_ivl_10", 0 0, L_0x555557985c00;  1 drivers
v0x5555574e5320_0 .net *"_ivl_4", 0 0, L_0x555557985a10;  1 drivers
v0x5555574e53e0_0 .net *"_ivl_6", 0 0, L_0x555557985a80;  1 drivers
v0x5555574e6750_0 .net *"_ivl_8", 0 0, L_0x555557985af0;  1 drivers
v0x5555574b7190_0 .net "c_in", 0 0, L_0x555557986180;  1 drivers
v0x5555574b7250_0 .net "c_out", 0 0, L_0x555557985c70;  1 drivers
v0x5555574c8b90_0 .net "s", 0 0, L_0x5555579859a0;  1 drivers
v0x5555574c8c30_0 .net "x", 0 0, L_0x555557985d80;  1 drivers
v0x5555574ca070_0 .net "y", 0 0, L_0x555557985eb0;  1 drivers
S_0x5555574c5d70 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555570c09c0 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555574c71a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574c5d70;
 .timescale -12 -12;
S_0x5555574c2f50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574c71a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557986220 .functor XOR 1, L_0x5555579866c0, L_0x555557986890, C4<0>, C4<0>;
L_0x555557986290 .functor XOR 1, L_0x555557986220, L_0x555557986930, C4<0>, C4<0>;
L_0x555557986300 .functor AND 1, L_0x555557986890, L_0x555557986930, C4<1>, C4<1>;
L_0x555557986370 .functor AND 1, L_0x5555579866c0, L_0x555557986890, C4<1>, C4<1>;
L_0x555557986430 .functor OR 1, L_0x555557986300, L_0x555557986370, C4<0>, C4<0>;
L_0x555557986540 .functor AND 1, L_0x5555579866c0, L_0x555557986930, C4<1>, C4<1>;
L_0x5555579865b0 .functor OR 1, L_0x555557986430, L_0x555557986540, C4<0>, C4<0>;
v0x5555574c4380_0 .net *"_ivl_0", 0 0, L_0x555557986220;  1 drivers
v0x5555574c4480_0 .net *"_ivl_10", 0 0, L_0x555557986540;  1 drivers
v0x5555574c0130_0 .net *"_ivl_4", 0 0, L_0x555557986300;  1 drivers
v0x5555574c0210_0 .net *"_ivl_6", 0 0, L_0x555557986370;  1 drivers
v0x5555574c1560_0 .net *"_ivl_8", 0 0, L_0x555557986430;  1 drivers
v0x5555574bd310_0 .net "c_in", 0 0, L_0x555557986930;  1 drivers
v0x5555574bd3d0_0 .net "c_out", 0 0, L_0x5555579865b0;  1 drivers
v0x5555574be740_0 .net "s", 0 0, L_0x555557986290;  1 drivers
v0x5555574be7e0_0 .net "x", 0 0, L_0x5555579866c0;  1 drivers
v0x5555574ba5a0_0 .net "y", 0 0, L_0x555557986890;  1 drivers
S_0x5555574bb920 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555574c1690 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555574b7770 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574bb920;
 .timescale -12 -12;
S_0x5555574b8b00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574b7770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557986b10 .functor XOR 1, L_0x5555579867f0, L_0x555557987150, C4<0>, C4<0>;
L_0x555557986b80 .functor XOR 1, L_0x555557986b10, L_0x555557986a60, C4<0>, C4<0>;
L_0x555557986bf0 .functor AND 1, L_0x555557987150, L_0x555557986a60, C4<1>, C4<1>;
L_0x555557986c60 .functor AND 1, L_0x5555579867f0, L_0x555557987150, C4<1>, C4<1>;
L_0x555557986d20 .functor OR 1, L_0x555557986bf0, L_0x555557986c60, C4<0>, C4<0>;
L_0x555557986e30 .functor AND 1, L_0x5555579867f0, L_0x555557986a60, C4<1>, C4<1>;
L_0x555557986ea0 .functor OR 1, L_0x555557986d20, L_0x555557986e30, C4<0>, C4<0>;
v0x5555574ccbc0_0 .net *"_ivl_0", 0 0, L_0x555557986b10;  1 drivers
v0x5555574cccc0_0 .net *"_ivl_10", 0 0, L_0x555557986e30;  1 drivers
v0x5555574de750_0 .net *"_ivl_4", 0 0, L_0x555557986bf0;  1 drivers
v0x5555574de830_0 .net *"_ivl_6", 0 0, L_0x555557986c60;  1 drivers
v0x5555574dfb80_0 .net *"_ivl_8", 0 0, L_0x555557986d20;  1 drivers
v0x5555574db930_0 .net "c_in", 0 0, L_0x555557986a60;  1 drivers
v0x5555574db9f0_0 .net "c_out", 0 0, L_0x555557986ea0;  1 drivers
v0x5555574dcd60_0 .net "s", 0 0, L_0x555557986b80;  1 drivers
v0x5555574dce00_0 .net "x", 0 0, L_0x5555579867f0;  1 drivers
v0x5555574d8bc0_0 .net "y", 0 0, L_0x555557987150;  1 drivers
S_0x5555574d9f40 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555557635710;
 .timescale -12 -12;
P_0x5555570d0d50 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555574d7120 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574d9f40;
 .timescale -12 -12;
S_0x5555574d2ed0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574d7120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557987340 .functor XOR 1, L_0x5555579877e0, L_0x5555579871f0, C4<0>, C4<0>;
L_0x5555579873b0 .functor XOR 1, L_0x555557987340, L_0x555557987a70, C4<0>, C4<0>;
L_0x555557987420 .functor AND 1, L_0x5555579871f0, L_0x555557987a70, C4<1>, C4<1>;
L_0x555557987490 .functor AND 1, L_0x5555579877e0, L_0x5555579871f0, C4<1>, C4<1>;
L_0x555557987550 .functor OR 1, L_0x555557987420, L_0x555557987490, C4<0>, C4<0>;
L_0x555557987660 .functor AND 1, L_0x5555579877e0, L_0x555557987a70, C4<1>, C4<1>;
L_0x5555579876d0 .functor OR 1, L_0x555557987550, L_0x555557987660, C4<0>, C4<0>;
v0x5555574d4300_0 .net *"_ivl_0", 0 0, L_0x555557987340;  1 drivers
v0x5555574d4400_0 .net *"_ivl_10", 0 0, L_0x555557987660;  1 drivers
v0x5555574d00b0_0 .net *"_ivl_4", 0 0, L_0x555557987420;  1 drivers
v0x5555574d0190_0 .net *"_ivl_6", 0 0, L_0x555557987490;  1 drivers
v0x5555574d14e0_0 .net *"_ivl_8", 0 0, L_0x555557987550;  1 drivers
v0x5555574cd290_0 .net "c_in", 0 0, L_0x555557987a70;  1 drivers
v0x5555574cd350_0 .net "c_out", 0 0, L_0x5555579876d0;  1 drivers
v0x5555574ce6c0_0 .net "s", 0 0, L_0x5555579873b0;  1 drivers
v0x5555574ce760_0 .net "x", 0 0, L_0x5555579877e0;  1 drivers
v0x55555749e880_0 .net "y", 0 0, L_0x5555579871f0;  1 drivers
S_0x5555574b1830 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555570b8b40 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x555557543d00_0 .net "answer", 7 0, L_0x555557991360;  alias, 1 drivers
v0x555557543de0_0 .net "carry", 7 0, L_0x5555579912a0;  1 drivers
v0x555557545130_0 .net "carry_out", 0 0, L_0x555557991ae0;  1 drivers
v0x5555575451d0_0 .net "input1", 7 0, L_0x555557991630;  1 drivers
v0x555557540ee0_0 .net "input2", 7 0, L_0x555557991c60;  1 drivers
L_0x55555798d310 .part L_0x555557991630, 0, 1;
L_0x55555798d3b0 .part L_0x555557991c60, 0, 1;
L_0x55555798d9e0 .part L_0x555557991630, 1, 1;
L_0x55555798da80 .part L_0x555557991c60, 1, 1;
L_0x55555798dbb0 .part L_0x5555579912a0, 0, 1;
L_0x55555798e260 .part L_0x555557991630, 2, 1;
L_0x55555798e3d0 .part L_0x555557991c60, 2, 1;
L_0x55555798e500 .part L_0x5555579912a0, 1, 1;
L_0x55555798eb70 .part L_0x555557991630, 3, 1;
L_0x55555798ed30 .part L_0x555557991c60, 3, 1;
L_0x55555798ef50 .part L_0x5555579912a0, 2, 1;
L_0x55555798f470 .part L_0x555557991630, 4, 1;
L_0x55555798f610 .part L_0x555557991c60, 4, 1;
L_0x55555798f740 .part L_0x5555579912a0, 3, 1;
L_0x55555798fd20 .part L_0x555557991630, 5, 1;
L_0x55555798fe50 .part L_0x555557991c60, 5, 1;
L_0x555557990010 .part L_0x5555579912a0, 4, 1;
L_0x555557990620 .part L_0x555557991630, 6, 1;
L_0x5555579907f0 .part L_0x555557991c60, 6, 1;
L_0x555557990890 .part L_0x5555579912a0, 5, 1;
L_0x555557990750 .part L_0x555557991630, 7, 1;
L_0x5555579910f0 .part L_0x555557991c60, 7, 1;
L_0x5555579909c0 .part L_0x5555579912a0, 6, 1;
LS_0x555557991360_0_0 .concat8 [ 1 1 1 1], L_0x55555798d190, L_0x55555798d4c0, L_0x55555798dd50, L_0x55555798e6f0;
LS_0x555557991360_0_4 .concat8 [ 1 1 1 1], L_0x55555798f0f0, L_0x55555798f900, L_0x5555579901b0, L_0x555557990ae0;
L_0x555557991360 .concat8 [ 4 4 0 0], LS_0x555557991360_0_0, LS_0x555557991360_0_4;
LS_0x5555579912a0_0_0 .concat8 [ 1 1 1 1], L_0x55555798d200, L_0x55555798d8d0, L_0x55555798e150, L_0x55555798ea60;
LS_0x5555579912a0_0_4 .concat8 [ 1 1 1 1], L_0x55555798f360, L_0x55555798fc10, L_0x555557990510, L_0x555557990e40;
L_0x5555579912a0 .concat8 [ 4 4 0 0], LS_0x5555579912a0_0_0, LS_0x5555579912a0_0_4;
L_0x555557991ae0 .part L_0x5555579912a0, 7, 1;
S_0x5555574aea10 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x5555570bcae0 .param/l "i" 0 18 14, +C4<00>;
S_0x5555574aa7c0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555574aea10;
 .timescale -12 -12;
S_0x5555574abbf0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555574aa7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555798d190 .functor XOR 1, L_0x55555798d310, L_0x55555798d3b0, C4<0>, C4<0>;
L_0x55555798d200 .functor AND 1, L_0x55555798d310, L_0x55555798d3b0, C4<1>, C4<1>;
v0x5555574ad6e0_0 .net "c", 0 0, L_0x55555798d200;  1 drivers
v0x5555574a79a0_0 .net "s", 0 0, L_0x55555798d190;  1 drivers
v0x5555574a7a80_0 .net "x", 0 0, L_0x55555798d310;  1 drivers
v0x5555574a8dd0_0 .net "y", 0 0, L_0x55555798d3b0;  1 drivers
S_0x5555574a4b80 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x5555570bcc30 .param/l "i" 0 18 14, +C4<01>;
S_0x5555574a5fb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555574a4b80;
 .timescale -12 -12;
S_0x5555574a1d60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555574a5fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798d450 .functor XOR 1, L_0x55555798d9e0, L_0x55555798da80, C4<0>, C4<0>;
L_0x55555798d4c0 .functor XOR 1, L_0x55555798d450, L_0x55555798dbb0, C4<0>, C4<0>;
L_0x55555798d580 .functor AND 1, L_0x55555798da80, L_0x55555798dbb0, C4<1>, C4<1>;
L_0x55555798d690 .functor AND 1, L_0x55555798d9e0, L_0x55555798da80, C4<1>, C4<1>;
L_0x55555798d750 .functor OR 1, L_0x55555798d580, L_0x55555798d690, C4<0>, C4<0>;
L_0x55555798d860 .functor AND 1, L_0x55555798d9e0, L_0x55555798dbb0, C4<1>, C4<1>;
L_0x55555798d8d0 .functor OR 1, L_0x55555798d750, L_0x55555798d860, C4<0>, C4<0>;
v0x5555574a3190_0 .net *"_ivl_0", 0 0, L_0x55555798d450;  1 drivers
v0x5555574a3290_0 .net *"_ivl_10", 0 0, L_0x55555798d860;  1 drivers
v0x55555749ef40_0 .net *"_ivl_4", 0 0, L_0x55555798d580;  1 drivers
v0x55555749f020_0 .net *"_ivl_6", 0 0, L_0x55555798d690;  1 drivers
v0x5555574a0370_0 .net *"_ivl_8", 0 0, L_0x55555798d750;  1 drivers
v0x555557580030_0 .net "c_in", 0 0, L_0x55555798dbb0;  1 drivers
v0x5555575800f0_0 .net "c_out", 0 0, L_0x55555798d8d0;  1 drivers
v0x555557567110_0 .net "s", 0 0, L_0x55555798d4c0;  1 drivers
v0x5555575671b0_0 .net "x", 0 0, L_0x55555798d9e0;  1 drivers
v0x55555757ba20_0 .net "y", 0 0, L_0x55555798da80;  1 drivers
S_0x55555757ce50 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x5555570b5dd0 .param/l "i" 0 18 14, +C4<010>;
S_0x555557578c00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555757ce50;
 .timescale -12 -12;
S_0x55555757a030 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557578c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798dce0 .functor XOR 1, L_0x55555798e260, L_0x55555798e3d0, C4<0>, C4<0>;
L_0x55555798dd50 .functor XOR 1, L_0x55555798dce0, L_0x55555798e500, C4<0>, C4<0>;
L_0x55555798ddc0 .functor AND 1, L_0x55555798e3d0, L_0x55555798e500, C4<1>, C4<1>;
L_0x55555798ded0 .functor AND 1, L_0x55555798e260, L_0x55555798e3d0, C4<1>, C4<1>;
L_0x55555798df90 .functor OR 1, L_0x55555798ddc0, L_0x55555798ded0, C4<0>, C4<0>;
L_0x55555798e0a0 .functor AND 1, L_0x55555798e260, L_0x55555798e500, C4<1>, C4<1>;
L_0x55555798e150 .functor OR 1, L_0x55555798df90, L_0x55555798e0a0, C4<0>, C4<0>;
v0x555557575de0_0 .net *"_ivl_0", 0 0, L_0x55555798dce0;  1 drivers
v0x555557575ee0_0 .net *"_ivl_10", 0 0, L_0x55555798e0a0;  1 drivers
v0x555557577210_0 .net *"_ivl_4", 0 0, L_0x55555798ddc0;  1 drivers
v0x5555575772f0_0 .net *"_ivl_6", 0 0, L_0x55555798ded0;  1 drivers
v0x555557572fc0_0 .net *"_ivl_8", 0 0, L_0x55555798df90;  1 drivers
v0x5555575743f0_0 .net "c_in", 0 0, L_0x55555798e500;  1 drivers
v0x5555575744b0_0 .net "c_out", 0 0, L_0x55555798e150;  1 drivers
v0x5555575701a0_0 .net "s", 0 0, L_0x55555798dd50;  1 drivers
v0x555557570240_0 .net "x", 0 0, L_0x55555798e260;  1 drivers
v0x5555575715d0_0 .net "y", 0 0, L_0x55555798e3d0;  1 drivers
S_0x55555756d380 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x5555570b4440 .param/l "i" 0 18 14, +C4<011>;
S_0x55555756e7b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555756d380;
 .timescale -12 -12;
S_0x55555756a560 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555756e7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798e680 .functor XOR 1, L_0x55555798eb70, L_0x55555798ed30, C4<0>, C4<0>;
L_0x55555798e6f0 .functor XOR 1, L_0x55555798e680, L_0x55555798ef50, C4<0>, C4<0>;
L_0x55555798e760 .functor AND 1, L_0x55555798ed30, L_0x55555798ef50, C4<1>, C4<1>;
L_0x55555798e820 .functor AND 1, L_0x55555798eb70, L_0x55555798ed30, C4<1>, C4<1>;
L_0x55555798e8e0 .functor OR 1, L_0x55555798e760, L_0x55555798e820, C4<0>, C4<0>;
L_0x55555798e9f0 .functor AND 1, L_0x55555798eb70, L_0x55555798ef50, C4<1>, C4<1>;
L_0x55555798ea60 .functor OR 1, L_0x55555798e8e0, L_0x55555798e9f0, C4<0>, C4<0>;
v0x55555756b990_0 .net *"_ivl_0", 0 0, L_0x55555798e680;  1 drivers
v0x55555756ba90_0 .net *"_ivl_10", 0 0, L_0x55555798e9f0;  1 drivers
v0x555557567790_0 .net *"_ivl_4", 0 0, L_0x55555798e760;  1 drivers
v0x555557567870_0 .net *"_ivl_6", 0 0, L_0x55555798e820;  1 drivers
v0x555557568b70_0 .net *"_ivl_8", 0 0, L_0x55555798e8e0;  1 drivers
v0x55555754e0d0_0 .net "c_in", 0 0, L_0x55555798ef50;  1 drivers
v0x55555754e190_0 .net "c_out", 0 0, L_0x55555798ea60;  1 drivers
v0x5555575629e0_0 .net "s", 0 0, L_0x55555798e6f0;  1 drivers
v0x555557562a80_0 .net "x", 0 0, L_0x55555798eb70;  1 drivers
v0x555557563e10_0 .net "y", 0 0, L_0x55555798ed30;  1 drivers
S_0x55555755fbc0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x5555570ac530 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557560ff0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555755fbc0;
 .timescale -12 -12;
S_0x55555755cda0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557560ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798f080 .functor XOR 1, L_0x55555798f470, L_0x55555798f610, C4<0>, C4<0>;
L_0x55555798f0f0 .functor XOR 1, L_0x55555798f080, L_0x55555798f740, C4<0>, C4<0>;
L_0x55555798f160 .functor AND 1, L_0x55555798f610, L_0x55555798f740, C4<1>, C4<1>;
L_0x55555798f1d0 .functor AND 1, L_0x55555798f470, L_0x55555798f610, C4<1>, C4<1>;
L_0x55555798f240 .functor OR 1, L_0x55555798f160, L_0x55555798f1d0, C4<0>, C4<0>;
L_0x55555798f2b0 .functor AND 1, L_0x55555798f470, L_0x55555798f740, C4<1>, C4<1>;
L_0x55555798f360 .functor OR 1, L_0x55555798f240, L_0x55555798f2b0, C4<0>, C4<0>;
v0x55555755e1d0_0 .net *"_ivl_0", 0 0, L_0x55555798f080;  1 drivers
v0x55555755e2d0_0 .net *"_ivl_10", 0 0, L_0x55555798f2b0;  1 drivers
v0x555557559f80_0 .net *"_ivl_4", 0 0, L_0x55555798f160;  1 drivers
v0x55555755a060_0 .net *"_ivl_6", 0 0, L_0x55555798f1d0;  1 drivers
v0x55555755b3b0_0 .net *"_ivl_8", 0 0, L_0x55555798f240;  1 drivers
v0x555557557160_0 .net "c_in", 0 0, L_0x55555798f740;  1 drivers
v0x555557557220_0 .net "c_out", 0 0, L_0x55555798f360;  1 drivers
v0x555557558590_0 .net "s", 0 0, L_0x55555798f0f0;  1 drivers
v0x555557558630_0 .net "x", 0 0, L_0x55555798f470;  1 drivers
v0x5555575543f0_0 .net "y", 0 0, L_0x55555798f610;  1 drivers
S_0x555557555770 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x55555755b4e0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557551520 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557555770;
 .timescale -12 -12;
S_0x555557552950 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557551520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798f5a0 .functor XOR 1, L_0x55555798fd20, L_0x55555798fe50, C4<0>, C4<0>;
L_0x55555798f900 .functor XOR 1, L_0x55555798f5a0, L_0x555557990010, C4<0>, C4<0>;
L_0x55555798f970 .functor AND 1, L_0x55555798fe50, L_0x555557990010, C4<1>, C4<1>;
L_0x55555798f9e0 .functor AND 1, L_0x55555798fd20, L_0x55555798fe50, C4<1>, C4<1>;
L_0x55555798fa50 .functor OR 1, L_0x55555798f970, L_0x55555798f9e0, C4<0>, C4<0>;
L_0x55555798fb60 .functor AND 1, L_0x55555798fd20, L_0x555557990010, C4<1>, C4<1>;
L_0x55555798fc10 .functor OR 1, L_0x55555798fa50, L_0x55555798fb60, C4<0>, C4<0>;
v0x55555754e750_0 .net *"_ivl_0", 0 0, L_0x55555798f5a0;  1 drivers
v0x55555754e850_0 .net *"_ivl_10", 0 0, L_0x55555798fb60;  1 drivers
v0x55555754fb30_0 .net *"_ivl_4", 0 0, L_0x55555798f970;  1 drivers
v0x55555754fc10_0 .net *"_ivl_6", 0 0, L_0x55555798f9e0;  1 drivers
v0x55555751be50_0 .net *"_ivl_8", 0 0, L_0x55555798fa50;  1 drivers
v0x5555575308a0_0 .net "c_in", 0 0, L_0x555557990010;  1 drivers
v0x555557530960_0 .net "c_out", 0 0, L_0x55555798fc10;  1 drivers
v0x555557531cd0_0 .net "s", 0 0, L_0x55555798f900;  1 drivers
v0x555557531d70_0 .net "x", 0 0, L_0x55555798fd20;  1 drivers
v0x55555752db30_0 .net "y", 0 0, L_0x55555798fe50;  1 drivers
S_0x55555752eeb0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x55555751bf80 .param/l "i" 0 18 14, +C4<0110>;
S_0x55555752ac60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555752eeb0;
 .timescale -12 -12;
S_0x55555752c090 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555752ac60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557990140 .functor XOR 1, L_0x555557990620, L_0x5555579907f0, C4<0>, C4<0>;
L_0x5555579901b0 .functor XOR 1, L_0x555557990140, L_0x555557990890, C4<0>, C4<0>;
L_0x555557990220 .functor AND 1, L_0x5555579907f0, L_0x555557990890, C4<1>, C4<1>;
L_0x555557990290 .functor AND 1, L_0x555557990620, L_0x5555579907f0, C4<1>, C4<1>;
L_0x555557990350 .functor OR 1, L_0x555557990220, L_0x555557990290, C4<0>, C4<0>;
L_0x555557990460 .functor AND 1, L_0x555557990620, L_0x555557990890, C4<1>, C4<1>;
L_0x555557990510 .functor OR 1, L_0x555557990350, L_0x555557990460, C4<0>, C4<0>;
v0x555557527e40_0 .net *"_ivl_0", 0 0, L_0x555557990140;  1 drivers
v0x555557527f40_0 .net *"_ivl_10", 0 0, L_0x555557990460;  1 drivers
v0x555557529270_0 .net *"_ivl_4", 0 0, L_0x555557990220;  1 drivers
v0x555557529350_0 .net *"_ivl_6", 0 0, L_0x555557990290;  1 drivers
v0x555557525020_0 .net *"_ivl_8", 0 0, L_0x555557990350;  1 drivers
v0x555557526450_0 .net "c_in", 0 0, L_0x555557990890;  1 drivers
v0x555557526510_0 .net "c_out", 0 0, L_0x555557990510;  1 drivers
v0x555557522200_0 .net "s", 0 0, L_0x5555579901b0;  1 drivers
v0x5555575222a0_0 .net "x", 0 0, L_0x555557990620;  1 drivers
v0x5555575236e0_0 .net "y", 0 0, L_0x5555579907f0;  1 drivers
S_0x55555751f3e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555574b1830;
 .timescale -12 -12;
P_0x555557525150 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557520810 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555751f3e0;
 .timescale -12 -12;
S_0x55555751c5c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557520810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557990a70 .functor XOR 1, L_0x555557990750, L_0x5555579910f0, C4<0>, C4<0>;
L_0x555557990ae0 .functor XOR 1, L_0x555557990a70, L_0x5555579909c0, C4<0>, C4<0>;
L_0x555557990b50 .functor AND 1, L_0x5555579910f0, L_0x5555579909c0, C4<1>, C4<1>;
L_0x555557990bc0 .functor AND 1, L_0x555557990750, L_0x5555579910f0, C4<1>, C4<1>;
L_0x555557990c80 .functor OR 1, L_0x555557990b50, L_0x555557990bc0, C4<0>, C4<0>;
L_0x555557990d90 .functor AND 1, L_0x555557990750, L_0x5555579909c0, C4<1>, C4<1>;
L_0x555557990e40 .functor OR 1, L_0x555557990c80, L_0x555557990d90, C4<0>, C4<0>;
v0x55555751d9f0_0 .net *"_ivl_0", 0 0, L_0x555557990a70;  1 drivers
v0x55555751daf0_0 .net *"_ivl_10", 0 0, L_0x555557990d90;  1 drivers
v0x555557535030_0 .net *"_ivl_4", 0 0, L_0x555557990b50;  1 drivers
v0x555557535110_0 .net *"_ivl_6", 0 0, L_0x555557990bc0;  1 drivers
v0x555557549940_0 .net *"_ivl_8", 0 0, L_0x555557990c80;  1 drivers
v0x55555754ad70_0 .net "c_in", 0 0, L_0x5555579909c0;  1 drivers
v0x55555754ae30_0 .net "c_out", 0 0, L_0x555557990e40;  1 drivers
v0x555557546b20_0 .net "s", 0 0, L_0x555557990ae0;  1 drivers
v0x555557546bc0_0 .net "x", 0 0, L_0x555557990750;  1 drivers
v0x555557548000_0 .net "y", 0 0, L_0x5555579910f0;  1 drivers
S_0x555557542310 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557541020 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x555557584c90_0 .net "answer", 7 0, L_0x55555798c750;  alias, 1 drivers
v0x555557584d90_0 .net "carry", 7 0, L_0x55555798c690;  1 drivers
v0x55555766a050_0 .net "carry_out", 0 0, L_0x55555798ced0;  1 drivers
v0x55555766a0f0_0 .net "input1", 7 0, L_0x55555798ca20;  1 drivers
v0x5555572f0e10_0 .net "input2", 7 0, L_0x55555798d0a0;  1 drivers
L_0x555557988780 .part L_0x55555798ca20, 0, 1;
L_0x555557988820 .part L_0x55555798d0a0, 0, 1;
L_0x555557988e50 .part L_0x55555798ca20, 1, 1;
L_0x555557988ef0 .part L_0x55555798d0a0, 1, 1;
L_0x555557989020 .part L_0x55555798c690, 0, 1;
L_0x555557989690 .part L_0x55555798ca20, 2, 1;
L_0x5555579897c0 .part L_0x55555798d0a0, 2, 1;
L_0x5555579898f0 .part L_0x55555798c690, 1, 1;
L_0x555557989f60 .part L_0x55555798ca20, 3, 1;
L_0x55555798a120 .part L_0x55555798d0a0, 3, 1;
L_0x55555798a340 .part L_0x55555798c690, 2, 1;
L_0x55555798a860 .part L_0x55555798ca20, 4, 1;
L_0x55555798aa00 .part L_0x55555798d0a0, 4, 1;
L_0x55555798ab30 .part L_0x55555798c690, 3, 1;
L_0x55555798b110 .part L_0x55555798ca20, 5, 1;
L_0x55555798b240 .part L_0x55555798d0a0, 5, 1;
L_0x55555798b400 .part L_0x55555798c690, 4, 1;
L_0x55555798ba10 .part L_0x55555798ca20, 6, 1;
L_0x55555798bbe0 .part L_0x55555798d0a0, 6, 1;
L_0x55555798bc80 .part L_0x55555798c690, 5, 1;
L_0x55555798bb40 .part L_0x55555798ca20, 7, 1;
L_0x55555798c4e0 .part L_0x55555798d0a0, 7, 1;
L_0x55555798bdb0 .part L_0x55555798c690, 6, 1;
LS_0x55555798c750_0_0 .concat8 [ 1 1 1 1], L_0x555557988600, L_0x555557988930, L_0x5555579891c0, L_0x555557989ae0;
LS_0x55555798c750_0_4 .concat8 [ 1 1 1 1], L_0x55555798a4e0, L_0x55555798acf0, L_0x55555798b5a0, L_0x55555798bed0;
L_0x55555798c750 .concat8 [ 4 4 0 0], LS_0x55555798c750_0_0, LS_0x55555798c750_0_4;
LS_0x55555798c690_0_0 .concat8 [ 1 1 1 1], L_0x555557988670, L_0x555557988d40, L_0x555557989580, L_0x555557989e50;
LS_0x55555798c690_0_4 .concat8 [ 1 1 1 1], L_0x55555798a750, L_0x55555798b000, L_0x55555798b900, L_0x55555798c230;
L_0x55555798c690 .concat8 [ 4 4 0 0], LS_0x55555798c690_0_0, LS_0x55555798c690_0_4;
L_0x55555798ced0 .part L_0x55555798c690, 7, 1;
S_0x55555753f4f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x5555570a0eb0 .param/l "i" 0 18 14, +C4<00>;
S_0x55555753b2a0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x55555753f4f0;
 .timescale -12 -12;
S_0x55555753c6d0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555753b2a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557988600 .functor XOR 1, L_0x555557988780, L_0x555557988820, C4<0>, C4<0>;
L_0x555557988670 .functor AND 1, L_0x555557988780, L_0x555557988820, C4<1>, C4<1>;
v0x55555753e1c0_0 .net "c", 0 0, L_0x555557988670;  1 drivers
v0x555557538480_0 .net "s", 0 0, L_0x555557988600;  1 drivers
v0x555557538560_0 .net "x", 0 0, L_0x555557988780;  1 drivers
v0x5555575398b0_0 .net "y", 0 0, L_0x555557988820;  1 drivers
S_0x5555575356b0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x5555570a3890 .param/l "i" 0 18 14, +C4<01>;
S_0x555557536a90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575356b0;
 .timescale -12 -12;
S_0x5555578446f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557536a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579888c0 .functor XOR 1, L_0x555557988e50, L_0x555557988ef0, C4<0>, C4<0>;
L_0x555557988930 .functor XOR 1, L_0x5555579888c0, L_0x555557989020, C4<0>, C4<0>;
L_0x5555579889f0 .functor AND 1, L_0x555557988ef0, L_0x555557989020, C4<1>, C4<1>;
L_0x555557988b00 .functor AND 1, L_0x555557988e50, L_0x555557988ef0, C4<1>, C4<1>;
L_0x555557988bc0 .functor OR 1, L_0x5555579889f0, L_0x555557988b00, C4<0>, C4<0>;
L_0x555557988cd0 .functor AND 1, L_0x555557988e50, L_0x555557989020, C4<1>, C4<1>;
L_0x555557988d40 .functor OR 1, L_0x555557988bc0, L_0x555557988cd0, C4<0>, C4<0>;
v0x555557842690_0 .net *"_ivl_0", 0 0, L_0x5555579888c0;  1 drivers
v0x555557842790_0 .net *"_ivl_10", 0 0, L_0x555557988cd0;  1 drivers
v0x555557846a40_0 .net *"_ivl_4", 0 0, L_0x5555579889f0;  1 drivers
v0x555557846b20_0 .net *"_ivl_6", 0 0, L_0x555557988b00;  1 drivers
v0x555557846830_0 .net *"_ivl_8", 0 0, L_0x555557988bc0;  1 drivers
v0x5555574989d0_0 .net "c_in", 0 0, L_0x555557989020;  1 drivers
v0x555557498a90_0 .net "c_out", 0 0, L_0x555557988d40;  1 drivers
v0x555557480b00_0 .net "s", 0 0, L_0x555557988930;  1 drivers
v0x555557480ba0_0 .net "x", 0 0, L_0x555557988e50;  1 drivers
v0x55555746e840_0 .net "y", 0 0, L_0x555557988ef0;  1 drivers
S_0x55555745c830 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x5555570a24d0 .param/l "i" 0 18 14, +C4<010>;
S_0x555557442f60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555745c830;
 .timescale -12 -12;
S_0x555557442200 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557442f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557989150 .functor XOR 1, L_0x555557989690, L_0x5555579897c0, C4<0>, C4<0>;
L_0x5555579891c0 .functor XOR 1, L_0x555557989150, L_0x5555579898f0, C4<0>, C4<0>;
L_0x555557989230 .functor AND 1, L_0x5555579897c0, L_0x5555579898f0, C4<1>, C4<1>;
L_0x555557989340 .functor AND 1, L_0x555557989690, L_0x5555579897c0, C4<1>, C4<1>;
L_0x555557989400 .functor OR 1, L_0x555557989230, L_0x555557989340, C4<0>, C4<0>;
L_0x555557989510 .functor AND 1, L_0x555557989690, L_0x5555579898f0, C4<1>, C4<1>;
L_0x555557989580 .functor OR 1, L_0x555557989400, L_0x555557989510, C4<0>, C4<0>;
v0x5555574414a0_0 .net *"_ivl_0", 0 0, L_0x555557989150;  1 drivers
v0x5555574415a0_0 .net *"_ivl_10", 0 0, L_0x555557989510;  1 drivers
v0x55555743e910_0 .net *"_ivl_4", 0 0, L_0x555557989230;  1 drivers
v0x555557456c90_0 .net *"_ivl_6", 0 0, L_0x555557989340;  1 drivers
v0x555557456d70_0 .net *"_ivl_8", 0 0, L_0x555557989400;  1 drivers
v0x555557452630_0 .net "c_in", 0 0, L_0x5555579898f0;  1 drivers
v0x5555574526f0_0 .net "c_out", 0 0, L_0x555557989580;  1 drivers
v0x555557440740_0 .net "s", 0 0, L_0x5555579891c0;  1 drivers
v0x5555574407e0_0 .net "x", 0 0, L_0x555557989690;  1 drivers
v0x555557451340_0 .net "y", 0 0, L_0x5555579897c0;  1 drivers
S_0x55555744c190 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x555557078820 .param/l "i" 0 18 14, +C4<011>;
S_0x55555743bac0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555744c190;
 .timescale -12 -12;
S_0x55555743e1b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555743bac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557989a70 .functor XOR 1, L_0x555557989f60, L_0x55555798a120, C4<0>, C4<0>;
L_0x555557989ae0 .functor XOR 1, L_0x555557989a70, L_0x55555798a340, C4<0>, C4<0>;
L_0x555557989b50 .functor AND 1, L_0x55555798a120, L_0x55555798a340, C4<1>, C4<1>;
L_0x555557989c10 .functor AND 1, L_0x555557989f60, L_0x55555798a120, C4<1>, C4<1>;
L_0x555557989cd0 .functor OR 1, L_0x555557989b50, L_0x555557989c10, C4<0>, C4<0>;
L_0x555557989de0 .functor AND 1, L_0x555557989f60, L_0x55555798a340, C4<1>, C4<1>;
L_0x555557989e50 .functor OR 1, L_0x555557989cd0, L_0x555557989de0, C4<0>, C4<0>;
v0x55555743d460_0 .net *"_ivl_0", 0 0, L_0x555557989a70;  1 drivers
v0x55555743d560_0 .net *"_ivl_10", 0 0, L_0x555557989de0;  1 drivers
v0x55555743c790_0 .net *"_ivl_4", 0 0, L_0x555557989b50;  1 drivers
v0x55555743c870_0 .net *"_ivl_6", 0 0, L_0x555557989c10;  1 drivers
v0x555557417cb0_0 .net *"_ivl_8", 0 0, L_0x555557989cd0;  1 drivers
v0x555557410250_0 .net "c_in", 0 0, L_0x55555798a340;  1 drivers
v0x555557410310_0 .net "c_out", 0 0, L_0x555557989e50;  1 drivers
v0x5555574202c0_0 .net "s", 0 0, L_0x555557989ae0;  1 drivers
v0x555557420360_0 .net "x", 0 0, L_0x555557989f60;  1 drivers
v0x55555741c1e0_0 .net "y", 0 0, L_0x55555798a120;  1 drivers
S_0x5555573fcd90 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x555557075e20 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555573fad80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555573fcd90;
 .timescale -12 -12;
S_0x5555573fa2d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555573fad80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798a470 .functor XOR 1, L_0x55555798a860, L_0x55555798aa00, C4<0>, C4<0>;
L_0x55555798a4e0 .functor XOR 1, L_0x55555798a470, L_0x55555798ab30, C4<0>, C4<0>;
L_0x55555798a550 .functor AND 1, L_0x55555798aa00, L_0x55555798ab30, C4<1>, C4<1>;
L_0x55555798a5c0 .functor AND 1, L_0x55555798a860, L_0x55555798aa00, C4<1>, C4<1>;
L_0x55555798a630 .functor OR 1, L_0x55555798a550, L_0x55555798a5c0, C4<0>, C4<0>;
L_0x55555798a6a0 .functor AND 1, L_0x55555798a860, L_0x55555798ab30, C4<1>, C4<1>;
L_0x55555798a750 .functor OR 1, L_0x55555798a630, L_0x55555798a6a0, C4<0>, C4<0>;
v0x5555573f95b0_0 .net *"_ivl_0", 0 0, L_0x55555798a470;  1 drivers
v0x5555573f96b0_0 .net *"_ivl_10", 0 0, L_0x55555798a6a0;  1 drivers
v0x5555573f8910_0 .net *"_ivl_4", 0 0, L_0x55555798a550;  1 drivers
v0x5555573f89f0_0 .net *"_ivl_6", 0 0, L_0x55555798a5c0;  1 drivers
v0x5555573f1f40_0 .net *"_ivl_8", 0 0, L_0x55555798a630;  1 drivers
v0x5555573f7db0_0 .net "c_in", 0 0, L_0x55555798ab30;  1 drivers
v0x5555573f7e70_0 .net "c_out", 0 0, L_0x55555798a750;  1 drivers
v0x55555766c790_0 .net "s", 0 0, L_0x55555798a4e0;  1 drivers
v0x55555766c830_0 .net "x", 0 0, L_0x55555798a860;  1 drivers
v0x555557432250_0 .net "y", 0 0, L_0x55555798aa00;  1 drivers
S_0x55555785c8c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x5555573f2070 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557781e50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555785c8c0;
 .timescale -12 -12;
S_0x55555775dfc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557781e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798a990 .functor XOR 1, L_0x55555798b110, L_0x55555798b240, C4<0>, C4<0>;
L_0x55555798acf0 .functor XOR 1, L_0x55555798a990, L_0x55555798b400, C4<0>, C4<0>;
L_0x55555798ad60 .functor AND 1, L_0x55555798b240, L_0x55555798b400, C4<1>, C4<1>;
L_0x55555798add0 .functor AND 1, L_0x55555798b110, L_0x55555798b240, C4<1>, C4<1>;
L_0x55555798ae40 .functor OR 1, L_0x55555798ad60, L_0x55555798add0, C4<0>, C4<0>;
L_0x55555798af50 .functor AND 1, L_0x55555798b110, L_0x55555798b400, C4<1>, C4<1>;
L_0x55555798b000 .functor OR 1, L_0x55555798ae40, L_0x55555798af50, C4<0>, C4<0>;
v0x555557797a10_0 .net *"_ivl_0", 0 0, L_0x55555798a990;  1 drivers
v0x555557797b10_0 .net *"_ivl_10", 0 0, L_0x55555798af50;  1 drivers
v0x5555576c97d0_0 .net *"_ivl_4", 0 0, L_0x55555798ad60;  1 drivers
v0x5555576c9890_0 .net *"_ivl_6", 0 0, L_0x55555798add0;  1 drivers
v0x55555769bb80_0 .net *"_ivl_8", 0 0, L_0x55555798ae40;  1 drivers
v0x555557674ff0_0 .net "c_in", 0 0, L_0x55555798b400;  1 drivers
v0x5555576750b0_0 .net "c_out", 0 0, L_0x55555798b000;  1 drivers
v0x5555576b1740_0 .net "s", 0 0, L_0x55555798acf0;  1 drivers
v0x5555576b1800_0 .net "x", 0 0, L_0x55555798b110;  1 drivers
v0x5555575e3600_0 .net "y", 0 0, L_0x55555798b240;  1 drivers
S_0x5555575b59b0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x5555575e3760 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557591b20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575b59b0;
 .timescale -12 -12;
S_0x5555575cb570 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557591b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798b530 .functor XOR 1, L_0x55555798ba10, L_0x55555798bbe0, C4<0>, C4<0>;
L_0x55555798b5a0 .functor XOR 1, L_0x55555798b530, L_0x55555798bc80, C4<0>, C4<0>;
L_0x55555798b610 .functor AND 1, L_0x55555798bbe0, L_0x55555798bc80, C4<1>, C4<1>;
L_0x55555798b680 .functor AND 1, L_0x55555798ba10, L_0x55555798bbe0, C4<1>, C4<1>;
L_0x55555798b740 .functor OR 1, L_0x55555798b610, L_0x55555798b680, C4<0>, C4<0>;
L_0x55555798b850 .functor AND 1, L_0x55555798ba10, L_0x55555798bc80, C4<1>, C4<1>;
L_0x55555798b900 .functor OR 1, L_0x55555798b740, L_0x55555798b850, C4<0>, C4<0>;
v0x5555574f8c60_0 .net *"_ivl_0", 0 0, L_0x55555798b530;  1 drivers
v0x5555574f8d60_0 .net *"_ivl_10", 0 0, L_0x55555798b850;  1 drivers
v0x5555574cb010_0 .net *"_ivl_4", 0 0, L_0x55555798b610;  1 drivers
v0x5555574cb0d0_0 .net *"_ivl_6", 0 0, L_0x55555798b680;  1 drivers
v0x5555574aa150_0 .net *"_ivl_8", 0 0, L_0x55555798b740;  1 drivers
v0x5555574e0bd0_0 .net "c_in", 0 0, L_0x55555798bc80;  1 drivers
v0x5555574e0c90_0 .net "c_out", 0 0, L_0x55555798b900;  1 drivers
v0x5555573a6130_0 .net "s", 0 0, L_0x55555798b5a0;  1 drivers
v0x5555573a61f0_0 .net "x", 0 0, L_0x55555798ba10;  1 drivers
v0x5555577cdfc0_0 .net "y", 0 0, L_0x55555798bbe0;  1 drivers
S_0x5555577cce80 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557542310;
 .timescale -12 -12;
P_0x5555573a62b0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557836530 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555577cce80;
 .timescale -12 -12;
S_0x555557369ad0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557836530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555798be60 .functor XOR 1, L_0x55555798bb40, L_0x55555798c4e0, C4<0>, C4<0>;
L_0x55555798bed0 .functor XOR 1, L_0x55555798be60, L_0x55555798bdb0, C4<0>, C4<0>;
L_0x55555798bf40 .functor AND 1, L_0x55555798c4e0, L_0x55555798bdb0, C4<1>, C4<1>;
L_0x55555798bfb0 .functor AND 1, L_0x55555798bb40, L_0x55555798c4e0, C4<1>, C4<1>;
L_0x55555798c070 .functor OR 1, L_0x55555798bf40, L_0x55555798bfb0, C4<0>, C4<0>;
L_0x55555798c180 .functor AND 1, L_0x55555798bb40, L_0x55555798bdb0, C4<1>, C4<1>;
L_0x55555798c230 .functor OR 1, L_0x55555798c070, L_0x55555798c180, C4<0>, C4<0>;
v0x5555576e7cb0_0 .net *"_ivl_0", 0 0, L_0x55555798be60;  1 drivers
v0x5555576e7db0_0 .net *"_ivl_10", 0 0, L_0x55555798c180;  1 drivers
v0x5555576e6b70_0 .net *"_ivl_4", 0 0, L_0x55555798bf40;  1 drivers
v0x5555576e6c50_0 .net *"_ivl_6", 0 0, L_0x55555798bfb0;  1 drivers
v0x555557750250_0 .net *"_ivl_8", 0 0, L_0x55555798c070;  1 drivers
v0x555557750380_0 .net "c_in", 0 0, L_0x55555798bdb0;  1 drivers
v0x55555732d470_0 .net "c_out", 0 0, L_0x55555798c230;  1 drivers
v0x55555732d530_0 .net "s", 0 0, L_0x55555798bed0;  1 drivers
v0x555557601ae0_0 .net "x", 0 0, L_0x55555798bb40;  1 drivers
v0x5555576009a0_0 .net "y", 0 0, L_0x55555798c4e0;  1 drivers
S_0x555557517140 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 1 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555557797da0 .param/l "END" 1 20 33, C4<10>;
P_0x555557797de0 .param/l "INIT" 1 20 31, C4<00>;
P_0x555557797e20 .param/l "M" 0 20 3, +C4<00000000000000000000000000001001>;
P_0x555557797e60 .param/l "MULT" 1 20 32, C4<01>;
P_0x555557797ea0 .param/l "N" 0 20 2, +C4<00000000000000000000000000001000>;
v0x555556ff66b0_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x555556ff6770_0 .var "count", 4 0;
v0x555556ff6830_0 .var "data_valid", 0 0;
v0x555556ffe150_0 .net "input_0", 7 0, v0x555557062fa0_0;  alias, 1 drivers
v0x555556ffe210_0 .var "input_0_exp", 16 0;
v0x555556ffe340_0 .net "input_1", 8 0, v0x5555570632c0_0;  alias, 1 drivers
v0x555556ffe420_0 .var "out", 16 0;
v0x555556ffe500_0 .var "p", 16 0;
v0x555556fe8ad0_0 .net "start", 0 0, v0x5555570ce460_0;  1 drivers
v0x555556fe8b90_0 .var "state", 1 0;
v0x555556fe8c70_0 .var "t", 16 0;
v0x555556fe8d50_0 .net "w_o", 16 0, L_0x55555799c120;  1 drivers
v0x555556fe8e10_0 .net "w_p", 16 0, v0x555556ffe500_0;  1 drivers
v0x555556fe8ee0_0 .net "w_t", 16 0, v0x555556fe8c70_0;  1 drivers
S_0x55555757f6b0 .scope module, "Bit_adder" "N_bit_adder" 20 25, 18 1 0, S_0x555557517140;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557079e40 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x555556ff3ee0_0 .net "answer", 16 0, L_0x55555799c120;  alias, 1 drivers
v0x555556ff3fe0_0 .net "carry", 16 0, L_0x55555799c710;  1 drivers
v0x555556ff40c0_0 .net "carry_out", 0 0, L_0x55555799cf50;  1 drivers
v0x555556ff6470_0 .net "input1", 16 0, v0x555556ffe500_0;  alias, 1 drivers
v0x555556ff6550_0 .net "input2", 16 0, v0x555556fe8c70_0;  alias, 1 drivers
L_0x555557992190 .part v0x555556ffe500_0, 0, 1;
L_0x555557992280 .part v0x555556fe8c70_0, 0, 1;
L_0x555557992900 .part v0x555556ffe500_0, 1, 1;
L_0x5555579929a0 .part v0x555556fe8c70_0, 1, 1;
L_0x555557992ad0 .part L_0x55555799c710, 0, 1;
L_0x5555579930a0 .part v0x555556ffe500_0, 2, 1;
L_0x5555579932a0 .part v0x555556fe8c70_0, 2, 1;
L_0x555557993460 .part L_0x55555799c710, 1, 1;
L_0x555557993a30 .part v0x555556ffe500_0, 3, 1;
L_0x555557993b60 .part v0x555556fe8c70_0, 3, 1;
L_0x555557993cf0 .part L_0x55555799c710, 2, 1;
L_0x5555579942b0 .part v0x555556ffe500_0, 4, 1;
L_0x555557994450 .part v0x555556fe8c70_0, 4, 1;
L_0x555557994580 .part L_0x55555799c710, 3, 1;
L_0x555557994b60 .part v0x555556ffe500_0, 5, 1;
L_0x555557994c90 .part v0x555556fe8c70_0, 5, 1;
L_0x555557994e50 .part L_0x55555799c710, 4, 1;
L_0x555557995460 .part v0x555556ffe500_0, 6, 1;
L_0x555557995740 .part v0x555556fe8c70_0, 6, 1;
L_0x5555579958f0 .part L_0x55555799c710, 5, 1;
L_0x5555579956a0 .part v0x555556ffe500_0, 7, 1;
L_0x555557995f20 .part v0x555556fe8c70_0, 7, 1;
L_0x555557995990 .part L_0x55555799c710, 6, 1;
L_0x555557996680 .part v0x555556ffe500_0, 8, 1;
L_0x555557996050 .part v0x555556fe8c70_0, 8, 1;
L_0x555557996910 .part L_0x55555799c710, 7, 1;
L_0x555557997050 .part v0x555556ffe500_0, 9, 1;
L_0x5555579970f0 .part v0x555556fe8c70_0, 9, 1;
L_0x555557996b50 .part L_0x55555799c710, 8, 1;
L_0x555557997890 .part v0x555556ffe500_0, 10, 1;
L_0x555557997ac0 .part v0x555556fe8c70_0, 10, 1;
L_0x555557997bf0 .part L_0x55555799c710, 9, 1;
L_0x555557998310 .part v0x555556ffe500_0, 11, 1;
L_0x555557998440 .part v0x555556fe8c70_0, 11, 1;
L_0x555557998690 .part L_0x55555799c710, 10, 1;
L_0x555557998ca0 .part v0x555556ffe500_0, 12, 1;
L_0x555557998570 .part v0x555556fe8c70_0, 12, 1;
L_0x555557998f90 .part L_0x55555799c710, 11, 1;
L_0x555557999670 .part v0x555556ffe500_0, 13, 1;
L_0x5555579997a0 .part v0x555556fe8c70_0, 13, 1;
L_0x5555579990c0 .part L_0x55555799c710, 12, 1;
L_0x555557999f00 .part v0x555556ffe500_0, 14, 1;
L_0x55555799a3a0 .part v0x555556fe8c70_0, 14, 1;
L_0x55555799a6e0 .part L_0x55555799c710, 13, 1;
L_0x55555799ae60 .part v0x555556ffe500_0, 15, 1;
L_0x55555799af90 .part v0x555556fe8c70_0, 15, 1;
L_0x55555799b240 .part L_0x55555799c710, 14, 1;
L_0x55555799b850 .part v0x555556ffe500_0, 16, 1;
L_0x55555799bb10 .part v0x555556fe8c70_0, 16, 1;
L_0x55555799bc40 .part L_0x55555799c710, 15, 1;
LS_0x55555799c120_0_0 .concat8 [ 1 1 1 1], L_0x555557992010, L_0x5555579923e0, L_0x555557992c70, L_0x555557993650;
LS_0x55555799c120_0_4 .concat8 [ 1 1 1 1], L_0x555557993e90, L_0x555557994740, L_0x555557994ff0, L_0x555557995ab0;
LS_0x55555799c120_0_8 .concat8 [ 1 1 1 1], L_0x555557996210, L_0x555557996c30, L_0x555557997410, L_0x555557997ea0;
LS_0x55555799c120_0_12 .concat8 [ 1 1 1 1], L_0x555557998830, L_0x555557999200, L_0x555557999a90, L_0x55555799a9f0;
LS_0x55555799c120_0_16 .concat8 [ 1 0 0 0], L_0x55555799b3e0;
LS_0x55555799c120_1_0 .concat8 [ 4 4 4 4], LS_0x55555799c120_0_0, LS_0x55555799c120_0_4, LS_0x55555799c120_0_8, LS_0x55555799c120_0_12;
LS_0x55555799c120_1_4 .concat8 [ 1 0 0 0], LS_0x55555799c120_0_16;
L_0x55555799c120 .concat8 [ 16 1 0 0], LS_0x55555799c120_1_0, LS_0x55555799c120_1_4;
LS_0x55555799c710_0_0 .concat8 [ 1 1 1 1], L_0x555557992080, L_0x5555579927f0, L_0x555557992f90, L_0x555557993920;
LS_0x55555799c710_0_4 .concat8 [ 1 1 1 1], L_0x5555579941a0, L_0x555557994a50, L_0x555557995350, L_0x555557995e10;
LS_0x55555799c710_0_8 .concat8 [ 1 1 1 1], L_0x555557996570, L_0x555557996f40, L_0x555557997780, L_0x555557998200;
LS_0x55555799c710_0_12 .concat8 [ 1 1 1 1], L_0x555557998b90, L_0x555557999560, L_0x555557999df0, L_0x55555799ad50;
LS_0x55555799c710_0_16 .concat8 [ 1 0 0 0], L_0x55555799b740;
LS_0x55555799c710_1_0 .concat8 [ 4 4 4 4], LS_0x55555799c710_0_0, LS_0x55555799c710_0_4, LS_0x55555799c710_0_8, LS_0x55555799c710_0_12;
LS_0x55555799c710_1_4 .concat8 [ 1 0 0 0], LS_0x55555799c710_0_16;
L_0x55555799c710 .concat8 [ 16 1 0 0], LS_0x55555799c710_1_0, LS_0x55555799c710_1_4;
L_0x55555799cf50 .part L_0x55555799c710, 16, 1;
S_0x555557445350 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555557079a40 .param/l "i" 0 18 14, +C4<00>;
S_0x5555574443a0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557445350;
 .timescale -12 -12;
S_0x555557413fc0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555574443a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557992010 .functor XOR 1, L_0x555557992190, L_0x555557992280, C4<0>, C4<0>;
L_0x555557992080 .functor AND 1, L_0x555557992190, L_0x555557992280, C4<1>, C4<1>;
v0x55555785cdd0_0 .net "c", 0 0, L_0x555557992080;  1 drivers
v0x55555785ceb0_0 .net "s", 0 0, L_0x555557992010;  1 drivers
v0x5555577aa190_0 .net "x", 0 0, L_0x555557992190;  1 drivers
v0x5555577aa230_0 .net "y", 0 0, L_0x555557992280;  1 drivers
S_0x5555576c9b00 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555557064d90 .param/l "i" 0 18 14, +C4<01>;
S_0x5555575e3930 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555576c9b00;
 .timescale -12 -12;
S_0x5555574f8f90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555575e3930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557992370 .functor XOR 1, L_0x555557992900, L_0x5555579929a0, C4<0>, C4<0>;
L_0x5555579923e0 .functor XOR 1, L_0x555557992370, L_0x555557992ad0, C4<0>, C4<0>;
L_0x5555579924a0 .functor AND 1, L_0x5555579929a0, L_0x555557992ad0, C4<1>, C4<1>;
L_0x5555579925b0 .functor AND 1, L_0x555557992900, L_0x5555579929a0, C4<1>, C4<1>;
L_0x555557992670 .functor OR 1, L_0x5555579924a0, L_0x5555579925b0, C4<0>, C4<0>;
L_0x555557992780 .functor AND 1, L_0x555557992900, L_0x555557992ad0, C4<1>, C4<1>;
L_0x5555579927f0 .functor OR 1, L_0x555557992670, L_0x555557992780, C4<0>, C4<0>;
v0x555557776900_0 .net *"_ivl_0", 0 0, L_0x555557992370;  1 drivers
v0x555557776a00_0 .net *"_ivl_10", 0 0, L_0x555557992780;  1 drivers
v0x555557690630_0 .net *"_ivl_4", 0 0, L_0x5555579924a0;  1 drivers
v0x5555576906f0_0 .net *"_ivl_6", 0 0, L_0x5555579925b0;  1 drivers
v0x5555575aa460_0 .net *"_ivl_8", 0 0, L_0x555557992670;  1 drivers
v0x5555575aa590_0 .net "c_in", 0 0, L_0x555557992ad0;  1 drivers
v0x5555574bfac0_0 .net "c_out", 0 0, L_0x5555579927f0;  1 drivers
v0x5555574bfb60_0 .net "s", 0 0, L_0x5555579923e0;  1 drivers
v0x55555744fee0_0 .net "x", 0 0, L_0x555557992900;  1 drivers
v0x55555744ffa0_0 .net "y", 0 0, L_0x5555579929a0;  1 drivers
S_0x555557838ff0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555557839180 .param/l "i" 0 18 14, +C4<010>;
S_0x5555576e3630 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557838ff0;
 .timescale -12 -12;
S_0x5555575fd460 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576e3630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557992c00 .functor XOR 1, L_0x5555579930a0, L_0x5555579932a0, C4<0>, C4<0>;
L_0x555557992c70 .functor XOR 1, L_0x555557992c00, L_0x555557993460, C4<0>, C4<0>;
L_0x555557992ce0 .functor AND 1, L_0x5555579932a0, L_0x555557993460, C4<1>, C4<1>;
L_0x555557992d50 .functor AND 1, L_0x5555579930a0, L_0x5555579932a0, C4<1>, C4<1>;
L_0x555557992e10 .functor OR 1, L_0x555557992ce0, L_0x555557992d50, C4<0>, C4<0>;
L_0x555557992f20 .functor AND 1, L_0x5555579930a0, L_0x555557993460, C4<1>, C4<1>;
L_0x555557992f90 .functor OR 1, L_0x555557992e10, L_0x555557992f20, C4<0>, C4<0>;
v0x5555575fd660_0 .net *"_ivl_0", 0 0, L_0x555557992c00;  1 drivers
v0x5555576e3810_0 .net *"_ivl_10", 0 0, L_0x555557992f20;  1 drivers
v0x555557512ac0_0 .net *"_ivl_4", 0 0, L_0x555557992ce0;  1 drivers
v0x555557512bb0_0 .net *"_ivl_6", 0 0, L_0x555557992d50;  1 drivers
v0x555557512c90_0 .net *"_ivl_8", 0 0, L_0x555557992e10;  1 drivers
v0x555557513400_0 .net "c_in", 0 0, L_0x555557993460;  1 drivers
v0x5555575134a0_0 .net "c_out", 0 0, L_0x555557992f90;  1 drivers
v0x555557513560_0 .net "s", 0 0, L_0x555557992c70;  1 drivers
v0x555557513620_0 .net "x", 0 0, L_0x5555579930a0;  1 drivers
v0x5555575fdda0_0 .net "y", 0 0, L_0x5555579932a0;  1 drivers
S_0x5555575fdee0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x5555575fe090 .param/l "i" 0 18 14, +C4<011>;
S_0x5555576e3f70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555575fdee0;
 .timescale -12 -12;
S_0x5555577ca240 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555576e3f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579935e0 .functor XOR 1, L_0x555557993a30, L_0x555557993b60, C4<0>, C4<0>;
L_0x555557993650 .functor XOR 1, L_0x5555579935e0, L_0x555557993cf0, C4<0>, C4<0>;
L_0x5555579936c0 .functor AND 1, L_0x555557993b60, L_0x555557993cf0, C4<1>, C4<1>;
L_0x555557993730 .functor AND 1, L_0x555557993a30, L_0x555557993b60, C4<1>, C4<1>;
L_0x5555579937a0 .functor OR 1, L_0x5555579936c0, L_0x555557993730, C4<0>, C4<0>;
L_0x5555579938b0 .functor AND 1, L_0x555557993a30, L_0x555557993cf0, C4<1>, C4<1>;
L_0x555557993920 .functor OR 1, L_0x5555579937a0, L_0x5555579938b0, C4<0>, C4<0>;
v0x5555577ca440_0 .net *"_ivl_0", 0 0, L_0x5555579935e0;  1 drivers
v0x5555576e4150_0 .net *"_ivl_10", 0 0, L_0x5555579938b0;  1 drivers
v0x5555576e4230_0 .net *"_ivl_4", 0 0, L_0x5555579936c0;  1 drivers
v0x555557839700_0 .net *"_ivl_6", 0 0, L_0x555557993730;  1 drivers
v0x5555578397c0_0 .net *"_ivl_8", 0 0, L_0x5555579937a0;  1 drivers
v0x5555578398f0_0 .net "c_in", 0 0, L_0x555557993cf0;  1 drivers
v0x5555578399b0_0 .net "c_out", 0 0, L_0x555557993920;  1 drivers
v0x5555571185b0_0 .net "s", 0 0, L_0x555557993650;  1 drivers
v0x555557118670_0 .net "x", 0 0, L_0x555557993a30;  1 drivers
v0x5555571187c0_0 .net "y", 0 0, L_0x555557993b60;  1 drivers
S_0x555557114140 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555557114340 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557114420 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557114140;
 .timescale -12 -12;
S_0x555556f5ccf0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557114420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557993e20 .functor XOR 1, L_0x5555579942b0, L_0x555557994450, C4<0>, C4<0>;
L_0x555557993e90 .functor XOR 1, L_0x555557993e20, L_0x555557994580, C4<0>, C4<0>;
L_0x555557993f00 .functor AND 1, L_0x555557994450, L_0x555557994580, C4<1>, C4<1>;
L_0x555557993f70 .functor AND 1, L_0x5555579942b0, L_0x555557994450, C4<1>, C4<1>;
L_0x555557993fe0 .functor OR 1, L_0x555557993f00, L_0x555557993f70, C4<0>, C4<0>;
L_0x5555579940f0 .functor AND 1, L_0x5555579942b0, L_0x555557994580, C4<1>, C4<1>;
L_0x5555579941a0 .functor OR 1, L_0x555557993fe0, L_0x5555579940f0, C4<0>, C4<0>;
v0x555556f5cef0_0 .net *"_ivl_0", 0 0, L_0x555557993e20;  1 drivers
v0x555556f5cff0_0 .net *"_ivl_10", 0 0, L_0x5555579940f0;  1 drivers
v0x555556f5d0d0_0 .net *"_ivl_4", 0 0, L_0x555557993f00;  1 drivers
v0x555557118950_0 .net *"_ivl_6", 0 0, L_0x555557993f70;  1 drivers
v0x555556f5e1e0_0 .net *"_ivl_8", 0 0, L_0x555557993fe0;  1 drivers
v0x555556f5e2c0_0 .net "c_in", 0 0, L_0x555557994580;  1 drivers
v0x555556f5e380_0 .net "c_out", 0 0, L_0x5555579941a0;  1 drivers
v0x555556f5e440_0 .net "s", 0 0, L_0x555557993e90;  1 drivers
v0x555556f5e500_0 .net "x", 0 0, L_0x5555579942b0;  1 drivers
v0x555556f5f420_0 .net "y", 0 0, L_0x555557994450;  1 drivers
S_0x555556f5f580 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556f5f730 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556f68b80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f5f580;
 .timescale -12 -12;
S_0x555556f68d60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f68b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579943e0 .functor XOR 1, L_0x555557994b60, L_0x555557994c90, C4<0>, C4<0>;
L_0x555557994740 .functor XOR 1, L_0x5555579943e0, L_0x555557994e50, C4<0>, C4<0>;
L_0x5555579947b0 .functor AND 1, L_0x555557994c90, L_0x555557994e50, C4<1>, C4<1>;
L_0x555557994820 .functor AND 1, L_0x555557994b60, L_0x555557994c90, C4<1>, C4<1>;
L_0x555557994890 .functor OR 1, L_0x5555579947b0, L_0x555557994820, C4<0>, C4<0>;
L_0x5555579949a0 .functor AND 1, L_0x555557994b60, L_0x555557994e50, C4<1>, C4<1>;
L_0x555557994a50 .functor OR 1, L_0x555557994890, L_0x5555579949a0, C4<0>, C4<0>;
v0x555556f68f60_0 .net *"_ivl_0", 0 0, L_0x5555579943e0;  1 drivers
v0x555556f5f810_0 .net *"_ivl_10", 0 0, L_0x5555579949a0;  1 drivers
v0x555556f6c680_0 .net *"_ivl_4", 0 0, L_0x5555579947b0;  1 drivers
v0x555556f6c770_0 .net *"_ivl_6", 0 0, L_0x555557994820;  1 drivers
v0x555556f6c850_0 .net *"_ivl_8", 0 0, L_0x555557994890;  1 drivers
v0x555556f6c980_0 .net "c_in", 0 0, L_0x555557994e50;  1 drivers
v0x555556f6ca40_0 .net "c_out", 0 0, L_0x555557994a50;  1 drivers
v0x555556f66ca0_0 .net "s", 0 0, L_0x555557994740;  1 drivers
v0x555556f66d60_0 .net "x", 0 0, L_0x555557994b60;  1 drivers
v0x555556f66eb0_0 .net "y", 0 0, L_0x555557994c90;  1 drivers
S_0x555556f6a7f0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556f6cb00 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556f6aa30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f6a7f0;
 .timescale -12 -12;
S_0x555556f6e2f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f6aa30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557994f80 .functor XOR 1, L_0x555557995460, L_0x555557995740, C4<0>, C4<0>;
L_0x555557994ff0 .functor XOR 1, L_0x555557994f80, L_0x5555579958f0, C4<0>, C4<0>;
L_0x555557995060 .functor AND 1, L_0x555557995740, L_0x5555579958f0, C4<1>, C4<1>;
L_0x5555579950d0 .functor AND 1, L_0x555557995460, L_0x555557995740, C4<1>, C4<1>;
L_0x555557995190 .functor OR 1, L_0x555557995060, L_0x5555579950d0, C4<0>, C4<0>;
L_0x5555579952a0 .functor AND 1, L_0x555557995460, L_0x5555579958f0, C4<1>, C4<1>;
L_0x555557995350 .functor OR 1, L_0x555557995190, L_0x5555579952a0, C4<0>, C4<0>;
v0x555556f6e4f0_0 .net *"_ivl_0", 0 0, L_0x555557994f80;  1 drivers
v0x555556f6e5f0_0 .net *"_ivl_10", 0 0, L_0x5555579952a0;  1 drivers
v0x555556f6e6d0_0 .net *"_ivl_4", 0 0, L_0x555557995060;  1 drivers
v0x555556f6ac10_0 .net *"_ivl_6", 0 0, L_0x5555579950d0;  1 drivers
v0x555556f67010_0 .net *"_ivl_8", 0 0, L_0x555557995190;  1 drivers
v0x555556f670d0_0 .net "c_in", 0 0, L_0x5555579958f0;  1 drivers
v0x555556f6f5c0_0 .net "c_out", 0 0, L_0x555557995350;  1 drivers
v0x555556f6f680_0 .net "s", 0 0, L_0x555557994ff0;  1 drivers
v0x555556f6f740_0 .net "x", 0 0, L_0x555557995460;  1 drivers
v0x555556f6f890_0 .net "y", 0 0, L_0x555557995740;  1 drivers
S_0x555556f78cd0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556f78e80 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556f78f60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f78cd0;
 .timescale -12 -12;
S_0x555556f7c7d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f78f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557995a40 .functor XOR 1, L_0x5555579956a0, L_0x555557995f20, C4<0>, C4<0>;
L_0x555557995ab0 .functor XOR 1, L_0x555557995a40, L_0x555557995990, C4<0>, C4<0>;
L_0x555557995b20 .functor AND 1, L_0x555557995f20, L_0x555557995990, C4<1>, C4<1>;
L_0x555557995b90 .functor AND 1, L_0x5555579956a0, L_0x555557995f20, C4<1>, C4<1>;
L_0x555557995c50 .functor OR 1, L_0x555557995b20, L_0x555557995b90, C4<0>, C4<0>;
L_0x555557995d60 .functor AND 1, L_0x5555579956a0, L_0x555557995990, C4<1>, C4<1>;
L_0x555557995e10 .functor OR 1, L_0x555557995c50, L_0x555557995d60, C4<0>, C4<0>;
v0x555556f7c9d0_0 .net *"_ivl_0", 0 0, L_0x555557995a40;  1 drivers
v0x555556f7cad0_0 .net *"_ivl_10", 0 0, L_0x555557995d60;  1 drivers
v0x555556f7cbb0_0 .net *"_ivl_4", 0 0, L_0x555557995b20;  1 drivers
v0x555556f76e40_0 .net *"_ivl_6", 0 0, L_0x555557995b90;  1 drivers
v0x555556f76f20_0 .net *"_ivl_8", 0 0, L_0x555557995c50;  1 drivers
v0x555556f77050_0 .net "c_in", 0 0, L_0x555557995990;  1 drivers
v0x555556f77110_0 .net "c_out", 0 0, L_0x555557995e10;  1 drivers
v0x555556f771d0_0 .net "s", 0 0, L_0x555557995ab0;  1 drivers
v0x555556f7a940_0 .net "x", 0 0, L_0x5555579956a0;  1 drivers
v0x555556f7aa90_0 .net "y", 0 0, L_0x555557995f20;  1 drivers
S_0x555556f7abf0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x5555571142f0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556f72550 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f7abf0;
 .timescale -12 -12;
S_0x555556f72730 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f72550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579961a0 .functor XOR 1, L_0x555557996680, L_0x555557996050, C4<0>, C4<0>;
L_0x555557996210 .functor XOR 1, L_0x5555579961a0, L_0x555557996910, C4<0>, C4<0>;
L_0x555557996280 .functor AND 1, L_0x555557996050, L_0x555557996910, C4<1>, C4<1>;
L_0x5555579962f0 .functor AND 1, L_0x555557996680, L_0x555557996050, C4<1>, C4<1>;
L_0x5555579963b0 .functor OR 1, L_0x555557996280, L_0x5555579962f0, C4<0>, C4<0>;
L_0x5555579964c0 .functor AND 1, L_0x555557996680, L_0x555557996910, C4<1>, C4<1>;
L_0x555557996570 .functor OR 1, L_0x5555579963b0, L_0x5555579964c0, C4<0>, C4<0>;
v0x555556f75530_0 .net *"_ivl_0", 0 0, L_0x5555579961a0;  1 drivers
v0x555556f75610_0 .net *"_ivl_10", 0 0, L_0x5555579964c0;  1 drivers
v0x555556f756f0_0 .net *"_ivl_4", 0 0, L_0x555557996280;  1 drivers
v0x555556f757e0_0 .net *"_ivl_6", 0 0, L_0x5555579962f0;  1 drivers
v0x555556f758c0_0 .net *"_ivl_8", 0 0, L_0x5555579963b0;  1 drivers
v0x555556f70c20_0 .net "c_in", 0 0, L_0x555557996910;  1 drivers
v0x555556f70ce0_0 .net "c_out", 0 0, L_0x555557996570;  1 drivers
v0x555556f70da0_0 .net "s", 0 0, L_0x555557996210;  1 drivers
v0x555556f70e60_0 .net "x", 0 0, L_0x555557996680;  1 drivers
v0x555556f70fb0_0 .net "y", 0 0, L_0x555557996050;  1 drivers
S_0x555556f73d40 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556f73ef0 .param/l "i" 0 18 14, +C4<01001>;
S_0x555556f73fd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f73d40;
 .timescale -12 -12;
S_0x555556f62290 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f73fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579967b0 .functor XOR 1, L_0x555557997050, L_0x5555579970f0, C4<0>, C4<0>;
L_0x555557996c30 .functor XOR 1, L_0x5555579967b0, L_0x555557996b50, C4<0>, C4<0>;
L_0x555557996ca0 .functor AND 1, L_0x5555579970f0, L_0x555557996b50, C4<1>, C4<1>;
L_0x555557996d10 .functor AND 1, L_0x555557997050, L_0x5555579970f0, C4<1>, C4<1>;
L_0x555557996d80 .functor OR 1, L_0x555557996ca0, L_0x555557996d10, C4<0>, C4<0>;
L_0x555557996e90 .functor AND 1, L_0x555557997050, L_0x555557996b50, C4<1>, C4<1>;
L_0x555557996f40 .functor OR 1, L_0x555557996d80, L_0x555557996e90, C4<0>, C4<0>;
v0x555556f62490_0 .net *"_ivl_0", 0 0, L_0x5555579967b0;  1 drivers
v0x555556f62590_0 .net *"_ivl_10", 0 0, L_0x555557996e90;  1 drivers
v0x555556f62670_0 .net *"_ivl_4", 0 0, L_0x555557996ca0;  1 drivers
v0x555556f65390_0 .net *"_ivl_6", 0 0, L_0x555557996d10;  1 drivers
v0x555556f65470_0 .net *"_ivl_8", 0 0, L_0x555557996d80;  1 drivers
v0x555556f655a0_0 .net "c_in", 0 0, L_0x555557996b50;  1 drivers
v0x555556f65660_0 .net "c_out", 0 0, L_0x555557996f40;  1 drivers
v0x555556f65720_0 .net "s", 0 0, L_0x555557996c30;  1 drivers
v0x555556f60a80_0 .net "x", 0 0, L_0x555557997050;  1 drivers
v0x555556f60bd0_0 .net "y", 0 0, L_0x5555579970f0;  1 drivers
S_0x555556f60d30 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556f741b0 .param/l "i" 0 18 14, +C4<01010>;
S_0x555556f63ba0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f60d30;
 .timescale -12 -12;
S_0x555556f63d30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f63ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579973a0 .functor XOR 1, L_0x555557997890, L_0x555557997ac0, C4<0>, C4<0>;
L_0x555557997410 .functor XOR 1, L_0x5555579973a0, L_0x555557997bf0, C4<0>, C4<0>;
L_0x555557997480 .functor AND 1, L_0x555557997ac0, L_0x555557997bf0, C4<1>, C4<1>;
L_0x555557997540 .functor AND 1, L_0x555557997890, L_0x555557997ac0, C4<1>, C4<1>;
L_0x555557997600 .functor OR 1, L_0x555557997480, L_0x555557997540, C4<0>, C4<0>;
L_0x555557997710 .functor AND 1, L_0x555557997890, L_0x555557997bf0, C4<1>, C4<1>;
L_0x555557997780 .functor OR 1, L_0x555557997600, L_0x555557997710, C4<0>, C4<0>;
v0x555556f63f30_0 .net *"_ivl_0", 0 0, L_0x5555579973a0;  1 drivers
v0x555557008fa0_0 .net *"_ivl_10", 0 0, L_0x555557997710;  1 drivers
v0x555557009080_0 .net *"_ivl_4", 0 0, L_0x555557997480;  1 drivers
v0x555557009170_0 .net *"_ivl_6", 0 0, L_0x555557997540;  1 drivers
v0x555557009250_0 .net *"_ivl_8", 0 0, L_0x555557997600;  1 drivers
v0x555557009380_0 .net "c_in", 0 0, L_0x555557997bf0;  1 drivers
v0x555556f58af0_0 .net "c_out", 0 0, L_0x555557997780;  1 drivers
v0x555556f58bb0_0 .net "s", 0 0, L_0x555557997410;  1 drivers
v0x555556f58c70_0 .net "x", 0 0, L_0x555557997890;  1 drivers
v0x555556f58dc0_0 .net "y", 0 0, L_0x555557997ac0;  1 drivers
S_0x555556f55030 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556f551e0 .param/l "i" 0 18 14, +C4<01011>;
S_0x555556f552c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f55030;
 .timescale -12 -12;
S_0x555556ff0900 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f552c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557997e30 .functor XOR 1, L_0x555557998310, L_0x555557998440, C4<0>, C4<0>;
L_0x555557997ea0 .functor XOR 1, L_0x555557997e30, L_0x555557998690, C4<0>, C4<0>;
L_0x555557997f10 .functor AND 1, L_0x555557998440, L_0x555557998690, C4<1>, C4<1>;
L_0x555557997f80 .functor AND 1, L_0x555557998310, L_0x555557998440, C4<1>, C4<1>;
L_0x555557998040 .functor OR 1, L_0x555557997f10, L_0x555557997f80, C4<0>, C4<0>;
L_0x555557998150 .functor AND 1, L_0x555557998310, L_0x555557998690, C4<1>, C4<1>;
L_0x555557998200 .functor OR 1, L_0x555557998040, L_0x555557998150, C4<0>, C4<0>;
v0x555556f58f20_0 .net *"_ivl_0", 0 0, L_0x555557997e30;  1 drivers
v0x555556ff0b60_0 .net *"_ivl_10", 0 0, L_0x555557998150;  1 drivers
v0x555556ff0c40_0 .net *"_ivl_4", 0 0, L_0x555557997f10;  1 drivers
v0x555556ff0d00_0 .net *"_ivl_6", 0 0, L_0x555557997f80;  1 drivers
v0x555556ff81b0_0 .net *"_ivl_8", 0 0, L_0x555557998040;  1 drivers
v0x555556ff82c0_0 .net "c_in", 0 0, L_0x555557998690;  1 drivers
v0x555556ff8380_0 .net "c_out", 0 0, L_0x555557998200;  1 drivers
v0x555556ff8440_0 .net "s", 0 0, L_0x555557997ea0;  1 drivers
v0x555556ff8500_0 .net "x", 0 0, L_0x555557998310;  1 drivers
v0x555556f10d40_0 .net "y", 0 0, L_0x555557998440;  1 drivers
S_0x555556f10ea0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556f11050 .param/l "i" 0 18 14, +C4<01100>;
S_0x5555570099c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f10ea0;
 .timescale -12 -12;
S_0x555557009ba0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555570099c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579987c0 .functor XOR 1, L_0x555557998ca0, L_0x555557998570, C4<0>, C4<0>;
L_0x555557998830 .functor XOR 1, L_0x5555579987c0, L_0x555557998f90, C4<0>, C4<0>;
L_0x5555579988a0 .functor AND 1, L_0x555557998570, L_0x555557998f90, C4<1>, C4<1>;
L_0x555557998910 .functor AND 1, L_0x555557998ca0, L_0x555557998570, C4<1>, C4<1>;
L_0x5555579989d0 .functor OR 1, L_0x5555579988a0, L_0x555557998910, C4<0>, C4<0>;
L_0x555557998ae0 .functor AND 1, L_0x555557998ca0, L_0x555557998f90, C4<1>, C4<1>;
L_0x555557998b90 .functor OR 1, L_0x5555579989d0, L_0x555557998ae0, C4<0>, C4<0>;
v0x555557009da0_0 .net *"_ivl_0", 0 0, L_0x5555579987c0;  1 drivers
v0x555556f11130_0 .net *"_ivl_10", 0 0, L_0x555557998ae0;  1 drivers
v0x5555570156c0_0 .net *"_ivl_4", 0 0, L_0x5555579988a0;  1 drivers
v0x5555570157b0_0 .net *"_ivl_6", 0 0, L_0x555557998910;  1 drivers
v0x555557015890_0 .net *"_ivl_8", 0 0, L_0x5555579989d0;  1 drivers
v0x5555570159c0_0 .net "c_in", 0 0, L_0x555557998f90;  1 drivers
v0x555557015a80_0 .net "c_out", 0 0, L_0x555557998b90;  1 drivers
v0x5555570058b0_0 .net "s", 0 0, L_0x555557998830;  1 drivers
v0x555557005970_0 .net "x", 0 0, L_0x555557998ca0;  1 drivers
v0x555557005ac0_0 .net "y", 0 0, L_0x555557998570;  1 drivers
S_0x555556ff5a00 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555557015b40 .param/l "i" 0 18 14, +C4<01101>;
S_0x555556ff5c40 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff5a00;
 .timescale -12 -12;
S_0x555556ff3000 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff5c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557998610 .functor XOR 1, L_0x555557999670, L_0x5555579997a0, C4<0>, C4<0>;
L_0x555557999200 .functor XOR 1, L_0x555557998610, L_0x5555579990c0, C4<0>, C4<0>;
L_0x555557999270 .functor AND 1, L_0x5555579997a0, L_0x5555579990c0, C4<1>, C4<1>;
L_0x5555579992e0 .functor AND 1, L_0x555557999670, L_0x5555579997a0, C4<1>, C4<1>;
L_0x5555579993a0 .functor OR 1, L_0x555557999270, L_0x5555579992e0, C4<0>, C4<0>;
L_0x5555579994b0 .functor AND 1, L_0x555557999670, L_0x5555579990c0, C4<1>, C4<1>;
L_0x555557999560 .functor OR 1, L_0x5555579993a0, L_0x5555579994b0, C4<0>, C4<0>;
v0x555556ff3200_0 .net *"_ivl_0", 0 0, L_0x555557998610;  1 drivers
v0x555556ff3300_0 .net *"_ivl_10", 0 0, L_0x5555579994b0;  1 drivers
v0x555556ff33e0_0 .net *"_ivl_4", 0 0, L_0x555557999270;  1 drivers
v0x555556ff5e20_0 .net *"_ivl_6", 0 0, L_0x5555579992e0;  1 drivers
v0x555557005c20_0 .net *"_ivl_8", 0 0, L_0x5555579993a0;  1 drivers
v0x555556f59700_0 .net "c_in", 0 0, L_0x5555579990c0;  1 drivers
v0x555556f597c0_0 .net "c_out", 0 0, L_0x555557999560;  1 drivers
v0x555556f59880_0 .net "s", 0 0, L_0x555557999200;  1 drivers
v0x555556f59940_0 .net "x", 0 0, L_0x555557999670;  1 drivers
v0x555556f59a90_0 .net "y", 0 0, L_0x5555579997a0;  1 drivers
S_0x555557020c00 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555557020db0 .param/l "i" 0 18 14, +C4<01110>;
S_0x555557020e90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557020c00;
 .timescale -12 -12;
S_0x555556fe0230 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557020e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557999a20 .functor XOR 1, L_0x555557999f00, L_0x55555799a3a0, C4<0>, C4<0>;
L_0x555557999a90 .functor XOR 1, L_0x555557999a20, L_0x55555799a6e0, C4<0>, C4<0>;
L_0x555557999b00 .functor AND 1, L_0x55555799a3a0, L_0x55555799a6e0, C4<1>, C4<1>;
L_0x555557999b70 .functor AND 1, L_0x555557999f00, L_0x55555799a3a0, C4<1>, C4<1>;
L_0x555557999c30 .functor OR 1, L_0x555557999b00, L_0x555557999b70, C4<0>, C4<0>;
L_0x555557999d40 .functor AND 1, L_0x555557999f00, L_0x55555799a6e0, C4<1>, C4<1>;
L_0x555557999df0 .functor OR 1, L_0x555557999c30, L_0x555557999d40, C4<0>, C4<0>;
v0x555556fe0430_0 .net *"_ivl_0", 0 0, L_0x555557999a20;  1 drivers
v0x555556fe0530_0 .net *"_ivl_10", 0 0, L_0x555557999d40;  1 drivers
v0x555556fe0610_0 .net *"_ivl_4", 0 0, L_0x555557999b00;  1 drivers
v0x555556fe4000_0 .net *"_ivl_6", 0 0, L_0x555557999b70;  1 drivers
v0x555556fe40e0_0 .net *"_ivl_8", 0 0, L_0x555557999c30;  1 drivers
v0x555556fe4210_0 .net "c_in", 0 0, L_0x55555799a6e0;  1 drivers
v0x555556fe42d0_0 .net "c_out", 0 0, L_0x555557999df0;  1 drivers
v0x555556fe4390_0 .net "s", 0 0, L_0x555557999a90;  1 drivers
v0x555556fdc5a0_0 .net "x", 0 0, L_0x555557999f00;  1 drivers
v0x555556fdc6f0_0 .net "y", 0 0, L_0x55555799a3a0;  1 drivers
S_0x555556fdc850 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555557021070 .param/l "i" 0 18 14, +C4<01111>;
S_0x555556fd57e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fdc850;
 .timescale -12 -12;
S_0x555556fd59c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd57e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555799a980 .functor XOR 1, L_0x55555799ae60, L_0x55555799af90, C4<0>, C4<0>;
L_0x55555799a9f0 .functor XOR 1, L_0x55555799a980, L_0x55555799b240, C4<0>, C4<0>;
L_0x55555799aa60 .functor AND 1, L_0x55555799af90, L_0x55555799b240, C4<1>, C4<1>;
L_0x55555799aad0 .functor AND 1, L_0x55555799ae60, L_0x55555799af90, C4<1>, C4<1>;
L_0x55555799ab90 .functor OR 1, L_0x55555799aa60, L_0x55555799aad0, C4<0>, C4<0>;
L_0x55555799aca0 .functor AND 1, L_0x55555799ae60, L_0x55555799b240, C4<1>, C4<1>;
L_0x55555799ad50 .functor OR 1, L_0x55555799ab90, L_0x55555799aca0, C4<0>, C4<0>;
v0x555556fd5bc0_0 .net *"_ivl_0", 0 0, L_0x55555799a980;  1 drivers
v0x555556fd8f20_0 .net *"_ivl_10", 0 0, L_0x55555799aca0;  1 drivers
v0x555556fd9000_0 .net *"_ivl_4", 0 0, L_0x55555799aa60;  1 drivers
v0x555556fd90f0_0 .net *"_ivl_6", 0 0, L_0x55555799aad0;  1 drivers
v0x555556fd91d0_0 .net *"_ivl_8", 0 0, L_0x55555799ab90;  1 drivers
v0x555556fd92b0_0 .net "c_in", 0 0, L_0x55555799b240;  1 drivers
v0x555556f7e3e0_0 .net "c_out", 0 0, L_0x55555799ad50;  1 drivers
v0x555556f7e4a0_0 .net "s", 0 0, L_0x55555799a9f0;  1 drivers
v0x555556f7e560_0 .net "x", 0 0, L_0x55555799ae60;  1 drivers
v0x555556f7e6b0_0 .net "y", 0 0, L_0x55555799af90;  1 drivers
S_0x555556face70 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x55555757f6b0;
 .timescale -12 -12;
P_0x555556fad130 .param/l "i" 0 18 14, +C4<010000>;
S_0x555556fc0b50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556face70;
 .timescale -12 -12;
S_0x555556fc0d30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc0b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555799b370 .functor XOR 1, L_0x55555799b850, L_0x55555799bb10, C4<0>, C4<0>;
L_0x55555799b3e0 .functor XOR 1, L_0x55555799b370, L_0x55555799bc40, C4<0>, C4<0>;
L_0x55555799b450 .functor AND 1, L_0x55555799bb10, L_0x55555799bc40, C4<1>, C4<1>;
L_0x55555799b4c0 .functor AND 1, L_0x55555799b850, L_0x55555799bb10, C4<1>, C4<1>;
L_0x55555799b580 .functor OR 1, L_0x55555799b450, L_0x55555799b4c0, C4<0>, C4<0>;
L_0x55555799b690 .functor AND 1, L_0x55555799b850, L_0x55555799bc40, C4<1>, C4<1>;
L_0x55555799b740 .functor OR 1, L_0x55555799b580, L_0x55555799b690, C4<0>, C4<0>;
v0x555556f7e810_0 .net *"_ivl_0", 0 0, L_0x55555799b370;  1 drivers
v0x555556fad210_0 .net *"_ivl_10", 0 0, L_0x55555799b690;  1 drivers
v0x555556fb6d00_0 .net *"_ivl_4", 0 0, L_0x55555799b450;  1 drivers
v0x555556fb6df0_0 .net *"_ivl_6", 0 0, L_0x55555799b4c0;  1 drivers
v0x555556fb6ed0_0 .net *"_ivl_8", 0 0, L_0x55555799b580;  1 drivers
v0x555556fb6fb0_0 .net "c_in", 0 0, L_0x55555799bc40;  1 drivers
v0x555556fb7070_0 .net "c_out", 0 0, L_0x55555799b740;  1 drivers
v0x555556fb7130_0 .net "s", 0 0, L_0x55555799b3e0;  1 drivers
v0x555556ff3cc0_0 .net "x", 0 0, L_0x55555799b850;  1 drivers
v0x555556ff3d80_0 .net "y", 0 0, L_0x55555799bb10;  1 drivers
S_0x555556fe7e00 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x555556fe7fe0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x555556fe8020 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x555557062ea0_0 .net "data_bus", 23 0, L_0x555557991d90;  1 drivers
v0x555557062fa0_0 .var "data_out", 7 0;
v0x555557063090_0 .var/i "i", 31 0;
v0x555557063160_0 .net "sel", 1 0, v0x5555570ce2b0_0;  1 drivers
E_0x5555575455c0 .event anyedge, v0x555557063160_0, v0x555557062ea0_0;
S_0x5555570751e0 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555556fe80c0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x555556fe8100 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x555557075590_0 .net "data_bus", 26 0, L_0x555557991e80;  1 drivers
v0x5555570632c0_0 .var "data_out", 8 0;
v0x55555709ea00_0 .var/i "i", 31 0;
v0x55555709eaa0_0 .net "sel", 1 0, v0x5555570ce2b0_0;  alias, 1 drivers
E_0x5555575fd700 .event anyedge, v0x555557063160_0, v0x555557075590_0;
S_0x55555709ebf0 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x55555709edd0 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x55555799d0d0 .functor NOT 9, L_0x55555799d3e0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x5555570a9400_0 .net *"_ivl_0", 8 0, L_0x55555799d0d0;  1 drivers
L_0x7f1d1dd8ede0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5555570a9500_0 .net/2u *"_ivl_2", 8 0, L_0x7f1d1dd8ede0;  1 drivers
v0x5555570a95e0_0 .net "neg", 8 0, L_0x55555799d140;  alias, 1 drivers
v0x5555570a96b0_0 .net "pos", 8 0, L_0x55555799d3e0;  1 drivers
L_0x55555799d140 .arith/sum 9, L_0x55555799d0d0, L_0x7f1d1dd8ede0;
S_0x5555570b2f40 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x555557608390;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x5555570b3120 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x55555799d1e0 .functor NOT 17, v0x5555570ce1d0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x5555570b31f0_0 .net *"_ivl_0", 16 0, L_0x55555799d1e0;  1 drivers
L_0x7f1d1dd8ee28 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555570b32f0_0 .net/2u *"_ivl_2", 16 0, L_0x7f1d1dd8ee28;  1 drivers
v0x5555570a97d0_0 .net "neg", 16 0, L_0x55555799d580;  alias, 1 drivers
v0x5555570b81f0_0 .net "pos", 16 0, v0x5555570ce1d0_0;  alias, 1 drivers
L_0x55555799d580 .arith/sum 17, L_0x55555799d1e0, L_0x7f1d1dd8ee28;
S_0x55555786f230 .scope generate, "bfs[2]" "bfs[2]" 16 20, 16 20 0, S_0x5555576a5610;
 .timescale -12 -12;
P_0x5555570ec630 .param/l "i" 0 16 20, +C4<010>;
S_0x55555786f3c0 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x55555786f230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x5555578c65f0_0 .net "A_im", 7 0, L_0x5555579e3d20;  1 drivers
v0x5555578c66f0_0 .net "A_re", 7 0, L_0x5555579e3c80;  1 drivers
v0x5555578c67d0_0 .net "B_im", 7 0, L_0x5555579e3ef0;  1 drivers
v0x5555578c68d0_0 .net "B_re", 7 0, L_0x5555579e3e50;  1 drivers
v0x5555578c69a0_0 .net "C_minus_S", 8 0, L_0x5555579e3f90;  1 drivers
v0x5555578c6a90_0 .net "C_plus_S", 8 0, L_0x5555579e40d0;  1 drivers
v0x5555578c6b60_0 .var "D_im", 7 0;
v0x5555578c6c20_0 .var "D_re", 7 0;
v0x5555578c6d00_0 .net "E_im", 7 0, v0x5555578c5600_0;  1 drivers
v0x5555578c6df0_0 .net "E_re", 7 0, v0x5555578c56e0_0;  1 drivers
v0x5555578c6ec0_0 .net *"_ivl_13", 0 0, L_0x5555579d86a0;  1 drivers
v0x5555578c6f80_0 .net *"_ivl_17", 0 0, L_0x5555579d88d0;  1 drivers
v0x5555578c7060_0 .net *"_ivl_21", 0 0, L_0x5555579ddd20;  1 drivers
v0x5555578c7140_0 .net *"_ivl_25", 0 0, L_0x5555579dded0;  1 drivers
v0x5555578c7220_0 .net *"_ivl_29", 0 0, L_0x5555579e33f0;  1 drivers
v0x5555578c7300_0 .net *"_ivl_33", 0 0, L_0x5555579e35c0;  1 drivers
v0x5555578c73e0_0 .net *"_ivl_5", 0 0, L_0x5555579d3120;  1 drivers
v0x5555578c75d0_0 .net *"_ivl_9", 0 0, L_0x5555579d3300;  1 drivers
v0x5555578c76b0_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x5555578c7750_0 .net "data_valid", 0 0, v0x5555578c50b0_0;  1 drivers
v0x5555578c7820_0 .net "i_C", 7 0, L_0x5555579e4030;  1 drivers
v0x5555578c78f0_0 .var "r_D_re", 7 0;
v0x5555578c79b0_0 .net "start_calc", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x5555578c7a50_0 .net "w_d_im", 8 0, L_0x5555579d7b90;  1 drivers
v0x5555578c7b40_0 .net "w_d_re", 8 0, L_0x5555579d2720;  1 drivers
v0x5555578c7c10_0 .net "w_e_im", 8 0, L_0x5555579dd260;  1 drivers
v0x5555578c7ce0_0 .net "w_e_re", 8 0, L_0x5555579e2930;  1 drivers
v0x5555578c7db0_0 .net "w_neg_b_im", 7 0, L_0x5555579e3ae0;  1 drivers
v0x5555578c7e80_0 .net "w_neg_b_re", 7 0, L_0x5555579e38b0;  1 drivers
L_0x5555579cde80 .part L_0x5555579e2930, 1, 8;
L_0x5555579cdfb0 .part L_0x5555579dd260, 1, 8;
L_0x5555579d3120 .part L_0x5555579e3c80, 7, 1;
L_0x5555579d31c0 .concat [ 8 1 0 0], L_0x5555579e3c80, L_0x5555579d3120;
L_0x5555579d3300 .part L_0x5555579e3e50, 7, 1;
L_0x5555579d33f0 .concat [ 8 1 0 0], L_0x5555579e3e50, L_0x5555579d3300;
L_0x5555579d86a0 .part L_0x5555579e3d20, 7, 1;
L_0x5555579d8740 .concat [ 8 1 0 0], L_0x5555579e3d20, L_0x5555579d86a0;
L_0x5555579d88d0 .part L_0x5555579e3ef0, 7, 1;
L_0x5555579d89c0 .concat [ 8 1 0 0], L_0x5555579e3ef0, L_0x5555579d88d0;
L_0x5555579ddd20 .part L_0x5555579e3d20, 7, 1;
L_0x5555579dddc0 .concat [ 8 1 0 0], L_0x5555579e3d20, L_0x5555579ddd20;
L_0x5555579dded0 .part L_0x5555579e3ae0, 7, 1;
L_0x5555579ddfc0 .concat [ 8 1 0 0], L_0x5555579e3ae0, L_0x5555579dded0;
L_0x5555579e33f0 .part L_0x5555579e3c80, 7, 1;
L_0x5555579e3490 .concat [ 8 1 0 0], L_0x5555579e3c80, L_0x5555579e33f0;
L_0x5555579e35c0 .part L_0x5555579e38b0, 7, 1;
L_0x5555579e36b0 .concat [ 8 1 0 0], L_0x5555579e38b0, L_0x5555579e35c0;
S_0x55555786f550 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x55555786f3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557671f80 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557876a50_0 .net "answer", 8 0, L_0x5555579d7b90;  alias, 1 drivers
v0x555557876b50_0 .net "carry", 8 0, L_0x5555579d8240;  1 drivers
v0x555557876c30_0 .net "carry_out", 0 0, L_0x5555579d7f30;  1 drivers
v0x555557876cd0_0 .net "input1", 8 0, L_0x5555579d8740;  1 drivers
v0x555557876db0_0 .net "input2", 8 0, L_0x5555579d89c0;  1 drivers
L_0x5555579d3660 .part L_0x5555579d8740, 0, 1;
L_0x5555579d3700 .part L_0x5555579d89c0, 0, 1;
L_0x5555579d3d70 .part L_0x5555579d8740, 1, 1;
L_0x5555579d3e10 .part L_0x5555579d89c0, 1, 1;
L_0x5555579d3f40 .part L_0x5555579d8240, 0, 1;
L_0x5555579d45f0 .part L_0x5555579d8740, 2, 1;
L_0x5555579d4760 .part L_0x5555579d89c0, 2, 1;
L_0x5555579d4890 .part L_0x5555579d8240, 1, 1;
L_0x5555579d4f00 .part L_0x5555579d8740, 3, 1;
L_0x5555579d50c0 .part L_0x5555579d89c0, 3, 1;
L_0x5555579d5280 .part L_0x5555579d8240, 2, 1;
L_0x5555579d57a0 .part L_0x5555579d8740, 4, 1;
L_0x5555579d5940 .part L_0x5555579d89c0, 4, 1;
L_0x5555579d5a70 .part L_0x5555579d8240, 3, 1;
L_0x5555579d6050 .part L_0x5555579d8740, 5, 1;
L_0x5555579d6180 .part L_0x5555579d89c0, 5, 1;
L_0x5555579d6340 .part L_0x5555579d8240, 4, 1;
L_0x5555579d6950 .part L_0x5555579d8740, 6, 1;
L_0x5555579d6b20 .part L_0x5555579d89c0, 6, 1;
L_0x5555579d6bc0 .part L_0x5555579d8240, 5, 1;
L_0x5555579d6a80 .part L_0x5555579d8740, 7, 1;
L_0x5555579d7310 .part L_0x5555579d89c0, 7, 1;
L_0x5555579d6cf0 .part L_0x5555579d8240, 6, 1;
L_0x5555579d7a60 .part L_0x5555579d8740, 8, 1;
L_0x5555579d74c0 .part L_0x5555579d89c0, 8, 1;
L_0x5555579d7cf0 .part L_0x5555579d8240, 7, 1;
LS_0x5555579d7b90_0_0 .concat8 [ 1 1 1 1], L_0x5555579d34e0, L_0x5555579d3810, L_0x5555579d40e0, L_0x5555579d4a80;
LS_0x5555579d7b90_0_4 .concat8 [ 1 1 1 1], L_0x5555579d5420, L_0x5555579d5c30, L_0x5555579d64e0, L_0x5555579d6e10;
LS_0x5555579d7b90_0_8 .concat8 [ 1 0 0 0], L_0x5555579d75f0;
L_0x5555579d7b90 .concat8 [ 4 4 1 0], LS_0x5555579d7b90_0_0, LS_0x5555579d7b90_0_4, LS_0x5555579d7b90_0_8;
LS_0x5555579d8240_0_0 .concat8 [ 1 1 1 1], L_0x5555579d3550, L_0x5555579d3c60, L_0x5555579d44e0, L_0x5555579d4df0;
LS_0x5555579d8240_0_4 .concat8 [ 1 1 1 1], L_0x5555579d5690, L_0x5555579d5f40, L_0x5555579d6840, L_0x5555579d7170;
LS_0x5555579d8240_0_8 .concat8 [ 1 0 0 0], L_0x5555579d7950;
L_0x5555579d8240 .concat8 [ 4 4 1 0], LS_0x5555579d8240_0_0, LS_0x5555579d8240_0_4, LS_0x5555579d8240_0_8;
L_0x5555579d7f30 .part L_0x5555579d8240, 8, 1;
S_0x55555786f6e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x555557727440 .param/l "i" 0 18 14, +C4<00>;
S_0x55555786f870 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x55555786f6e0;
 .timescale -12 -12;
S_0x55555786fa00 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555786f870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579d34e0 .functor XOR 1, L_0x5555579d3660, L_0x5555579d3700, C4<0>, C4<0>;
L_0x5555579d3550 .functor AND 1, L_0x5555579d3660, L_0x5555579d3700, C4<1>, C4<1>;
v0x55555786fb90_0 .net "c", 0 0, L_0x5555579d3550;  1 drivers
v0x55555786fc30_0 .net "s", 0 0, L_0x5555579d34e0;  1 drivers
v0x55555786fcd0_0 .net "x", 0 0, L_0x5555579d3660;  1 drivers
v0x55555786fd70_0 .net "y", 0 0, L_0x5555579d3700;  1 drivers
S_0x55555786fe10 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x5555575c8850 .param/l "i" 0 18 14, +C4<01>;
S_0x55555786ffa0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555786fe10;
 .timescale -12 -12;
S_0x555557870130 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555786ffa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d37a0 .functor XOR 1, L_0x5555579d3d70, L_0x5555579d3e10, C4<0>, C4<0>;
L_0x5555579d3810 .functor XOR 1, L_0x5555579d37a0, L_0x5555579d3f40, C4<0>, C4<0>;
L_0x5555579d38d0 .functor AND 1, L_0x5555579d3e10, L_0x5555579d3f40, C4<1>, C4<1>;
L_0x5555579d39e0 .functor AND 1, L_0x5555579d3d70, L_0x5555579d3e10, C4<1>, C4<1>;
L_0x5555579d3aa0 .functor OR 1, L_0x5555579d38d0, L_0x5555579d39e0, C4<0>, C4<0>;
L_0x5555579d3bb0 .functor AND 1, L_0x5555579d3d70, L_0x5555579d3f40, C4<1>, C4<1>;
L_0x5555579d3c60 .functor OR 1, L_0x5555579d3aa0, L_0x5555579d3bb0, C4<0>, C4<0>;
v0x5555578702c0_0 .net *"_ivl_0", 0 0, L_0x5555579d37a0;  1 drivers
v0x555557870360_0 .net *"_ivl_10", 0 0, L_0x5555579d3bb0;  1 drivers
v0x555557870400_0 .net *"_ivl_4", 0 0, L_0x5555579d38d0;  1 drivers
v0x5555578704a0_0 .net *"_ivl_6", 0 0, L_0x5555579d39e0;  1 drivers
v0x555557870540_0 .net *"_ivl_8", 0 0, L_0x5555579d3aa0;  1 drivers
v0x5555578705e0_0 .net "c_in", 0 0, L_0x5555579d3f40;  1 drivers
v0x555557870680_0 .net "c_out", 0 0, L_0x5555579d3c60;  1 drivers
v0x555557870720_0 .net "s", 0 0, L_0x5555579d3810;  1 drivers
v0x5555578707c0_0 .net "x", 0 0, L_0x5555579d3d70;  1 drivers
v0x555557870860_0 .net "y", 0 0, L_0x5555579d3e10;  1 drivers
S_0x555557870900 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x555557581bb0 .param/l "i" 0 18 14, +C4<010>;
S_0x555557870a90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557870900;
 .timescale -12 -12;
S_0x555557870c20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557870a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d4070 .functor XOR 1, L_0x5555579d45f0, L_0x5555579d4760, C4<0>, C4<0>;
L_0x5555579d40e0 .functor XOR 1, L_0x5555579d4070, L_0x5555579d4890, C4<0>, C4<0>;
L_0x5555579d4150 .functor AND 1, L_0x5555579d4760, L_0x5555579d4890, C4<1>, C4<1>;
L_0x5555579d4260 .functor AND 1, L_0x5555579d45f0, L_0x5555579d4760, C4<1>, C4<1>;
L_0x5555579d4320 .functor OR 1, L_0x5555579d4150, L_0x5555579d4260, C4<0>, C4<0>;
L_0x5555579d4430 .functor AND 1, L_0x5555579d45f0, L_0x5555579d4890, C4<1>, C4<1>;
L_0x5555579d44e0 .functor OR 1, L_0x5555579d4320, L_0x5555579d4430, C4<0>, C4<0>;
v0x555557870db0_0 .net *"_ivl_0", 0 0, L_0x5555579d4070;  1 drivers
v0x555557870e50_0 .net *"_ivl_10", 0 0, L_0x5555579d4430;  1 drivers
v0x555557870ef0_0 .net *"_ivl_4", 0 0, L_0x5555579d4150;  1 drivers
v0x555557870f90_0 .net *"_ivl_6", 0 0, L_0x5555579d4260;  1 drivers
v0x555557871030_0 .net *"_ivl_8", 0 0, L_0x5555579d4320;  1 drivers
v0x5555578710d0_0 .net "c_in", 0 0, L_0x5555579d4890;  1 drivers
v0x555557871170_0 .net "c_out", 0 0, L_0x5555579d44e0;  1 drivers
v0x555557871210_0 .net "s", 0 0, L_0x5555579d40e0;  1 drivers
v0x5555578712b0_0 .net "x", 0 0, L_0x5555579d45f0;  1 drivers
v0x555557871350_0 .net "y", 0 0, L_0x5555579d4760;  1 drivers
S_0x5555578713f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x5555574a14a0 .param/l "i" 0 18 14, +C4<011>;
S_0x555557871580 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578713f0;
 .timescale -12 -12;
S_0x555557871710 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557871580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d4a10 .functor XOR 1, L_0x5555579d4f00, L_0x5555579d50c0, C4<0>, C4<0>;
L_0x5555579d4a80 .functor XOR 1, L_0x5555579d4a10, L_0x5555579d5280, C4<0>, C4<0>;
L_0x5555579d4af0 .functor AND 1, L_0x5555579d50c0, L_0x5555579d5280, C4<1>, C4<1>;
L_0x5555579d4bb0 .functor AND 1, L_0x5555579d4f00, L_0x5555579d50c0, C4<1>, C4<1>;
L_0x5555579d4c70 .functor OR 1, L_0x5555579d4af0, L_0x5555579d4bb0, C4<0>, C4<0>;
L_0x5555579d4d80 .functor AND 1, L_0x5555579d4f00, L_0x5555579d5280, C4<1>, C4<1>;
L_0x5555579d4df0 .functor OR 1, L_0x5555579d4c70, L_0x5555579d4d80, C4<0>, C4<0>;
v0x5555578718a0_0 .net *"_ivl_0", 0 0, L_0x5555579d4a10;  1 drivers
v0x555557871940_0 .net *"_ivl_10", 0 0, L_0x5555579d4d80;  1 drivers
v0x5555578719e0_0 .net *"_ivl_4", 0 0, L_0x5555579d4af0;  1 drivers
v0x555557871a80_0 .net *"_ivl_6", 0 0, L_0x5555579d4bb0;  1 drivers
v0x555557871b20_0 .net *"_ivl_8", 0 0, L_0x5555579d4c70;  1 drivers
v0x555557871bc0_0 .net "c_in", 0 0, L_0x5555579d5280;  1 drivers
v0x555557871c60_0 .net "c_out", 0 0, L_0x5555579d4df0;  1 drivers
v0x555557871d00_0 .net "s", 0 0, L_0x5555579d4a80;  1 drivers
v0x555557871da0_0 .net "x", 0 0, L_0x5555579d4f00;  1 drivers
v0x555557871ed0_0 .net "y", 0 0, L_0x5555579d50c0;  1 drivers
S_0x555557871f70 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x555557636870 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557872100 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557871f70;
 .timescale -12 -12;
S_0x555557872290 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557872100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d53b0 .functor XOR 1, L_0x5555579d57a0, L_0x5555579d5940, C4<0>, C4<0>;
L_0x5555579d5420 .functor XOR 1, L_0x5555579d53b0, L_0x5555579d5a70, C4<0>, C4<0>;
L_0x5555579d5490 .functor AND 1, L_0x5555579d5940, L_0x5555579d5a70, C4<1>, C4<1>;
L_0x5555579d5500 .functor AND 1, L_0x5555579d57a0, L_0x5555579d5940, C4<1>, C4<1>;
L_0x5555579d5570 .functor OR 1, L_0x5555579d5490, L_0x5555579d5500, C4<0>, C4<0>;
L_0x5555579d55e0 .functor AND 1, L_0x5555579d57a0, L_0x5555579d5a70, C4<1>, C4<1>;
L_0x5555579d5690 .functor OR 1, L_0x5555579d5570, L_0x5555579d55e0, C4<0>, C4<0>;
v0x555557872420_0 .net *"_ivl_0", 0 0, L_0x5555579d53b0;  1 drivers
v0x5555578724c0_0 .net *"_ivl_10", 0 0, L_0x5555579d55e0;  1 drivers
v0x555557872560_0 .net *"_ivl_4", 0 0, L_0x5555579d5490;  1 drivers
v0x555557872600_0 .net *"_ivl_6", 0 0, L_0x5555579d5500;  1 drivers
v0x5555578726a0_0 .net *"_ivl_8", 0 0, L_0x5555579d5570;  1 drivers
v0x555557872740_0 .net "c_in", 0 0, L_0x5555579d5a70;  1 drivers
v0x5555578727e0_0 .net "c_out", 0 0, L_0x5555579d5690;  1 drivers
v0x555557872880_0 .net "s", 0 0, L_0x5555579d5420;  1 drivers
v0x555557872920_0 .net "x", 0 0, L_0x5555579d57a0;  1 drivers
v0x555557872a50_0 .net "y", 0 0, L_0x5555579d5940;  1 drivers
S_0x555557872af0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x555556f77290 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557872c80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557872af0;
 .timescale -12 -12;
S_0x555557872e10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557872c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d58d0 .functor XOR 1, L_0x5555579d6050, L_0x5555579d6180, C4<0>, C4<0>;
L_0x5555579d5c30 .functor XOR 1, L_0x5555579d58d0, L_0x5555579d6340, C4<0>, C4<0>;
L_0x5555579d5ca0 .functor AND 1, L_0x5555579d6180, L_0x5555579d6340, C4<1>, C4<1>;
L_0x5555579d5d10 .functor AND 1, L_0x5555579d6050, L_0x5555579d6180, C4<1>, C4<1>;
L_0x5555579d5d80 .functor OR 1, L_0x5555579d5ca0, L_0x5555579d5d10, C4<0>, C4<0>;
L_0x5555579d5e90 .functor AND 1, L_0x5555579d6050, L_0x5555579d6340, C4<1>, C4<1>;
L_0x5555579d5f40 .functor OR 1, L_0x5555579d5d80, L_0x5555579d5e90, C4<0>, C4<0>;
v0x555557872fa0_0 .net *"_ivl_0", 0 0, L_0x5555579d58d0;  1 drivers
v0x555557873060_0 .net *"_ivl_10", 0 0, L_0x5555579d5e90;  1 drivers
v0x555557873140_0 .net *"_ivl_4", 0 0, L_0x5555579d5ca0;  1 drivers
v0x555557873200_0 .net *"_ivl_6", 0 0, L_0x5555579d5d10;  1 drivers
v0x5555578732e0_0 .net *"_ivl_8", 0 0, L_0x5555579d5d80;  1 drivers
v0x555557873410_0 .net "c_in", 0 0, L_0x5555579d6340;  1 drivers
v0x5555578734d0_0 .net "c_out", 0 0, L_0x5555579d5f40;  1 drivers
v0x555557873590_0 .net "s", 0 0, L_0x5555579d5c30;  1 drivers
v0x555557873650_0 .net "x", 0 0, L_0x5555579d6050;  1 drivers
v0x5555578737a0_0 .net "y", 0 0, L_0x5555579d6180;  1 drivers
S_0x555557873900 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x555557873ab0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557873b90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557873900;
 .timescale -12 -12;
S_0x555557873d70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557873b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d6470 .functor XOR 1, L_0x5555579d6950, L_0x5555579d6b20, C4<0>, C4<0>;
L_0x5555579d64e0 .functor XOR 1, L_0x5555579d6470, L_0x5555579d6bc0, C4<0>, C4<0>;
L_0x5555579d6550 .functor AND 1, L_0x5555579d6b20, L_0x5555579d6bc0, C4<1>, C4<1>;
L_0x5555579d65c0 .functor AND 1, L_0x5555579d6950, L_0x5555579d6b20, C4<1>, C4<1>;
L_0x5555579d6680 .functor OR 1, L_0x5555579d6550, L_0x5555579d65c0, C4<0>, C4<0>;
L_0x5555579d6790 .functor AND 1, L_0x5555579d6950, L_0x5555579d6bc0, C4<1>, C4<1>;
L_0x5555579d6840 .functor OR 1, L_0x5555579d6680, L_0x5555579d6790, C4<0>, C4<0>;
v0x555557873f70_0 .net *"_ivl_0", 0 0, L_0x5555579d6470;  1 drivers
v0x555557874070_0 .net *"_ivl_10", 0 0, L_0x5555579d6790;  1 drivers
v0x555557874150_0 .net *"_ivl_4", 0 0, L_0x5555579d6550;  1 drivers
v0x555557874210_0 .net *"_ivl_6", 0 0, L_0x5555579d65c0;  1 drivers
v0x5555578742f0_0 .net *"_ivl_8", 0 0, L_0x5555579d6680;  1 drivers
v0x555557874420_0 .net "c_in", 0 0, L_0x5555579d6bc0;  1 drivers
v0x5555578744e0_0 .net "c_out", 0 0, L_0x5555579d6840;  1 drivers
v0x5555578745a0_0 .net "s", 0 0, L_0x5555579d64e0;  1 drivers
v0x555557874660_0 .net "x", 0 0, L_0x5555579d6950;  1 drivers
v0x5555578747b0_0 .net "y", 0 0, L_0x5555579d6b20;  1 drivers
S_0x555557874910 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x555557874ac0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557874ba0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557874910;
 .timescale -12 -12;
S_0x555557874d80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557874ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d6da0 .functor XOR 1, L_0x5555579d6a80, L_0x5555579d7310, C4<0>, C4<0>;
L_0x5555579d6e10 .functor XOR 1, L_0x5555579d6da0, L_0x5555579d6cf0, C4<0>, C4<0>;
L_0x5555579d6e80 .functor AND 1, L_0x5555579d7310, L_0x5555579d6cf0, C4<1>, C4<1>;
L_0x5555579d6ef0 .functor AND 1, L_0x5555579d6a80, L_0x5555579d7310, C4<1>, C4<1>;
L_0x5555579d6fb0 .functor OR 1, L_0x5555579d6e80, L_0x5555579d6ef0, C4<0>, C4<0>;
L_0x5555579d70c0 .functor AND 1, L_0x5555579d6a80, L_0x5555579d6cf0, C4<1>, C4<1>;
L_0x5555579d7170 .functor OR 1, L_0x5555579d6fb0, L_0x5555579d70c0, C4<0>, C4<0>;
v0x555557874f80_0 .net *"_ivl_0", 0 0, L_0x5555579d6da0;  1 drivers
v0x555557875080_0 .net *"_ivl_10", 0 0, L_0x5555579d70c0;  1 drivers
v0x555557875160_0 .net *"_ivl_4", 0 0, L_0x5555579d6e80;  1 drivers
v0x555557875250_0 .net *"_ivl_6", 0 0, L_0x5555579d6ef0;  1 drivers
v0x555557875330_0 .net *"_ivl_8", 0 0, L_0x5555579d6fb0;  1 drivers
v0x555557875460_0 .net "c_in", 0 0, L_0x5555579d6cf0;  1 drivers
v0x555557875520_0 .net "c_out", 0 0, L_0x5555579d7170;  1 drivers
v0x5555578755e0_0 .net "s", 0 0, L_0x5555579d6e10;  1 drivers
v0x5555578756a0_0 .net "x", 0 0, L_0x5555579d6a80;  1 drivers
v0x5555578757f0_0 .net "y", 0 0, L_0x5555579d7310;  1 drivers
S_0x555557875950 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555786f550;
 .timescale -12 -12;
P_0x5555576284f0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555557875c20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557875950;
 .timescale -12 -12;
S_0x555557875e00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557875c20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d7580 .functor XOR 1, L_0x5555579d7a60, L_0x5555579d74c0, C4<0>, C4<0>;
L_0x5555579d75f0 .functor XOR 1, L_0x5555579d7580, L_0x5555579d7cf0, C4<0>, C4<0>;
L_0x5555579d7660 .functor AND 1, L_0x5555579d74c0, L_0x5555579d7cf0, C4<1>, C4<1>;
L_0x5555579d76d0 .functor AND 1, L_0x5555579d7a60, L_0x5555579d74c0, C4<1>, C4<1>;
L_0x5555579d7790 .functor OR 1, L_0x5555579d7660, L_0x5555579d76d0, C4<0>, C4<0>;
L_0x5555579d78a0 .functor AND 1, L_0x5555579d7a60, L_0x5555579d7cf0, C4<1>, C4<1>;
L_0x5555579d7950 .functor OR 1, L_0x5555579d7790, L_0x5555579d78a0, C4<0>, C4<0>;
v0x555557876080_0 .net *"_ivl_0", 0 0, L_0x5555579d7580;  1 drivers
v0x555557876180_0 .net *"_ivl_10", 0 0, L_0x5555579d78a0;  1 drivers
v0x555557876260_0 .net *"_ivl_4", 0 0, L_0x5555579d7660;  1 drivers
v0x555557876350_0 .net *"_ivl_6", 0 0, L_0x5555579d76d0;  1 drivers
v0x555557876430_0 .net *"_ivl_8", 0 0, L_0x5555579d7790;  1 drivers
v0x555557876560_0 .net "c_in", 0 0, L_0x5555579d7cf0;  1 drivers
v0x555557876620_0 .net "c_out", 0 0, L_0x5555579d7950;  1 drivers
v0x5555578766e0_0 .net "s", 0 0, L_0x5555579d75f0;  1 drivers
v0x5555578767a0_0 .net "x", 0 0, L_0x5555579d7a60;  1 drivers
v0x5555578768f0_0 .net "y", 0 0, L_0x5555579d74c0;  1 drivers
S_0x555557876f10 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x55555786f3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557877110 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557880440_0 .net "answer", 8 0, L_0x5555579d2720;  alias, 1 drivers
v0x555557880540_0 .net "carry", 8 0, L_0x5555579d2cc0;  1 drivers
v0x555557880620_0 .net "carry_out", 0 0, L_0x5555579d29b0;  1 drivers
v0x5555578806c0_0 .net "input1", 8 0, L_0x5555579d31c0;  1 drivers
v0x5555578807a0_0 .net "input2", 8 0, L_0x5555579d33f0;  1 drivers
L_0x5555579ce210 .part L_0x5555579d31c0, 0, 1;
L_0x5555579ce2b0 .part L_0x5555579d33f0, 0, 1;
L_0x5555579ce920 .part L_0x5555579d31c0, 1, 1;
L_0x5555579cea50 .part L_0x5555579d33f0, 1, 1;
L_0x5555579ceb80 .part L_0x5555579d2cc0, 0, 1;
L_0x5555579cf230 .part L_0x5555579d31c0, 2, 1;
L_0x5555579cf3a0 .part L_0x5555579d33f0, 2, 1;
L_0x5555579cf4d0 .part L_0x5555579d2cc0, 1, 1;
L_0x5555579cfb40 .part L_0x5555579d31c0, 3, 1;
L_0x5555579cfd00 .part L_0x5555579d33f0, 3, 1;
L_0x5555579cff20 .part L_0x5555579d2cc0, 2, 1;
L_0x5555579d0440 .part L_0x5555579d31c0, 4, 1;
L_0x5555579d05e0 .part L_0x5555579d33f0, 4, 1;
L_0x5555579d0710 .part L_0x5555579d2cc0, 3, 1;
L_0x5555579d0cf0 .part L_0x5555579d31c0, 5, 1;
L_0x5555579d0e20 .part L_0x5555579d33f0, 5, 1;
L_0x5555579d0fe0 .part L_0x5555579d2cc0, 4, 1;
L_0x5555579d15f0 .part L_0x5555579d31c0, 6, 1;
L_0x5555579d17c0 .part L_0x5555579d33f0, 6, 1;
L_0x5555579d1860 .part L_0x5555579d2cc0, 5, 1;
L_0x5555579d1720 .part L_0x5555579d31c0, 7, 1;
L_0x5555579d1fb0 .part L_0x5555579d33f0, 7, 1;
L_0x5555579d1990 .part L_0x5555579d2cc0, 6, 1;
L_0x5555579d25f0 .part L_0x5555579d31c0, 8, 1;
L_0x5555579d2050 .part L_0x5555579d33f0, 8, 1;
L_0x5555579d2880 .part L_0x5555579d2cc0, 7, 1;
LS_0x5555579d2720_0_0 .concat8 [ 1 1 1 1], L_0x5555579ce0e0, L_0x5555579ce3c0, L_0x5555579ced20, L_0x5555579cf6c0;
LS_0x5555579d2720_0_4 .concat8 [ 1 1 1 1], L_0x5555579d00c0, L_0x5555579d08d0, L_0x5555579d1180, L_0x5555579d1ab0;
LS_0x5555579d2720_0_8 .concat8 [ 1 0 0 0], L_0x5555579d2180;
L_0x5555579d2720 .concat8 [ 4 4 1 0], LS_0x5555579d2720_0_0, LS_0x5555579d2720_0_4, LS_0x5555579d2720_0_8;
LS_0x5555579d2cc0_0_0 .concat8 [ 1 1 1 1], L_0x5555579ce150, L_0x5555579ce810, L_0x5555579cf120, L_0x5555579cfa30;
LS_0x5555579d2cc0_0_4 .concat8 [ 1 1 1 1], L_0x5555579d0330, L_0x5555579d0be0, L_0x5555579d14e0, L_0x5555579d1e10;
LS_0x5555579d2cc0_0_8 .concat8 [ 1 0 0 0], L_0x5555579d24e0;
L_0x5555579d2cc0 .concat8 [ 4 4 1 0], LS_0x5555579d2cc0_0_0, LS_0x5555579d2cc0_0_4, LS_0x5555579d2cc0_0_8;
L_0x5555579d29b0 .part L_0x5555579d2cc0, 8, 1;
S_0x5555578772b0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x5555578774d0 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578775b0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578772b0;
 .timescale -12 -12;
S_0x555557877790 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578775b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579ce0e0 .functor XOR 1, L_0x5555579ce210, L_0x5555579ce2b0, C4<0>, C4<0>;
L_0x5555579ce150 .functor AND 1, L_0x5555579ce210, L_0x5555579ce2b0, C4<1>, C4<1>;
v0x555557877a30_0 .net "c", 0 0, L_0x5555579ce150;  1 drivers
v0x555557877b10_0 .net "s", 0 0, L_0x5555579ce0e0;  1 drivers
v0x555557877bd0_0 .net "x", 0 0, L_0x5555579ce210;  1 drivers
v0x555557877ca0_0 .net "y", 0 0, L_0x5555579ce2b0;  1 drivers
S_0x555557877e10 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x555557878030 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578780f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557877e10;
 .timescale -12 -12;
S_0x5555578782d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578780f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ce350 .functor XOR 1, L_0x5555579ce920, L_0x5555579cea50, C4<0>, C4<0>;
L_0x5555579ce3c0 .functor XOR 1, L_0x5555579ce350, L_0x5555579ceb80, C4<0>, C4<0>;
L_0x5555579ce480 .functor AND 1, L_0x5555579cea50, L_0x5555579ceb80, C4<1>, C4<1>;
L_0x5555579ce590 .functor AND 1, L_0x5555579ce920, L_0x5555579cea50, C4<1>, C4<1>;
L_0x5555579ce650 .functor OR 1, L_0x5555579ce480, L_0x5555579ce590, C4<0>, C4<0>;
L_0x5555579ce760 .functor AND 1, L_0x5555579ce920, L_0x5555579ceb80, C4<1>, C4<1>;
L_0x5555579ce810 .functor OR 1, L_0x5555579ce650, L_0x5555579ce760, C4<0>, C4<0>;
v0x555557878550_0 .net *"_ivl_0", 0 0, L_0x5555579ce350;  1 drivers
v0x555557878650_0 .net *"_ivl_10", 0 0, L_0x5555579ce760;  1 drivers
v0x555557878730_0 .net *"_ivl_4", 0 0, L_0x5555579ce480;  1 drivers
v0x555557878820_0 .net *"_ivl_6", 0 0, L_0x5555579ce590;  1 drivers
v0x555557878900_0 .net *"_ivl_8", 0 0, L_0x5555579ce650;  1 drivers
v0x555557878a30_0 .net "c_in", 0 0, L_0x5555579ceb80;  1 drivers
v0x555557878af0_0 .net "c_out", 0 0, L_0x5555579ce810;  1 drivers
v0x555557878bb0_0 .net "s", 0 0, L_0x5555579ce3c0;  1 drivers
v0x555557878c70_0 .net "x", 0 0, L_0x5555579ce920;  1 drivers
v0x555557878d30_0 .net "y", 0 0, L_0x5555579cea50;  1 drivers
S_0x555557878e90 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x555557879040 .param/l "i" 0 18 14, +C4<010>;
S_0x555557879100 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557878e90;
 .timescale -12 -12;
S_0x5555578792e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557879100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579cecb0 .functor XOR 1, L_0x5555579cf230, L_0x5555579cf3a0, C4<0>, C4<0>;
L_0x5555579ced20 .functor XOR 1, L_0x5555579cecb0, L_0x5555579cf4d0, C4<0>, C4<0>;
L_0x5555579ced90 .functor AND 1, L_0x5555579cf3a0, L_0x5555579cf4d0, C4<1>, C4<1>;
L_0x5555579ceea0 .functor AND 1, L_0x5555579cf230, L_0x5555579cf3a0, C4<1>, C4<1>;
L_0x5555579cef60 .functor OR 1, L_0x5555579ced90, L_0x5555579ceea0, C4<0>, C4<0>;
L_0x5555579cf070 .functor AND 1, L_0x5555579cf230, L_0x5555579cf4d0, C4<1>, C4<1>;
L_0x5555579cf120 .functor OR 1, L_0x5555579cef60, L_0x5555579cf070, C4<0>, C4<0>;
v0x555557879590_0 .net *"_ivl_0", 0 0, L_0x5555579cecb0;  1 drivers
v0x555557879690_0 .net *"_ivl_10", 0 0, L_0x5555579cf070;  1 drivers
v0x555557879770_0 .net *"_ivl_4", 0 0, L_0x5555579ced90;  1 drivers
v0x555557879860_0 .net *"_ivl_6", 0 0, L_0x5555579ceea0;  1 drivers
v0x555557879940_0 .net *"_ivl_8", 0 0, L_0x5555579cef60;  1 drivers
v0x555557879a70_0 .net "c_in", 0 0, L_0x5555579cf4d0;  1 drivers
v0x555557879b30_0 .net "c_out", 0 0, L_0x5555579cf120;  1 drivers
v0x555557879bf0_0 .net "s", 0 0, L_0x5555579ced20;  1 drivers
v0x555557879cb0_0 .net "x", 0 0, L_0x5555579cf230;  1 drivers
v0x555557879e00_0 .net "y", 0 0, L_0x5555579cf3a0;  1 drivers
S_0x555557879f60 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x55555787a110 .param/l "i" 0 18 14, +C4<011>;
S_0x55555787a1f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557879f60;
 .timescale -12 -12;
S_0x55555787a3d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555787a1f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579cf650 .functor XOR 1, L_0x5555579cfb40, L_0x5555579cfd00, C4<0>, C4<0>;
L_0x5555579cf6c0 .functor XOR 1, L_0x5555579cf650, L_0x5555579cff20, C4<0>, C4<0>;
L_0x5555579cf730 .functor AND 1, L_0x5555579cfd00, L_0x5555579cff20, C4<1>, C4<1>;
L_0x5555579cf7f0 .functor AND 1, L_0x5555579cfb40, L_0x5555579cfd00, C4<1>, C4<1>;
L_0x5555579cf8b0 .functor OR 1, L_0x5555579cf730, L_0x5555579cf7f0, C4<0>, C4<0>;
L_0x5555579cf9c0 .functor AND 1, L_0x5555579cfb40, L_0x5555579cff20, C4<1>, C4<1>;
L_0x5555579cfa30 .functor OR 1, L_0x5555579cf8b0, L_0x5555579cf9c0, C4<0>, C4<0>;
v0x55555787a650_0 .net *"_ivl_0", 0 0, L_0x5555579cf650;  1 drivers
v0x55555787a750_0 .net *"_ivl_10", 0 0, L_0x5555579cf9c0;  1 drivers
v0x55555787a830_0 .net *"_ivl_4", 0 0, L_0x5555579cf730;  1 drivers
v0x55555787a920_0 .net *"_ivl_6", 0 0, L_0x5555579cf7f0;  1 drivers
v0x55555787aa00_0 .net *"_ivl_8", 0 0, L_0x5555579cf8b0;  1 drivers
v0x55555787ab30_0 .net "c_in", 0 0, L_0x5555579cff20;  1 drivers
v0x55555787abf0_0 .net "c_out", 0 0, L_0x5555579cfa30;  1 drivers
v0x55555787acb0_0 .net "s", 0 0, L_0x5555579cf6c0;  1 drivers
v0x55555787ad70_0 .net "x", 0 0, L_0x5555579cfb40;  1 drivers
v0x55555787aec0_0 .net "y", 0 0, L_0x5555579cfd00;  1 drivers
S_0x55555787b020 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x55555787b220 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555787b300 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555787b020;
 .timescale -12 -12;
S_0x55555787b4e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555787b300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d0050 .functor XOR 1, L_0x5555579d0440, L_0x5555579d05e0, C4<0>, C4<0>;
L_0x5555579d00c0 .functor XOR 1, L_0x5555579d0050, L_0x5555579d0710, C4<0>, C4<0>;
L_0x5555579d0130 .functor AND 1, L_0x5555579d05e0, L_0x5555579d0710, C4<1>, C4<1>;
L_0x5555579d01a0 .functor AND 1, L_0x5555579d0440, L_0x5555579d05e0, C4<1>, C4<1>;
L_0x5555579d0210 .functor OR 1, L_0x5555579d0130, L_0x5555579d01a0, C4<0>, C4<0>;
L_0x5555579d0280 .functor AND 1, L_0x5555579d0440, L_0x5555579d0710, C4<1>, C4<1>;
L_0x5555579d0330 .functor OR 1, L_0x5555579d0210, L_0x5555579d0280, C4<0>, C4<0>;
v0x55555787b760_0 .net *"_ivl_0", 0 0, L_0x5555579d0050;  1 drivers
v0x55555787b860_0 .net *"_ivl_10", 0 0, L_0x5555579d0280;  1 drivers
v0x55555787b940_0 .net *"_ivl_4", 0 0, L_0x5555579d0130;  1 drivers
v0x55555787ba00_0 .net *"_ivl_6", 0 0, L_0x5555579d01a0;  1 drivers
v0x55555787bae0_0 .net *"_ivl_8", 0 0, L_0x5555579d0210;  1 drivers
v0x55555787bc10_0 .net "c_in", 0 0, L_0x5555579d0710;  1 drivers
v0x55555787bcd0_0 .net "c_out", 0 0, L_0x5555579d0330;  1 drivers
v0x55555787bd90_0 .net "s", 0 0, L_0x5555579d00c0;  1 drivers
v0x55555787be50_0 .net "x", 0 0, L_0x5555579d0440;  1 drivers
v0x55555787bfa0_0 .net "y", 0 0, L_0x5555579d05e0;  1 drivers
S_0x55555787c100 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x55555787c2b0 .param/l "i" 0 18 14, +C4<0101>;
S_0x55555787c390 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555787c100;
 .timescale -12 -12;
S_0x55555787c570 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555787c390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d0570 .functor XOR 1, L_0x5555579d0cf0, L_0x5555579d0e20, C4<0>, C4<0>;
L_0x5555579d08d0 .functor XOR 1, L_0x5555579d0570, L_0x5555579d0fe0, C4<0>, C4<0>;
L_0x5555579d0940 .functor AND 1, L_0x5555579d0e20, L_0x5555579d0fe0, C4<1>, C4<1>;
L_0x5555579d09b0 .functor AND 1, L_0x5555579d0cf0, L_0x5555579d0e20, C4<1>, C4<1>;
L_0x5555579d0a20 .functor OR 1, L_0x5555579d0940, L_0x5555579d09b0, C4<0>, C4<0>;
L_0x5555579d0b30 .functor AND 1, L_0x5555579d0cf0, L_0x5555579d0fe0, C4<1>, C4<1>;
L_0x5555579d0be0 .functor OR 1, L_0x5555579d0a20, L_0x5555579d0b30, C4<0>, C4<0>;
v0x55555787c7f0_0 .net *"_ivl_0", 0 0, L_0x5555579d0570;  1 drivers
v0x55555787c8f0_0 .net *"_ivl_10", 0 0, L_0x5555579d0b30;  1 drivers
v0x55555787c9d0_0 .net *"_ivl_4", 0 0, L_0x5555579d0940;  1 drivers
v0x55555787cac0_0 .net *"_ivl_6", 0 0, L_0x5555579d09b0;  1 drivers
v0x55555787cba0_0 .net *"_ivl_8", 0 0, L_0x5555579d0a20;  1 drivers
v0x55555787ccd0_0 .net "c_in", 0 0, L_0x5555579d0fe0;  1 drivers
v0x55555787cd90_0 .net "c_out", 0 0, L_0x5555579d0be0;  1 drivers
v0x55555787ce50_0 .net "s", 0 0, L_0x5555579d08d0;  1 drivers
v0x55555787cf10_0 .net "x", 0 0, L_0x5555579d0cf0;  1 drivers
v0x55555787d060_0 .net "y", 0 0, L_0x5555579d0e20;  1 drivers
S_0x55555787d1c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x55555787d370 .param/l "i" 0 18 14, +C4<0110>;
S_0x55555787d450 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555787d1c0;
 .timescale -12 -12;
S_0x55555787d630 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555787d450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d1110 .functor XOR 1, L_0x5555579d15f0, L_0x5555579d17c0, C4<0>, C4<0>;
L_0x5555579d1180 .functor XOR 1, L_0x5555579d1110, L_0x5555579d1860, C4<0>, C4<0>;
L_0x5555579d11f0 .functor AND 1, L_0x5555579d17c0, L_0x5555579d1860, C4<1>, C4<1>;
L_0x5555579d1260 .functor AND 1, L_0x5555579d15f0, L_0x5555579d17c0, C4<1>, C4<1>;
L_0x5555579d1320 .functor OR 1, L_0x5555579d11f0, L_0x5555579d1260, C4<0>, C4<0>;
L_0x5555579d1430 .functor AND 1, L_0x5555579d15f0, L_0x5555579d1860, C4<1>, C4<1>;
L_0x5555579d14e0 .functor OR 1, L_0x5555579d1320, L_0x5555579d1430, C4<0>, C4<0>;
v0x55555787d8b0_0 .net *"_ivl_0", 0 0, L_0x5555579d1110;  1 drivers
v0x55555787d9b0_0 .net *"_ivl_10", 0 0, L_0x5555579d1430;  1 drivers
v0x55555787da90_0 .net *"_ivl_4", 0 0, L_0x5555579d11f0;  1 drivers
v0x55555787db80_0 .net *"_ivl_6", 0 0, L_0x5555579d1260;  1 drivers
v0x55555787dc60_0 .net *"_ivl_8", 0 0, L_0x5555579d1320;  1 drivers
v0x55555787dd90_0 .net "c_in", 0 0, L_0x5555579d1860;  1 drivers
v0x55555787de50_0 .net "c_out", 0 0, L_0x5555579d14e0;  1 drivers
v0x55555787df10_0 .net "s", 0 0, L_0x5555579d1180;  1 drivers
v0x55555787dfd0_0 .net "x", 0 0, L_0x5555579d15f0;  1 drivers
v0x55555787e120_0 .net "y", 0 0, L_0x5555579d17c0;  1 drivers
S_0x55555787e280 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x55555787e430 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555787e510 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555787e280;
 .timescale -12 -12;
S_0x55555787e6f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555787e510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d1a40 .functor XOR 1, L_0x5555579d1720, L_0x5555579d1fb0, C4<0>, C4<0>;
L_0x5555579d1ab0 .functor XOR 1, L_0x5555579d1a40, L_0x5555579d1990, C4<0>, C4<0>;
L_0x5555579d1b20 .functor AND 1, L_0x5555579d1fb0, L_0x5555579d1990, C4<1>, C4<1>;
L_0x5555579d1b90 .functor AND 1, L_0x5555579d1720, L_0x5555579d1fb0, C4<1>, C4<1>;
L_0x5555579d1c50 .functor OR 1, L_0x5555579d1b20, L_0x5555579d1b90, C4<0>, C4<0>;
L_0x5555579d1d60 .functor AND 1, L_0x5555579d1720, L_0x5555579d1990, C4<1>, C4<1>;
L_0x5555579d1e10 .functor OR 1, L_0x5555579d1c50, L_0x5555579d1d60, C4<0>, C4<0>;
v0x55555787e970_0 .net *"_ivl_0", 0 0, L_0x5555579d1a40;  1 drivers
v0x55555787ea70_0 .net *"_ivl_10", 0 0, L_0x5555579d1d60;  1 drivers
v0x55555787eb50_0 .net *"_ivl_4", 0 0, L_0x5555579d1b20;  1 drivers
v0x55555787ec40_0 .net *"_ivl_6", 0 0, L_0x5555579d1b90;  1 drivers
v0x55555787ed20_0 .net *"_ivl_8", 0 0, L_0x5555579d1c50;  1 drivers
v0x55555787ee50_0 .net "c_in", 0 0, L_0x5555579d1990;  1 drivers
v0x55555787ef10_0 .net "c_out", 0 0, L_0x5555579d1e10;  1 drivers
v0x55555787efd0_0 .net "s", 0 0, L_0x5555579d1ab0;  1 drivers
v0x55555787f090_0 .net "x", 0 0, L_0x5555579d1720;  1 drivers
v0x55555787f1e0_0 .net "y", 0 0, L_0x5555579d1fb0;  1 drivers
S_0x55555787f340 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555557876f10;
 .timescale -12 -12;
P_0x55555787b1d0 .param/l "i" 0 18 14, +C4<01000>;
S_0x55555787f610 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555787f340;
 .timescale -12 -12;
S_0x55555787f7f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555787f610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d2110 .functor XOR 1, L_0x5555579d25f0, L_0x5555579d2050, C4<0>, C4<0>;
L_0x5555579d2180 .functor XOR 1, L_0x5555579d2110, L_0x5555579d2880, C4<0>, C4<0>;
L_0x5555579d21f0 .functor AND 1, L_0x5555579d2050, L_0x5555579d2880, C4<1>, C4<1>;
L_0x5555579d2260 .functor AND 1, L_0x5555579d25f0, L_0x5555579d2050, C4<1>, C4<1>;
L_0x5555579d2320 .functor OR 1, L_0x5555579d21f0, L_0x5555579d2260, C4<0>, C4<0>;
L_0x5555579d2430 .functor AND 1, L_0x5555579d25f0, L_0x5555579d2880, C4<1>, C4<1>;
L_0x5555579d24e0 .functor OR 1, L_0x5555579d2320, L_0x5555579d2430, C4<0>, C4<0>;
v0x55555787fa70_0 .net *"_ivl_0", 0 0, L_0x5555579d2110;  1 drivers
v0x55555787fb70_0 .net *"_ivl_10", 0 0, L_0x5555579d2430;  1 drivers
v0x55555787fc50_0 .net *"_ivl_4", 0 0, L_0x5555579d21f0;  1 drivers
v0x55555787fd40_0 .net *"_ivl_6", 0 0, L_0x5555579d2260;  1 drivers
v0x55555787fe20_0 .net *"_ivl_8", 0 0, L_0x5555579d2320;  1 drivers
v0x55555787ff50_0 .net "c_in", 0 0, L_0x5555579d2880;  1 drivers
v0x555557880010_0 .net "c_out", 0 0, L_0x5555579d24e0;  1 drivers
v0x5555578800d0_0 .net "s", 0 0, L_0x5555579d2180;  1 drivers
v0x555557880190_0 .net "x", 0 0, L_0x5555579d25f0;  1 drivers
v0x5555578802e0_0 .net "y", 0 0, L_0x5555579d2050;  1 drivers
S_0x555557880900 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x55555786f3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557880ae0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557889e50_0 .net "answer", 8 0, L_0x5555579dd260;  alias, 1 drivers
v0x555557889f50_0 .net "carry", 8 0, L_0x5555579dd8c0;  1 drivers
v0x55555788a030_0 .net "carry_out", 0 0, L_0x5555579dd600;  1 drivers
v0x55555788a0d0_0 .net "input1", 8 0, L_0x5555579dddc0;  1 drivers
v0x55555788a1b0_0 .net "input2", 8 0, L_0x5555579ddfc0;  1 drivers
L_0x5555579d8c40 .part L_0x5555579dddc0, 0, 1;
L_0x5555579d8ce0 .part L_0x5555579ddfc0, 0, 1;
L_0x5555579d9310 .part L_0x5555579dddc0, 1, 1;
L_0x5555579d93b0 .part L_0x5555579ddfc0, 1, 1;
L_0x5555579d94e0 .part L_0x5555579dd8c0, 0, 1;
L_0x5555579d9b50 .part L_0x5555579dddc0, 2, 1;
L_0x5555579d9cc0 .part L_0x5555579ddfc0, 2, 1;
L_0x5555579d9df0 .part L_0x5555579dd8c0, 1, 1;
L_0x5555579da460 .part L_0x5555579dddc0, 3, 1;
L_0x5555579da620 .part L_0x5555579ddfc0, 3, 1;
L_0x5555579da840 .part L_0x5555579dd8c0, 2, 1;
L_0x5555579dad60 .part L_0x5555579dddc0, 4, 1;
L_0x5555579daf00 .part L_0x5555579ddfc0, 4, 1;
L_0x5555579db030 .part L_0x5555579dd8c0, 3, 1;
L_0x5555579db610 .part L_0x5555579dddc0, 5, 1;
L_0x5555579db740 .part L_0x5555579ddfc0, 5, 1;
L_0x5555579db900 .part L_0x5555579dd8c0, 4, 1;
L_0x5555579dbf10 .part L_0x5555579dddc0, 6, 1;
L_0x5555579dc0e0 .part L_0x5555579ddfc0, 6, 1;
L_0x5555579dc180 .part L_0x5555579dd8c0, 5, 1;
L_0x5555579dc040 .part L_0x5555579dddc0, 7, 1;
L_0x5555579dc9e0 .part L_0x5555579ddfc0, 7, 1;
L_0x5555579dc2b0 .part L_0x5555579dd8c0, 6, 1;
L_0x5555579dd130 .part L_0x5555579dddc0, 8, 1;
L_0x5555579dcb90 .part L_0x5555579ddfc0, 8, 1;
L_0x5555579dd3c0 .part L_0x5555579dd8c0, 7, 1;
LS_0x5555579dd260_0_0 .concat8 [ 1 1 1 1], L_0x5555579d8b10, L_0x5555579d8df0, L_0x5555579d9680, L_0x5555579d9fe0;
LS_0x5555579dd260_0_4 .concat8 [ 1 1 1 1], L_0x5555579da9e0, L_0x5555579db1f0, L_0x5555579dbaa0, L_0x5555579dc3d0;
LS_0x5555579dd260_0_8 .concat8 [ 1 0 0 0], L_0x5555579dccc0;
L_0x5555579dd260 .concat8 [ 4 4 1 0], LS_0x5555579dd260_0_0, LS_0x5555579dd260_0_4, LS_0x5555579dd260_0_8;
LS_0x5555579dd8c0_0_0 .concat8 [ 1 1 1 1], L_0x5555579d8b80, L_0x5555579d9200, L_0x5555579d9a40, L_0x5555579da350;
LS_0x5555579dd8c0_0_4 .concat8 [ 1 1 1 1], L_0x5555579dac50, L_0x5555579db500, L_0x5555579dbe00, L_0x5555579dc730;
LS_0x5555579dd8c0_0_8 .concat8 [ 1 0 0 0], L_0x5555579dd020;
L_0x5555579dd8c0 .concat8 [ 4 4 1 0], LS_0x5555579dd8c0_0_0, LS_0x5555579dd8c0_0_4, LS_0x5555579dd8c0_0_8;
L_0x5555579dd600 .part L_0x5555579dd8c0, 8, 1;
S_0x555557880ce0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557880ee0 .param/l "i" 0 18 14, +C4<00>;
S_0x555557880fc0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557880ce0;
 .timescale -12 -12;
S_0x5555578811a0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557880fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579d8b10 .functor XOR 1, L_0x5555579d8c40, L_0x5555579d8ce0, C4<0>, C4<0>;
L_0x5555579d8b80 .functor AND 1, L_0x5555579d8c40, L_0x5555579d8ce0, C4<1>, C4<1>;
v0x555557881440_0 .net "c", 0 0, L_0x5555579d8b80;  1 drivers
v0x555557881520_0 .net "s", 0 0, L_0x5555579d8b10;  1 drivers
v0x5555578815e0_0 .net "x", 0 0, L_0x5555579d8c40;  1 drivers
v0x5555578816b0_0 .net "y", 0 0, L_0x5555579d8ce0;  1 drivers
S_0x555557881820 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557881a40 .param/l "i" 0 18 14, +C4<01>;
S_0x555557881b00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557881820;
 .timescale -12 -12;
S_0x555557881ce0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557881b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d8d80 .functor XOR 1, L_0x5555579d9310, L_0x5555579d93b0, C4<0>, C4<0>;
L_0x5555579d8df0 .functor XOR 1, L_0x5555579d8d80, L_0x5555579d94e0, C4<0>, C4<0>;
L_0x5555579d8eb0 .functor AND 1, L_0x5555579d93b0, L_0x5555579d94e0, C4<1>, C4<1>;
L_0x5555579d8fc0 .functor AND 1, L_0x5555579d9310, L_0x5555579d93b0, C4<1>, C4<1>;
L_0x5555579d9080 .functor OR 1, L_0x5555579d8eb0, L_0x5555579d8fc0, C4<0>, C4<0>;
L_0x5555579d9190 .functor AND 1, L_0x5555579d9310, L_0x5555579d94e0, C4<1>, C4<1>;
L_0x5555579d9200 .functor OR 1, L_0x5555579d9080, L_0x5555579d9190, C4<0>, C4<0>;
v0x555557881f60_0 .net *"_ivl_0", 0 0, L_0x5555579d8d80;  1 drivers
v0x555557882060_0 .net *"_ivl_10", 0 0, L_0x5555579d9190;  1 drivers
v0x555557882140_0 .net *"_ivl_4", 0 0, L_0x5555579d8eb0;  1 drivers
v0x555557882230_0 .net *"_ivl_6", 0 0, L_0x5555579d8fc0;  1 drivers
v0x555557882310_0 .net *"_ivl_8", 0 0, L_0x5555579d9080;  1 drivers
v0x555557882440_0 .net "c_in", 0 0, L_0x5555579d94e0;  1 drivers
v0x555557882500_0 .net "c_out", 0 0, L_0x5555579d9200;  1 drivers
v0x5555578825c0_0 .net "s", 0 0, L_0x5555579d8df0;  1 drivers
v0x555557882680_0 .net "x", 0 0, L_0x5555579d9310;  1 drivers
v0x555557882740_0 .net "y", 0 0, L_0x5555579d93b0;  1 drivers
S_0x5555578828a0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557882a50 .param/l "i" 0 18 14, +C4<010>;
S_0x555557882b10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578828a0;
 .timescale -12 -12;
S_0x555557882cf0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557882b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d9610 .functor XOR 1, L_0x5555579d9b50, L_0x5555579d9cc0, C4<0>, C4<0>;
L_0x5555579d9680 .functor XOR 1, L_0x5555579d9610, L_0x5555579d9df0, C4<0>, C4<0>;
L_0x5555579d96f0 .functor AND 1, L_0x5555579d9cc0, L_0x5555579d9df0, C4<1>, C4<1>;
L_0x5555579d9800 .functor AND 1, L_0x5555579d9b50, L_0x5555579d9cc0, C4<1>, C4<1>;
L_0x5555579d98c0 .functor OR 1, L_0x5555579d96f0, L_0x5555579d9800, C4<0>, C4<0>;
L_0x5555579d99d0 .functor AND 1, L_0x5555579d9b50, L_0x5555579d9df0, C4<1>, C4<1>;
L_0x5555579d9a40 .functor OR 1, L_0x5555579d98c0, L_0x5555579d99d0, C4<0>, C4<0>;
v0x555557882fa0_0 .net *"_ivl_0", 0 0, L_0x5555579d9610;  1 drivers
v0x5555578830a0_0 .net *"_ivl_10", 0 0, L_0x5555579d99d0;  1 drivers
v0x555557883180_0 .net *"_ivl_4", 0 0, L_0x5555579d96f0;  1 drivers
v0x555557883270_0 .net *"_ivl_6", 0 0, L_0x5555579d9800;  1 drivers
v0x555557883350_0 .net *"_ivl_8", 0 0, L_0x5555579d98c0;  1 drivers
v0x555557883480_0 .net "c_in", 0 0, L_0x5555579d9df0;  1 drivers
v0x555557883540_0 .net "c_out", 0 0, L_0x5555579d9a40;  1 drivers
v0x555557883600_0 .net "s", 0 0, L_0x5555579d9680;  1 drivers
v0x5555578836c0_0 .net "x", 0 0, L_0x5555579d9b50;  1 drivers
v0x555557883810_0 .net "y", 0 0, L_0x5555579d9cc0;  1 drivers
S_0x555557883970 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557883b20 .param/l "i" 0 18 14, +C4<011>;
S_0x555557883c00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557883970;
 .timescale -12 -12;
S_0x555557883de0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557883c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579d9f70 .functor XOR 1, L_0x5555579da460, L_0x5555579da620, C4<0>, C4<0>;
L_0x5555579d9fe0 .functor XOR 1, L_0x5555579d9f70, L_0x5555579da840, C4<0>, C4<0>;
L_0x5555579da050 .functor AND 1, L_0x5555579da620, L_0x5555579da840, C4<1>, C4<1>;
L_0x5555579da110 .functor AND 1, L_0x5555579da460, L_0x5555579da620, C4<1>, C4<1>;
L_0x5555579da1d0 .functor OR 1, L_0x5555579da050, L_0x5555579da110, C4<0>, C4<0>;
L_0x5555579da2e0 .functor AND 1, L_0x5555579da460, L_0x5555579da840, C4<1>, C4<1>;
L_0x5555579da350 .functor OR 1, L_0x5555579da1d0, L_0x5555579da2e0, C4<0>, C4<0>;
v0x555557884060_0 .net *"_ivl_0", 0 0, L_0x5555579d9f70;  1 drivers
v0x555557884160_0 .net *"_ivl_10", 0 0, L_0x5555579da2e0;  1 drivers
v0x555557884240_0 .net *"_ivl_4", 0 0, L_0x5555579da050;  1 drivers
v0x555557884330_0 .net *"_ivl_6", 0 0, L_0x5555579da110;  1 drivers
v0x555557884410_0 .net *"_ivl_8", 0 0, L_0x5555579da1d0;  1 drivers
v0x555557884540_0 .net "c_in", 0 0, L_0x5555579da840;  1 drivers
v0x555557884600_0 .net "c_out", 0 0, L_0x5555579da350;  1 drivers
v0x5555578846c0_0 .net "s", 0 0, L_0x5555579d9fe0;  1 drivers
v0x555557884780_0 .net "x", 0 0, L_0x5555579da460;  1 drivers
v0x5555578848d0_0 .net "y", 0 0, L_0x5555579da620;  1 drivers
S_0x555557884a30 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557884c30 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557884d10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557884a30;
 .timescale -12 -12;
S_0x555557884ef0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557884d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579da970 .functor XOR 1, L_0x5555579dad60, L_0x5555579daf00, C4<0>, C4<0>;
L_0x5555579da9e0 .functor XOR 1, L_0x5555579da970, L_0x5555579db030, C4<0>, C4<0>;
L_0x5555579daa50 .functor AND 1, L_0x5555579daf00, L_0x5555579db030, C4<1>, C4<1>;
L_0x5555579daac0 .functor AND 1, L_0x5555579dad60, L_0x5555579daf00, C4<1>, C4<1>;
L_0x5555579dab30 .functor OR 1, L_0x5555579daa50, L_0x5555579daac0, C4<0>, C4<0>;
L_0x5555579daba0 .functor AND 1, L_0x5555579dad60, L_0x5555579db030, C4<1>, C4<1>;
L_0x5555579dac50 .functor OR 1, L_0x5555579dab30, L_0x5555579daba0, C4<0>, C4<0>;
v0x555557885170_0 .net *"_ivl_0", 0 0, L_0x5555579da970;  1 drivers
v0x555557885270_0 .net *"_ivl_10", 0 0, L_0x5555579daba0;  1 drivers
v0x555557885350_0 .net *"_ivl_4", 0 0, L_0x5555579daa50;  1 drivers
v0x555557885410_0 .net *"_ivl_6", 0 0, L_0x5555579daac0;  1 drivers
v0x5555578854f0_0 .net *"_ivl_8", 0 0, L_0x5555579dab30;  1 drivers
v0x555557885620_0 .net "c_in", 0 0, L_0x5555579db030;  1 drivers
v0x5555578856e0_0 .net "c_out", 0 0, L_0x5555579dac50;  1 drivers
v0x5555578857a0_0 .net "s", 0 0, L_0x5555579da9e0;  1 drivers
v0x555557885860_0 .net "x", 0 0, L_0x5555579dad60;  1 drivers
v0x5555578859b0_0 .net "y", 0 0, L_0x5555579daf00;  1 drivers
S_0x555557885b10 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557885cc0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557885da0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557885b10;
 .timescale -12 -12;
S_0x555557885f80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557885da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579dae90 .functor XOR 1, L_0x5555579db610, L_0x5555579db740, C4<0>, C4<0>;
L_0x5555579db1f0 .functor XOR 1, L_0x5555579dae90, L_0x5555579db900, C4<0>, C4<0>;
L_0x5555579db260 .functor AND 1, L_0x5555579db740, L_0x5555579db900, C4<1>, C4<1>;
L_0x5555579db2d0 .functor AND 1, L_0x5555579db610, L_0x5555579db740, C4<1>, C4<1>;
L_0x5555579db340 .functor OR 1, L_0x5555579db260, L_0x5555579db2d0, C4<0>, C4<0>;
L_0x5555579db450 .functor AND 1, L_0x5555579db610, L_0x5555579db900, C4<1>, C4<1>;
L_0x5555579db500 .functor OR 1, L_0x5555579db340, L_0x5555579db450, C4<0>, C4<0>;
v0x555557886200_0 .net *"_ivl_0", 0 0, L_0x5555579dae90;  1 drivers
v0x555557886300_0 .net *"_ivl_10", 0 0, L_0x5555579db450;  1 drivers
v0x5555578863e0_0 .net *"_ivl_4", 0 0, L_0x5555579db260;  1 drivers
v0x5555578864d0_0 .net *"_ivl_6", 0 0, L_0x5555579db2d0;  1 drivers
v0x5555578865b0_0 .net *"_ivl_8", 0 0, L_0x5555579db340;  1 drivers
v0x5555578866e0_0 .net "c_in", 0 0, L_0x5555579db900;  1 drivers
v0x5555578867a0_0 .net "c_out", 0 0, L_0x5555579db500;  1 drivers
v0x555557886860_0 .net "s", 0 0, L_0x5555579db1f0;  1 drivers
v0x555557886920_0 .net "x", 0 0, L_0x5555579db610;  1 drivers
v0x555557886a70_0 .net "y", 0 0, L_0x5555579db740;  1 drivers
S_0x555557886bd0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557886d80 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557886e60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557886bd0;
 .timescale -12 -12;
S_0x555557887040 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557886e60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579dba30 .functor XOR 1, L_0x5555579dbf10, L_0x5555579dc0e0, C4<0>, C4<0>;
L_0x5555579dbaa0 .functor XOR 1, L_0x5555579dba30, L_0x5555579dc180, C4<0>, C4<0>;
L_0x5555579dbb10 .functor AND 1, L_0x5555579dc0e0, L_0x5555579dc180, C4<1>, C4<1>;
L_0x5555579dbb80 .functor AND 1, L_0x5555579dbf10, L_0x5555579dc0e0, C4<1>, C4<1>;
L_0x5555579dbc40 .functor OR 1, L_0x5555579dbb10, L_0x5555579dbb80, C4<0>, C4<0>;
L_0x5555579dbd50 .functor AND 1, L_0x5555579dbf10, L_0x5555579dc180, C4<1>, C4<1>;
L_0x5555579dbe00 .functor OR 1, L_0x5555579dbc40, L_0x5555579dbd50, C4<0>, C4<0>;
v0x5555578872c0_0 .net *"_ivl_0", 0 0, L_0x5555579dba30;  1 drivers
v0x5555578873c0_0 .net *"_ivl_10", 0 0, L_0x5555579dbd50;  1 drivers
v0x5555578874a0_0 .net *"_ivl_4", 0 0, L_0x5555579dbb10;  1 drivers
v0x555557887590_0 .net *"_ivl_6", 0 0, L_0x5555579dbb80;  1 drivers
v0x555557887670_0 .net *"_ivl_8", 0 0, L_0x5555579dbc40;  1 drivers
v0x5555578877a0_0 .net "c_in", 0 0, L_0x5555579dc180;  1 drivers
v0x555557887860_0 .net "c_out", 0 0, L_0x5555579dbe00;  1 drivers
v0x555557887920_0 .net "s", 0 0, L_0x5555579dbaa0;  1 drivers
v0x5555578879e0_0 .net "x", 0 0, L_0x5555579dbf10;  1 drivers
v0x555557887b30_0 .net "y", 0 0, L_0x5555579dc0e0;  1 drivers
S_0x555557887c90 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557887e40 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557887f20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557887c90;
 .timescale -12 -12;
S_0x555557888100 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557887f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579dc360 .functor XOR 1, L_0x5555579dc040, L_0x5555579dc9e0, C4<0>, C4<0>;
L_0x5555579dc3d0 .functor XOR 1, L_0x5555579dc360, L_0x5555579dc2b0, C4<0>, C4<0>;
L_0x5555579dc440 .functor AND 1, L_0x5555579dc9e0, L_0x5555579dc2b0, C4<1>, C4<1>;
L_0x5555579dc4b0 .functor AND 1, L_0x5555579dc040, L_0x5555579dc9e0, C4<1>, C4<1>;
L_0x5555579dc570 .functor OR 1, L_0x5555579dc440, L_0x5555579dc4b0, C4<0>, C4<0>;
L_0x5555579dc680 .functor AND 1, L_0x5555579dc040, L_0x5555579dc2b0, C4<1>, C4<1>;
L_0x5555579dc730 .functor OR 1, L_0x5555579dc570, L_0x5555579dc680, C4<0>, C4<0>;
v0x555557888380_0 .net *"_ivl_0", 0 0, L_0x5555579dc360;  1 drivers
v0x555557888480_0 .net *"_ivl_10", 0 0, L_0x5555579dc680;  1 drivers
v0x555557888560_0 .net *"_ivl_4", 0 0, L_0x5555579dc440;  1 drivers
v0x555557888650_0 .net *"_ivl_6", 0 0, L_0x5555579dc4b0;  1 drivers
v0x555557888730_0 .net *"_ivl_8", 0 0, L_0x5555579dc570;  1 drivers
v0x555557888860_0 .net "c_in", 0 0, L_0x5555579dc2b0;  1 drivers
v0x555557888920_0 .net "c_out", 0 0, L_0x5555579dc730;  1 drivers
v0x5555578889e0_0 .net "s", 0 0, L_0x5555579dc3d0;  1 drivers
v0x555557888aa0_0 .net "x", 0 0, L_0x5555579dc040;  1 drivers
v0x555557888bf0_0 .net "y", 0 0, L_0x5555579dc9e0;  1 drivers
S_0x555557888d50 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555557880900;
 .timescale -12 -12;
P_0x555557884be0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555557889020 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557888d50;
 .timescale -12 -12;
S_0x555557889200 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557889020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579dcc50 .functor XOR 1, L_0x5555579dd130, L_0x5555579dcb90, C4<0>, C4<0>;
L_0x5555579dccc0 .functor XOR 1, L_0x5555579dcc50, L_0x5555579dd3c0, C4<0>, C4<0>;
L_0x5555579dcd30 .functor AND 1, L_0x5555579dcb90, L_0x5555579dd3c0, C4<1>, C4<1>;
L_0x5555579dcda0 .functor AND 1, L_0x5555579dd130, L_0x5555579dcb90, C4<1>, C4<1>;
L_0x5555579dce60 .functor OR 1, L_0x5555579dcd30, L_0x5555579dcda0, C4<0>, C4<0>;
L_0x5555579dcf70 .functor AND 1, L_0x5555579dd130, L_0x5555579dd3c0, C4<1>, C4<1>;
L_0x5555579dd020 .functor OR 1, L_0x5555579dce60, L_0x5555579dcf70, C4<0>, C4<0>;
v0x555557889480_0 .net *"_ivl_0", 0 0, L_0x5555579dcc50;  1 drivers
v0x555557889580_0 .net *"_ivl_10", 0 0, L_0x5555579dcf70;  1 drivers
v0x555557889660_0 .net *"_ivl_4", 0 0, L_0x5555579dcd30;  1 drivers
v0x555557889750_0 .net *"_ivl_6", 0 0, L_0x5555579dcda0;  1 drivers
v0x555557889830_0 .net *"_ivl_8", 0 0, L_0x5555579dce60;  1 drivers
v0x555557889960_0 .net "c_in", 0 0, L_0x5555579dd3c0;  1 drivers
v0x555557889a20_0 .net "c_out", 0 0, L_0x5555579dd020;  1 drivers
v0x555557889ae0_0 .net "s", 0 0, L_0x5555579dccc0;  1 drivers
v0x555557889ba0_0 .net "x", 0 0, L_0x5555579dd130;  1 drivers
v0x555557889cf0_0 .net "y", 0 0, L_0x5555579dcb90;  1 drivers
S_0x55555788a310 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x55555786f3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555788a4f0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557893850_0 .net "answer", 8 0, L_0x5555579e2930;  alias, 1 drivers
v0x555557893950_0 .net "carry", 8 0, L_0x5555579e2f90;  1 drivers
v0x555557893a30_0 .net "carry_out", 0 0, L_0x5555579e2cd0;  1 drivers
v0x555557893ad0_0 .net "input1", 8 0, L_0x5555579e3490;  1 drivers
v0x555557893bb0_0 .net "input2", 8 0, L_0x5555579e36b0;  1 drivers
L_0x5555579de1c0 .part L_0x5555579e3490, 0, 1;
L_0x5555579de260 .part L_0x5555579e36b0, 0, 1;
L_0x5555579de890 .part L_0x5555579e3490, 1, 1;
L_0x5555579de9c0 .part L_0x5555579e36b0, 1, 1;
L_0x5555579deaf0 .part L_0x5555579e2f90, 0, 1;
L_0x5555579df1a0 .part L_0x5555579e3490, 2, 1;
L_0x5555579df310 .part L_0x5555579e36b0, 2, 1;
L_0x5555579df440 .part L_0x5555579e2f90, 1, 1;
L_0x5555579dfab0 .part L_0x5555579e3490, 3, 1;
L_0x5555579dfc70 .part L_0x5555579e36b0, 3, 1;
L_0x5555579dfe90 .part L_0x5555579e2f90, 2, 1;
L_0x5555579e03b0 .part L_0x5555579e3490, 4, 1;
L_0x5555579e0550 .part L_0x5555579e36b0, 4, 1;
L_0x5555579e0680 .part L_0x5555579e2f90, 3, 1;
L_0x5555579e0ce0 .part L_0x5555579e3490, 5, 1;
L_0x5555579e0e10 .part L_0x5555579e36b0, 5, 1;
L_0x5555579e0fd0 .part L_0x5555579e2f90, 4, 1;
L_0x5555579e15e0 .part L_0x5555579e3490, 6, 1;
L_0x5555579e17b0 .part L_0x5555579e36b0, 6, 1;
L_0x5555579e1850 .part L_0x5555579e2f90, 5, 1;
L_0x5555579e1710 .part L_0x5555579e3490, 7, 1;
L_0x5555579e20b0 .part L_0x5555579e36b0, 7, 1;
L_0x5555579e1980 .part L_0x5555579e2f90, 6, 1;
L_0x5555579e2800 .part L_0x5555579e3490, 8, 1;
L_0x5555579e2260 .part L_0x5555579e36b0, 8, 1;
L_0x5555579e2a90 .part L_0x5555579e2f90, 7, 1;
LS_0x5555579e2930_0_0 .concat8 [ 1 1 1 1], L_0x5555579dde60, L_0x5555579de370, L_0x5555579dec90, L_0x5555579df630;
LS_0x5555579e2930_0_4 .concat8 [ 1 1 1 1], L_0x5555579e0030, L_0x5555579e08c0, L_0x5555579e1170, L_0x5555579e1aa0;
LS_0x5555579e2930_0_8 .concat8 [ 1 0 0 0], L_0x5555579e2390;
L_0x5555579e2930 .concat8 [ 4 4 1 0], LS_0x5555579e2930_0_0, LS_0x5555579e2930_0_4, LS_0x5555579e2930_0_8;
LS_0x5555579e2f90_0_0 .concat8 [ 1 1 1 1], L_0x5555579de0b0, L_0x5555579de780, L_0x5555579df090, L_0x5555579df9a0;
LS_0x5555579e2f90_0_4 .concat8 [ 1 1 1 1], L_0x5555579e02a0, L_0x5555579e0bd0, L_0x5555579e14d0, L_0x5555579e1e00;
LS_0x5555579e2f90_0_8 .concat8 [ 1 0 0 0], L_0x5555579e26f0;
L_0x5555579e2f90 .concat8 [ 4 4 1 0], LS_0x5555579e2f90_0_0, LS_0x5555579e2f90_0_4, LS_0x5555579e2f90_0_8;
L_0x5555579e2cd0 .part L_0x5555579e2f90, 8, 1;
S_0x55555788a6c0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x55555788a8e0 .param/l "i" 0 18 14, +C4<00>;
S_0x55555788a9c0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x55555788a6c0;
 .timescale -12 -12;
S_0x55555788aba0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555788a9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579dde60 .functor XOR 1, L_0x5555579de1c0, L_0x5555579de260, C4<0>, C4<0>;
L_0x5555579de0b0 .functor AND 1, L_0x5555579de1c0, L_0x5555579de260, C4<1>, C4<1>;
v0x55555788ae40_0 .net "c", 0 0, L_0x5555579de0b0;  1 drivers
v0x55555788af20_0 .net "s", 0 0, L_0x5555579dde60;  1 drivers
v0x55555788afe0_0 .net "x", 0 0, L_0x5555579de1c0;  1 drivers
v0x55555788b0b0_0 .net "y", 0 0, L_0x5555579de260;  1 drivers
S_0x55555788b220 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x55555788b440 .param/l "i" 0 18 14, +C4<01>;
S_0x55555788b500 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555788b220;
 .timescale -12 -12;
S_0x55555788b6e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555788b500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579de300 .functor XOR 1, L_0x5555579de890, L_0x5555579de9c0, C4<0>, C4<0>;
L_0x5555579de370 .functor XOR 1, L_0x5555579de300, L_0x5555579deaf0, C4<0>, C4<0>;
L_0x5555579de430 .functor AND 1, L_0x5555579de9c0, L_0x5555579deaf0, C4<1>, C4<1>;
L_0x5555579de540 .functor AND 1, L_0x5555579de890, L_0x5555579de9c0, C4<1>, C4<1>;
L_0x5555579de600 .functor OR 1, L_0x5555579de430, L_0x5555579de540, C4<0>, C4<0>;
L_0x5555579de710 .functor AND 1, L_0x5555579de890, L_0x5555579deaf0, C4<1>, C4<1>;
L_0x5555579de780 .functor OR 1, L_0x5555579de600, L_0x5555579de710, C4<0>, C4<0>;
v0x55555788b960_0 .net *"_ivl_0", 0 0, L_0x5555579de300;  1 drivers
v0x55555788ba60_0 .net *"_ivl_10", 0 0, L_0x5555579de710;  1 drivers
v0x55555788bb40_0 .net *"_ivl_4", 0 0, L_0x5555579de430;  1 drivers
v0x55555788bc30_0 .net *"_ivl_6", 0 0, L_0x5555579de540;  1 drivers
v0x55555788bd10_0 .net *"_ivl_8", 0 0, L_0x5555579de600;  1 drivers
v0x55555788be40_0 .net "c_in", 0 0, L_0x5555579deaf0;  1 drivers
v0x55555788bf00_0 .net "c_out", 0 0, L_0x5555579de780;  1 drivers
v0x55555788bfc0_0 .net "s", 0 0, L_0x5555579de370;  1 drivers
v0x55555788c080_0 .net "x", 0 0, L_0x5555579de890;  1 drivers
v0x55555788c140_0 .net "y", 0 0, L_0x5555579de9c0;  1 drivers
S_0x55555788c2a0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x55555788c450 .param/l "i" 0 18 14, +C4<010>;
S_0x55555788c510 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555788c2a0;
 .timescale -12 -12;
S_0x55555788c6f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555788c510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579dec20 .functor XOR 1, L_0x5555579df1a0, L_0x5555579df310, C4<0>, C4<0>;
L_0x5555579dec90 .functor XOR 1, L_0x5555579dec20, L_0x5555579df440, C4<0>, C4<0>;
L_0x5555579ded00 .functor AND 1, L_0x5555579df310, L_0x5555579df440, C4<1>, C4<1>;
L_0x5555579dee10 .functor AND 1, L_0x5555579df1a0, L_0x5555579df310, C4<1>, C4<1>;
L_0x5555579deed0 .functor OR 1, L_0x5555579ded00, L_0x5555579dee10, C4<0>, C4<0>;
L_0x5555579defe0 .functor AND 1, L_0x5555579df1a0, L_0x5555579df440, C4<1>, C4<1>;
L_0x5555579df090 .functor OR 1, L_0x5555579deed0, L_0x5555579defe0, C4<0>, C4<0>;
v0x55555788c9a0_0 .net *"_ivl_0", 0 0, L_0x5555579dec20;  1 drivers
v0x55555788caa0_0 .net *"_ivl_10", 0 0, L_0x5555579defe0;  1 drivers
v0x55555788cb80_0 .net *"_ivl_4", 0 0, L_0x5555579ded00;  1 drivers
v0x55555788cc70_0 .net *"_ivl_6", 0 0, L_0x5555579dee10;  1 drivers
v0x55555788cd50_0 .net *"_ivl_8", 0 0, L_0x5555579deed0;  1 drivers
v0x55555788ce80_0 .net "c_in", 0 0, L_0x5555579df440;  1 drivers
v0x55555788cf40_0 .net "c_out", 0 0, L_0x5555579df090;  1 drivers
v0x55555788d000_0 .net "s", 0 0, L_0x5555579dec90;  1 drivers
v0x55555788d0c0_0 .net "x", 0 0, L_0x5555579df1a0;  1 drivers
v0x55555788d210_0 .net "y", 0 0, L_0x5555579df310;  1 drivers
S_0x55555788d370 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x55555788d520 .param/l "i" 0 18 14, +C4<011>;
S_0x55555788d600 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555788d370;
 .timescale -12 -12;
S_0x55555788d7e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555788d600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579df5c0 .functor XOR 1, L_0x5555579dfab0, L_0x5555579dfc70, C4<0>, C4<0>;
L_0x5555579df630 .functor XOR 1, L_0x5555579df5c0, L_0x5555579dfe90, C4<0>, C4<0>;
L_0x5555579df6a0 .functor AND 1, L_0x5555579dfc70, L_0x5555579dfe90, C4<1>, C4<1>;
L_0x5555579df760 .functor AND 1, L_0x5555579dfab0, L_0x5555579dfc70, C4<1>, C4<1>;
L_0x5555579df820 .functor OR 1, L_0x5555579df6a0, L_0x5555579df760, C4<0>, C4<0>;
L_0x5555579df930 .functor AND 1, L_0x5555579dfab0, L_0x5555579dfe90, C4<1>, C4<1>;
L_0x5555579df9a0 .functor OR 1, L_0x5555579df820, L_0x5555579df930, C4<0>, C4<0>;
v0x55555788da60_0 .net *"_ivl_0", 0 0, L_0x5555579df5c0;  1 drivers
v0x55555788db60_0 .net *"_ivl_10", 0 0, L_0x5555579df930;  1 drivers
v0x55555788dc40_0 .net *"_ivl_4", 0 0, L_0x5555579df6a0;  1 drivers
v0x55555788dd30_0 .net *"_ivl_6", 0 0, L_0x5555579df760;  1 drivers
v0x55555788de10_0 .net *"_ivl_8", 0 0, L_0x5555579df820;  1 drivers
v0x55555788df40_0 .net "c_in", 0 0, L_0x5555579dfe90;  1 drivers
v0x55555788e000_0 .net "c_out", 0 0, L_0x5555579df9a0;  1 drivers
v0x55555788e0c0_0 .net "s", 0 0, L_0x5555579df630;  1 drivers
v0x55555788e180_0 .net "x", 0 0, L_0x5555579dfab0;  1 drivers
v0x55555788e2d0_0 .net "y", 0 0, L_0x5555579dfc70;  1 drivers
S_0x55555788e430 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x55555788e630 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555788e710 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555788e430;
 .timescale -12 -12;
S_0x55555788e8f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555788e710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579dffc0 .functor XOR 1, L_0x5555579e03b0, L_0x5555579e0550, C4<0>, C4<0>;
L_0x5555579e0030 .functor XOR 1, L_0x5555579dffc0, L_0x5555579e0680, C4<0>, C4<0>;
L_0x5555579e00a0 .functor AND 1, L_0x5555579e0550, L_0x5555579e0680, C4<1>, C4<1>;
L_0x5555579e0110 .functor AND 1, L_0x5555579e03b0, L_0x5555579e0550, C4<1>, C4<1>;
L_0x5555579e0180 .functor OR 1, L_0x5555579e00a0, L_0x5555579e0110, C4<0>, C4<0>;
L_0x5555579e01f0 .functor AND 1, L_0x5555579e03b0, L_0x5555579e0680, C4<1>, C4<1>;
L_0x5555579e02a0 .functor OR 1, L_0x5555579e0180, L_0x5555579e01f0, C4<0>, C4<0>;
v0x55555788eb70_0 .net *"_ivl_0", 0 0, L_0x5555579dffc0;  1 drivers
v0x55555788ec70_0 .net *"_ivl_10", 0 0, L_0x5555579e01f0;  1 drivers
v0x55555788ed50_0 .net *"_ivl_4", 0 0, L_0x5555579e00a0;  1 drivers
v0x55555788ee10_0 .net *"_ivl_6", 0 0, L_0x5555579e0110;  1 drivers
v0x55555788eef0_0 .net *"_ivl_8", 0 0, L_0x5555579e0180;  1 drivers
v0x55555788f020_0 .net "c_in", 0 0, L_0x5555579e0680;  1 drivers
v0x55555788f0e0_0 .net "c_out", 0 0, L_0x5555579e02a0;  1 drivers
v0x55555788f1a0_0 .net "s", 0 0, L_0x5555579e0030;  1 drivers
v0x55555788f260_0 .net "x", 0 0, L_0x5555579e03b0;  1 drivers
v0x55555788f3b0_0 .net "y", 0 0, L_0x5555579e0550;  1 drivers
S_0x55555788f510 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x55555788f6c0 .param/l "i" 0 18 14, +C4<0101>;
S_0x55555788f7a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555788f510;
 .timescale -12 -12;
S_0x55555788f980 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555788f7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e04e0 .functor XOR 1, L_0x5555579e0ce0, L_0x5555579e0e10, C4<0>, C4<0>;
L_0x5555579e08c0 .functor XOR 1, L_0x5555579e04e0, L_0x5555579e0fd0, C4<0>, C4<0>;
L_0x5555579e0930 .functor AND 1, L_0x5555579e0e10, L_0x5555579e0fd0, C4<1>, C4<1>;
L_0x5555579e09a0 .functor AND 1, L_0x5555579e0ce0, L_0x5555579e0e10, C4<1>, C4<1>;
L_0x5555579e0a10 .functor OR 1, L_0x5555579e0930, L_0x5555579e09a0, C4<0>, C4<0>;
L_0x5555579e0b20 .functor AND 1, L_0x5555579e0ce0, L_0x5555579e0fd0, C4<1>, C4<1>;
L_0x5555579e0bd0 .functor OR 1, L_0x5555579e0a10, L_0x5555579e0b20, C4<0>, C4<0>;
v0x55555788fc00_0 .net *"_ivl_0", 0 0, L_0x5555579e04e0;  1 drivers
v0x55555788fd00_0 .net *"_ivl_10", 0 0, L_0x5555579e0b20;  1 drivers
v0x55555788fde0_0 .net *"_ivl_4", 0 0, L_0x5555579e0930;  1 drivers
v0x55555788fed0_0 .net *"_ivl_6", 0 0, L_0x5555579e09a0;  1 drivers
v0x55555788ffb0_0 .net *"_ivl_8", 0 0, L_0x5555579e0a10;  1 drivers
v0x5555578900e0_0 .net "c_in", 0 0, L_0x5555579e0fd0;  1 drivers
v0x5555578901a0_0 .net "c_out", 0 0, L_0x5555579e0bd0;  1 drivers
v0x555557890260_0 .net "s", 0 0, L_0x5555579e08c0;  1 drivers
v0x555557890320_0 .net "x", 0 0, L_0x5555579e0ce0;  1 drivers
v0x555557890470_0 .net "y", 0 0, L_0x5555579e0e10;  1 drivers
S_0x5555578905d0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x555557890780 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557890860 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578905d0;
 .timescale -12 -12;
S_0x555557890a40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557890860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e1100 .functor XOR 1, L_0x5555579e15e0, L_0x5555579e17b0, C4<0>, C4<0>;
L_0x5555579e1170 .functor XOR 1, L_0x5555579e1100, L_0x5555579e1850, C4<0>, C4<0>;
L_0x5555579e11e0 .functor AND 1, L_0x5555579e17b0, L_0x5555579e1850, C4<1>, C4<1>;
L_0x5555579e1250 .functor AND 1, L_0x5555579e15e0, L_0x5555579e17b0, C4<1>, C4<1>;
L_0x5555579e1310 .functor OR 1, L_0x5555579e11e0, L_0x5555579e1250, C4<0>, C4<0>;
L_0x5555579e1420 .functor AND 1, L_0x5555579e15e0, L_0x5555579e1850, C4<1>, C4<1>;
L_0x5555579e14d0 .functor OR 1, L_0x5555579e1310, L_0x5555579e1420, C4<0>, C4<0>;
v0x555557890cc0_0 .net *"_ivl_0", 0 0, L_0x5555579e1100;  1 drivers
v0x555557890dc0_0 .net *"_ivl_10", 0 0, L_0x5555579e1420;  1 drivers
v0x555557890ea0_0 .net *"_ivl_4", 0 0, L_0x5555579e11e0;  1 drivers
v0x555557890f90_0 .net *"_ivl_6", 0 0, L_0x5555579e1250;  1 drivers
v0x555557891070_0 .net *"_ivl_8", 0 0, L_0x5555579e1310;  1 drivers
v0x5555578911a0_0 .net "c_in", 0 0, L_0x5555579e1850;  1 drivers
v0x555557891260_0 .net "c_out", 0 0, L_0x5555579e14d0;  1 drivers
v0x555557891320_0 .net "s", 0 0, L_0x5555579e1170;  1 drivers
v0x5555578913e0_0 .net "x", 0 0, L_0x5555579e15e0;  1 drivers
v0x555557891530_0 .net "y", 0 0, L_0x5555579e17b0;  1 drivers
S_0x555557891690 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x555557891840 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557891920 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557891690;
 .timescale -12 -12;
S_0x555557891b00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557891920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e1a30 .functor XOR 1, L_0x5555579e1710, L_0x5555579e20b0, C4<0>, C4<0>;
L_0x5555579e1aa0 .functor XOR 1, L_0x5555579e1a30, L_0x5555579e1980, C4<0>, C4<0>;
L_0x5555579e1b10 .functor AND 1, L_0x5555579e20b0, L_0x5555579e1980, C4<1>, C4<1>;
L_0x5555579e1b80 .functor AND 1, L_0x5555579e1710, L_0x5555579e20b0, C4<1>, C4<1>;
L_0x5555579e1c40 .functor OR 1, L_0x5555579e1b10, L_0x5555579e1b80, C4<0>, C4<0>;
L_0x5555579e1d50 .functor AND 1, L_0x5555579e1710, L_0x5555579e1980, C4<1>, C4<1>;
L_0x5555579e1e00 .functor OR 1, L_0x5555579e1c40, L_0x5555579e1d50, C4<0>, C4<0>;
v0x555557891d80_0 .net *"_ivl_0", 0 0, L_0x5555579e1a30;  1 drivers
v0x555557891e80_0 .net *"_ivl_10", 0 0, L_0x5555579e1d50;  1 drivers
v0x555557891f60_0 .net *"_ivl_4", 0 0, L_0x5555579e1b10;  1 drivers
v0x555557892050_0 .net *"_ivl_6", 0 0, L_0x5555579e1b80;  1 drivers
v0x555557892130_0 .net *"_ivl_8", 0 0, L_0x5555579e1c40;  1 drivers
v0x555557892260_0 .net "c_in", 0 0, L_0x5555579e1980;  1 drivers
v0x555557892320_0 .net "c_out", 0 0, L_0x5555579e1e00;  1 drivers
v0x5555578923e0_0 .net "s", 0 0, L_0x5555579e1aa0;  1 drivers
v0x5555578924a0_0 .net "x", 0 0, L_0x5555579e1710;  1 drivers
v0x5555578925f0_0 .net "y", 0 0, L_0x5555579e20b0;  1 drivers
S_0x555557892750 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555788a310;
 .timescale -12 -12;
P_0x55555788e5e0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555557892a20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557892750;
 .timescale -12 -12;
S_0x555557892c00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557892a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e2320 .functor XOR 1, L_0x5555579e2800, L_0x5555579e2260, C4<0>, C4<0>;
L_0x5555579e2390 .functor XOR 1, L_0x5555579e2320, L_0x5555579e2a90, C4<0>, C4<0>;
L_0x5555579e2400 .functor AND 1, L_0x5555579e2260, L_0x5555579e2a90, C4<1>, C4<1>;
L_0x5555579e2470 .functor AND 1, L_0x5555579e2800, L_0x5555579e2260, C4<1>, C4<1>;
L_0x5555579e2530 .functor OR 1, L_0x5555579e2400, L_0x5555579e2470, C4<0>, C4<0>;
L_0x5555579e2640 .functor AND 1, L_0x5555579e2800, L_0x5555579e2a90, C4<1>, C4<1>;
L_0x5555579e26f0 .functor OR 1, L_0x5555579e2530, L_0x5555579e2640, C4<0>, C4<0>;
v0x555557892e80_0 .net *"_ivl_0", 0 0, L_0x5555579e2320;  1 drivers
v0x555557892f80_0 .net *"_ivl_10", 0 0, L_0x5555579e2640;  1 drivers
v0x555557893060_0 .net *"_ivl_4", 0 0, L_0x5555579e2400;  1 drivers
v0x555557893150_0 .net *"_ivl_6", 0 0, L_0x5555579e2470;  1 drivers
v0x555557893230_0 .net *"_ivl_8", 0 0, L_0x5555579e2530;  1 drivers
v0x555557893360_0 .net "c_in", 0 0, L_0x5555579e2a90;  1 drivers
v0x555557893420_0 .net "c_out", 0 0, L_0x5555579e26f0;  1 drivers
v0x5555578934e0_0 .net "s", 0 0, L_0x5555579e2390;  1 drivers
v0x5555578935a0_0 .net "x", 0 0, L_0x5555579e2800;  1 drivers
v0x5555578936f0_0 .net "y", 0 0, L_0x5555579e2260;  1 drivers
S_0x555557893d10 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x55555786f3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555557893f40 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555579e3950 .functor NOT 8, L_0x5555579e3ef0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555557894090_0 .net *"_ivl_0", 7 0, L_0x5555579e3950;  1 drivers
L_0x7f1d1dd8efd8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555557894190_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8efd8;  1 drivers
v0x555557894270_0 .net "neg", 7 0, L_0x5555579e3ae0;  alias, 1 drivers
v0x555557894330_0 .net "pos", 7 0, L_0x5555579e3ef0;  alias, 1 drivers
L_0x5555579e3ae0 .arith/sum 8, L_0x5555579e3950, L_0x7f1d1dd8efd8;
S_0x555557894470 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x55555786f3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555557894650 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555579e3840 .functor NOT 8, L_0x5555579e3e50, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555557894720_0 .net *"_ivl_0", 7 0, L_0x5555579e3840;  1 drivers
L_0x7f1d1dd8ef90 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555557894820_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8ef90;  1 drivers
v0x555557894900_0 .net "neg", 7 0, L_0x5555579e38b0;  alias, 1 drivers
v0x5555578949f0_0 .net "pos", 7 0, L_0x5555579e3e50;  alias, 1 drivers
L_0x5555579e38b0 .arith/sum 8, L_0x5555579e3840, L_0x7f1d1dd8ef90;
S_0x555557894b30 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x55555786f3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555557894d10 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x555557894d50 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x555557894d90 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x555557894dd0 .param/l "IDLE" 1 19 133, C4<00>;
v0x5555578c4e20_0 .net *"_ivl_1", 0 0, L_0x5555579b8d90;  1 drivers
v0x5555578c4f00_0 .net *"_ivl_17", 0 0, L_0x5555579cda60;  1 drivers
v0x5555578c4fe0_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x5555578c50b0_0 .var "data_valid", 0 0;
v0x5555578c5150_0 .net "i_c", 7 0, L_0x5555579e4030;  alias, 1 drivers
v0x5555578c5280_0 .net "i_c_minus_s", 8 0, L_0x5555579e3f90;  alias, 1 drivers
v0x5555578c5360_0 .net "i_c_plus_s", 8 0, L_0x5555579e40d0;  alias, 1 drivers
v0x5555578c5440_0 .net "i_x", 7 0, L_0x5555579cde80;  1 drivers
v0x5555578c5520_0 .net "i_y", 7 0, L_0x5555579cdfb0;  1 drivers
v0x5555578c5600_0 .var "o_Im_out", 7 0;
v0x5555578c56e0_0 .var "o_Re_out", 7 0;
v0x5555578c57c0_0 .var "reg_z", 16 0;
v0x5555578c58a0_0 .var "sel", 1 0;
v0x5555578c5960_0 .net "start", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x5555578c5a90_0 .var "start_mult", 0 0;
v0x5555578c5b30_0 .var "state", 1 0;
v0x5555578c5bf0_0 .net "w_8Bit_mux", 7 0, v0x5555578c34c0_0;  1 drivers
v0x5555578c5dc0_0 .net "w_9Bit_mux", 8 0, v0x5555578c3d20_0;  1 drivers
v0x5555578c5ed0_0 .net "w_add_answer", 8 0, L_0x5555579b8280;  1 drivers
v0x5555578c5f90_0 .net "w_i_out", 7 0, L_0x5555579c1d90;  1 drivers
v0x5555578c6030_0 .net "w_mult", 16 0, v0x5555578c2730_0;  1 drivers
v0x5555578c60d0_0 .net "w_mult_dv", 0 0, v0x5555578c23a0_0;  1 drivers
v0x5555578c61a0_0 .net "w_neg_y", 8 0, L_0x5555579cd8b0;  1 drivers
v0x5555578c6290_0 .net "w_neg_z", 16 0, L_0x5555579cdc90;  1 drivers
v0x5555578c6330_0 .net "w_r_out", 7 0, L_0x5555579bd140;  1 drivers
v0x5555578c6400_0 .net "w_z", 16 0, v0x5555578c57c0_0;  1 drivers
L_0x5555579b8d90 .part L_0x5555579cde80, 7, 1;
L_0x5555579b8e30 .concat [ 8 1 0 0], L_0x5555579cde80, L_0x5555579b8d90;
L_0x5555579bd410 .part v0x5555578c2730_0, 7, 8;
L_0x5555579bda90 .part v0x5555578c57c0_0, 7, 8;
L_0x5555579c2060 .part v0x5555578c2730_0, 7, 8;
L_0x5555579c2690 .part L_0x5555579cdc90, 7, 8;
L_0x5555579c27c0 .concat [ 8 8 8 0], L_0x5555579e4030, L_0x5555579cdfb0, L_0x5555579cde80;
L_0x5555579c28b0 .concat [ 9 9 9 0], L_0x5555579b8280, L_0x5555579e3f90, L_0x5555579e40d0;
L_0x5555579cda60 .part L_0x5555579cdfb0, 7, 1;
L_0x5555579cdb50 .concat [ 8 1 0 0], L_0x5555579cdfb0, L_0x5555579cda60;
S_0x5555578950e0 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578952c0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x55555789e5c0_0 .net "answer", 8 0, L_0x5555579b8280;  alias, 1 drivers
v0x55555789e6c0_0 .net "carry", 8 0, L_0x5555579b8930;  1 drivers
v0x55555789e7a0_0 .net "carry_out", 0 0, L_0x5555579b8620;  1 drivers
v0x55555789e840_0 .net "input1", 8 0, L_0x5555579b8e30;  1 drivers
v0x55555789e920_0 .net "input2", 8 0, L_0x5555579cd8b0;  alias, 1 drivers
L_0x5555579b3cc0 .part L_0x5555579b8e30, 0, 1;
L_0x5555579b3d60 .part L_0x5555579cd8b0, 0, 1;
L_0x5555579b42f0 .part L_0x5555579b8e30, 1, 1;
L_0x5555579b4420 .part L_0x5555579cd8b0, 1, 1;
L_0x5555579b45e0 .part L_0x5555579b8930, 0, 1;
L_0x5555579b4bb0 .part L_0x5555579b8e30, 2, 1;
L_0x5555579b4d20 .part L_0x5555579cd8b0, 2, 1;
L_0x5555579b4e50 .part L_0x5555579b8930, 1, 1;
L_0x5555579b54c0 .part L_0x5555579b8e30, 3, 1;
L_0x5555579b5680 .part L_0x5555579cd8b0, 3, 1;
L_0x5555579b5810 .part L_0x5555579b8930, 2, 1;
L_0x5555579b5d80 .part L_0x5555579b8e30, 4, 1;
L_0x5555579b5f20 .part L_0x5555579cd8b0, 4, 1;
L_0x5555579b6050 .part L_0x5555579b8930, 3, 1;
L_0x5555579b6630 .part L_0x5555579b8e30, 5, 1;
L_0x5555579b6760 .part L_0x5555579cd8b0, 5, 1;
L_0x5555579b6a30 .part L_0x5555579b8930, 4, 1;
L_0x5555579b6fb0 .part L_0x5555579b8e30, 6, 1;
L_0x5555579b7180 .part L_0x5555579cd8b0, 6, 1;
L_0x5555579b7220 .part L_0x5555579b8930, 5, 1;
L_0x5555579b70e0 .part L_0x5555579b8e30, 7, 1;
L_0x5555579b7a80 .part L_0x5555579cd8b0, 7, 1;
L_0x5555579b7350 .part L_0x5555579b8930, 6, 1;
L_0x5555579b8150 .part L_0x5555579b8e30, 8, 1;
L_0x5555579b7b20 .part L_0x5555579cd8b0, 8, 1;
L_0x5555579b83e0 .part L_0x5555579b8930, 7, 1;
LS_0x5555579b8280_0_0 .concat8 [ 1 1 1 1], L_0x5555579b39f0, L_0x5555579b3e70, L_0x5555579b4780, L_0x5555579b5040;
LS_0x5555579b8280_0_4 .concat8 [ 1 1 1 1], L_0x5555579b59b0, L_0x5555579b6210, L_0x5555579b6b40, L_0x5555579b7470;
LS_0x5555579b8280_0_8 .concat8 [ 1 0 0 0], L_0x5555579b7ce0;
L_0x5555579b8280 .concat8 [ 4 4 1 0], LS_0x5555579b8280_0_0, LS_0x5555579b8280_0_4, LS_0x5555579b8280_0_8;
LS_0x5555579b8930_0_0 .concat8 [ 1 1 1 1], L_0x5555579b3410, L_0x5555579b41e0, L_0x5555579b4aa0, L_0x5555579b53b0;
LS_0x5555579b8930_0_4 .concat8 [ 1 1 1 1], L_0x5555579b5c70, L_0x5555579b6520, L_0x5555579b6ea0, L_0x5555579b77d0;
LS_0x5555579b8930_0_8 .concat8 [ 1 0 0 0], L_0x5555579b8040;
L_0x5555579b8930 .concat8 [ 4 4 1 0], LS_0x5555579b8930_0_0, LS_0x5555579b8930_0_4, LS_0x5555579b8930_0_8;
L_0x5555579b8620 .part L_0x5555579b8930, 8, 1;
S_0x555557895430 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x555557895650 .param/l "i" 0 18 14, +C4<00>;
S_0x555557895730 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557895430;
 .timescale -12 -12;
S_0x555557895910 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557895730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579b39f0 .functor XOR 1, L_0x5555579b3cc0, L_0x5555579b3d60, C4<0>, C4<0>;
L_0x5555579b3410 .functor AND 1, L_0x5555579b3cc0, L_0x5555579b3d60, C4<1>, C4<1>;
v0x555557895bb0_0 .net "c", 0 0, L_0x5555579b3410;  1 drivers
v0x555557895c90_0 .net "s", 0 0, L_0x5555579b39f0;  1 drivers
v0x555557895d50_0 .net "x", 0 0, L_0x5555579b3cc0;  1 drivers
v0x555557895e20_0 .net "y", 0 0, L_0x5555579b3d60;  1 drivers
S_0x555557895f90 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x5555578961b0 .param/l "i" 0 18 14, +C4<01>;
S_0x555557896270 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557895f90;
 .timescale -12 -12;
S_0x555557896450 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557896270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b3e00 .functor XOR 1, L_0x5555579b42f0, L_0x5555579b4420, C4<0>, C4<0>;
L_0x5555579b3e70 .functor XOR 1, L_0x5555579b3e00, L_0x5555579b45e0, C4<0>, C4<0>;
L_0x5555579b3ee0 .functor AND 1, L_0x5555579b4420, L_0x5555579b45e0, C4<1>, C4<1>;
L_0x5555579b3fa0 .functor AND 1, L_0x5555579b42f0, L_0x5555579b4420, C4<1>, C4<1>;
L_0x5555579b4060 .functor OR 1, L_0x5555579b3ee0, L_0x5555579b3fa0, C4<0>, C4<0>;
L_0x5555579b4170 .functor AND 1, L_0x5555579b42f0, L_0x5555579b45e0, C4<1>, C4<1>;
L_0x5555579b41e0 .functor OR 1, L_0x5555579b4060, L_0x5555579b4170, C4<0>, C4<0>;
v0x5555578966d0_0 .net *"_ivl_0", 0 0, L_0x5555579b3e00;  1 drivers
v0x5555578967d0_0 .net *"_ivl_10", 0 0, L_0x5555579b4170;  1 drivers
v0x5555578968b0_0 .net *"_ivl_4", 0 0, L_0x5555579b3ee0;  1 drivers
v0x5555578969a0_0 .net *"_ivl_6", 0 0, L_0x5555579b3fa0;  1 drivers
v0x555557896a80_0 .net *"_ivl_8", 0 0, L_0x5555579b4060;  1 drivers
v0x555557896bb0_0 .net "c_in", 0 0, L_0x5555579b45e0;  1 drivers
v0x555557896c70_0 .net "c_out", 0 0, L_0x5555579b41e0;  1 drivers
v0x555557896d30_0 .net "s", 0 0, L_0x5555579b3e70;  1 drivers
v0x555557896df0_0 .net "x", 0 0, L_0x5555579b42f0;  1 drivers
v0x555557896eb0_0 .net "y", 0 0, L_0x5555579b4420;  1 drivers
S_0x555557897010 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x5555578971c0 .param/l "i" 0 18 14, +C4<010>;
S_0x555557897280 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557897010;
 .timescale -12 -12;
S_0x555557897460 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557897280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b4710 .functor XOR 1, L_0x5555579b4bb0, L_0x5555579b4d20, C4<0>, C4<0>;
L_0x5555579b4780 .functor XOR 1, L_0x5555579b4710, L_0x5555579b4e50, C4<0>, C4<0>;
L_0x5555579b47f0 .functor AND 1, L_0x5555579b4d20, L_0x5555579b4e50, C4<1>, C4<1>;
L_0x5555579b4860 .functor AND 1, L_0x5555579b4bb0, L_0x5555579b4d20, C4<1>, C4<1>;
L_0x5555579b4920 .functor OR 1, L_0x5555579b47f0, L_0x5555579b4860, C4<0>, C4<0>;
L_0x5555579b4a30 .functor AND 1, L_0x5555579b4bb0, L_0x5555579b4e50, C4<1>, C4<1>;
L_0x5555579b4aa0 .functor OR 1, L_0x5555579b4920, L_0x5555579b4a30, C4<0>, C4<0>;
v0x555557897710_0 .net *"_ivl_0", 0 0, L_0x5555579b4710;  1 drivers
v0x555557897810_0 .net *"_ivl_10", 0 0, L_0x5555579b4a30;  1 drivers
v0x5555578978f0_0 .net *"_ivl_4", 0 0, L_0x5555579b47f0;  1 drivers
v0x5555578979e0_0 .net *"_ivl_6", 0 0, L_0x5555579b4860;  1 drivers
v0x555557897ac0_0 .net *"_ivl_8", 0 0, L_0x5555579b4920;  1 drivers
v0x555557897bf0_0 .net "c_in", 0 0, L_0x5555579b4e50;  1 drivers
v0x555557897cb0_0 .net "c_out", 0 0, L_0x5555579b4aa0;  1 drivers
v0x555557897d70_0 .net "s", 0 0, L_0x5555579b4780;  1 drivers
v0x555557897e30_0 .net "x", 0 0, L_0x5555579b4bb0;  1 drivers
v0x555557897f80_0 .net "y", 0 0, L_0x5555579b4d20;  1 drivers
S_0x5555578980e0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x555557898290 .param/l "i" 0 18 14, +C4<011>;
S_0x555557898370 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578980e0;
 .timescale -12 -12;
S_0x555557898550 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557898370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b4fd0 .functor XOR 1, L_0x5555579b54c0, L_0x5555579b5680, C4<0>, C4<0>;
L_0x5555579b5040 .functor XOR 1, L_0x5555579b4fd0, L_0x5555579b5810, C4<0>, C4<0>;
L_0x5555579b50b0 .functor AND 1, L_0x5555579b5680, L_0x5555579b5810, C4<1>, C4<1>;
L_0x5555579b5170 .functor AND 1, L_0x5555579b54c0, L_0x5555579b5680, C4<1>, C4<1>;
L_0x5555579b5230 .functor OR 1, L_0x5555579b50b0, L_0x5555579b5170, C4<0>, C4<0>;
L_0x5555579b5340 .functor AND 1, L_0x5555579b54c0, L_0x5555579b5810, C4<1>, C4<1>;
L_0x5555579b53b0 .functor OR 1, L_0x5555579b5230, L_0x5555579b5340, C4<0>, C4<0>;
v0x5555578987d0_0 .net *"_ivl_0", 0 0, L_0x5555579b4fd0;  1 drivers
v0x5555578988d0_0 .net *"_ivl_10", 0 0, L_0x5555579b5340;  1 drivers
v0x5555578989b0_0 .net *"_ivl_4", 0 0, L_0x5555579b50b0;  1 drivers
v0x555557898aa0_0 .net *"_ivl_6", 0 0, L_0x5555579b5170;  1 drivers
v0x555557898b80_0 .net *"_ivl_8", 0 0, L_0x5555579b5230;  1 drivers
v0x555557898cb0_0 .net "c_in", 0 0, L_0x5555579b5810;  1 drivers
v0x555557898d70_0 .net "c_out", 0 0, L_0x5555579b53b0;  1 drivers
v0x555557898e30_0 .net "s", 0 0, L_0x5555579b5040;  1 drivers
v0x555557898ef0_0 .net "x", 0 0, L_0x5555579b54c0;  1 drivers
v0x555557899040_0 .net "y", 0 0, L_0x5555579b5680;  1 drivers
S_0x5555578991a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x5555578993a0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557899480 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578991a0;
 .timescale -12 -12;
S_0x555557899660 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557899480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b5940 .functor XOR 1, L_0x5555579b5d80, L_0x5555579b5f20, C4<0>, C4<0>;
L_0x5555579b59b0 .functor XOR 1, L_0x5555579b5940, L_0x5555579b6050, C4<0>, C4<0>;
L_0x5555579b5a20 .functor AND 1, L_0x5555579b5f20, L_0x5555579b6050, C4<1>, C4<1>;
L_0x5555579b5a90 .functor AND 1, L_0x5555579b5d80, L_0x5555579b5f20, C4<1>, C4<1>;
L_0x5555579b5b00 .functor OR 1, L_0x5555579b5a20, L_0x5555579b5a90, C4<0>, C4<0>;
L_0x5555579b5bc0 .functor AND 1, L_0x5555579b5d80, L_0x5555579b6050, C4<1>, C4<1>;
L_0x5555579b5c70 .functor OR 1, L_0x5555579b5b00, L_0x5555579b5bc0, C4<0>, C4<0>;
v0x5555578998e0_0 .net *"_ivl_0", 0 0, L_0x5555579b5940;  1 drivers
v0x5555578999e0_0 .net *"_ivl_10", 0 0, L_0x5555579b5bc0;  1 drivers
v0x555557899ac0_0 .net *"_ivl_4", 0 0, L_0x5555579b5a20;  1 drivers
v0x555557899b80_0 .net *"_ivl_6", 0 0, L_0x5555579b5a90;  1 drivers
v0x555557899c60_0 .net *"_ivl_8", 0 0, L_0x5555579b5b00;  1 drivers
v0x555557899d90_0 .net "c_in", 0 0, L_0x5555579b6050;  1 drivers
v0x555557899e50_0 .net "c_out", 0 0, L_0x5555579b5c70;  1 drivers
v0x555557899f10_0 .net "s", 0 0, L_0x5555579b59b0;  1 drivers
v0x555557899fd0_0 .net "x", 0 0, L_0x5555579b5d80;  1 drivers
v0x55555789a120_0 .net "y", 0 0, L_0x5555579b5f20;  1 drivers
S_0x55555789a280 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x55555789a430 .param/l "i" 0 18 14, +C4<0101>;
S_0x55555789a510 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555789a280;
 .timescale -12 -12;
S_0x55555789a6f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555789a510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b5eb0 .functor XOR 1, L_0x5555579b6630, L_0x5555579b6760, C4<0>, C4<0>;
L_0x5555579b6210 .functor XOR 1, L_0x5555579b5eb0, L_0x5555579b6a30, C4<0>, C4<0>;
L_0x5555579b6280 .functor AND 1, L_0x5555579b6760, L_0x5555579b6a30, C4<1>, C4<1>;
L_0x5555579b62f0 .functor AND 1, L_0x5555579b6630, L_0x5555579b6760, C4<1>, C4<1>;
L_0x5555579b6360 .functor OR 1, L_0x5555579b6280, L_0x5555579b62f0, C4<0>, C4<0>;
L_0x5555579b6470 .functor AND 1, L_0x5555579b6630, L_0x5555579b6a30, C4<1>, C4<1>;
L_0x5555579b6520 .functor OR 1, L_0x5555579b6360, L_0x5555579b6470, C4<0>, C4<0>;
v0x55555789a970_0 .net *"_ivl_0", 0 0, L_0x5555579b5eb0;  1 drivers
v0x55555789aa70_0 .net *"_ivl_10", 0 0, L_0x5555579b6470;  1 drivers
v0x55555789ab50_0 .net *"_ivl_4", 0 0, L_0x5555579b6280;  1 drivers
v0x55555789ac40_0 .net *"_ivl_6", 0 0, L_0x5555579b62f0;  1 drivers
v0x55555789ad20_0 .net *"_ivl_8", 0 0, L_0x5555579b6360;  1 drivers
v0x55555789ae50_0 .net "c_in", 0 0, L_0x5555579b6a30;  1 drivers
v0x55555789af10_0 .net "c_out", 0 0, L_0x5555579b6520;  1 drivers
v0x55555789afd0_0 .net "s", 0 0, L_0x5555579b6210;  1 drivers
v0x55555789b090_0 .net "x", 0 0, L_0x5555579b6630;  1 drivers
v0x55555789b1e0_0 .net "y", 0 0, L_0x5555579b6760;  1 drivers
S_0x55555789b340 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x55555789b4f0 .param/l "i" 0 18 14, +C4<0110>;
S_0x55555789b5d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555789b340;
 .timescale -12 -12;
S_0x55555789b7b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555789b5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b6ad0 .functor XOR 1, L_0x5555579b6fb0, L_0x5555579b7180, C4<0>, C4<0>;
L_0x5555579b6b40 .functor XOR 1, L_0x5555579b6ad0, L_0x5555579b7220, C4<0>, C4<0>;
L_0x5555579b6bb0 .functor AND 1, L_0x5555579b7180, L_0x5555579b7220, C4<1>, C4<1>;
L_0x5555579b6c20 .functor AND 1, L_0x5555579b6fb0, L_0x5555579b7180, C4<1>, C4<1>;
L_0x5555579b6ce0 .functor OR 1, L_0x5555579b6bb0, L_0x5555579b6c20, C4<0>, C4<0>;
L_0x5555579b6df0 .functor AND 1, L_0x5555579b6fb0, L_0x5555579b7220, C4<1>, C4<1>;
L_0x5555579b6ea0 .functor OR 1, L_0x5555579b6ce0, L_0x5555579b6df0, C4<0>, C4<0>;
v0x55555789ba30_0 .net *"_ivl_0", 0 0, L_0x5555579b6ad0;  1 drivers
v0x55555789bb30_0 .net *"_ivl_10", 0 0, L_0x5555579b6df0;  1 drivers
v0x55555789bc10_0 .net *"_ivl_4", 0 0, L_0x5555579b6bb0;  1 drivers
v0x55555789bd00_0 .net *"_ivl_6", 0 0, L_0x5555579b6c20;  1 drivers
v0x55555789bde0_0 .net *"_ivl_8", 0 0, L_0x5555579b6ce0;  1 drivers
v0x55555789bf10_0 .net "c_in", 0 0, L_0x5555579b7220;  1 drivers
v0x55555789bfd0_0 .net "c_out", 0 0, L_0x5555579b6ea0;  1 drivers
v0x55555789c090_0 .net "s", 0 0, L_0x5555579b6b40;  1 drivers
v0x55555789c150_0 .net "x", 0 0, L_0x5555579b6fb0;  1 drivers
v0x55555789c2a0_0 .net "y", 0 0, L_0x5555579b7180;  1 drivers
S_0x55555789c400 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x55555789c5b0 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555789c690 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555789c400;
 .timescale -12 -12;
S_0x55555789c870 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555789c690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b7400 .functor XOR 1, L_0x5555579b70e0, L_0x5555579b7a80, C4<0>, C4<0>;
L_0x5555579b7470 .functor XOR 1, L_0x5555579b7400, L_0x5555579b7350, C4<0>, C4<0>;
L_0x5555579b74e0 .functor AND 1, L_0x5555579b7a80, L_0x5555579b7350, C4<1>, C4<1>;
L_0x5555579b7550 .functor AND 1, L_0x5555579b70e0, L_0x5555579b7a80, C4<1>, C4<1>;
L_0x5555579b7610 .functor OR 1, L_0x5555579b74e0, L_0x5555579b7550, C4<0>, C4<0>;
L_0x5555579b7720 .functor AND 1, L_0x5555579b70e0, L_0x5555579b7350, C4<1>, C4<1>;
L_0x5555579b77d0 .functor OR 1, L_0x5555579b7610, L_0x5555579b7720, C4<0>, C4<0>;
v0x55555789caf0_0 .net *"_ivl_0", 0 0, L_0x5555579b7400;  1 drivers
v0x55555789cbf0_0 .net *"_ivl_10", 0 0, L_0x5555579b7720;  1 drivers
v0x55555789ccd0_0 .net *"_ivl_4", 0 0, L_0x5555579b74e0;  1 drivers
v0x55555789cdc0_0 .net *"_ivl_6", 0 0, L_0x5555579b7550;  1 drivers
v0x55555789cea0_0 .net *"_ivl_8", 0 0, L_0x5555579b7610;  1 drivers
v0x55555789cfd0_0 .net "c_in", 0 0, L_0x5555579b7350;  1 drivers
v0x55555789d090_0 .net "c_out", 0 0, L_0x5555579b77d0;  1 drivers
v0x55555789d150_0 .net "s", 0 0, L_0x5555579b7470;  1 drivers
v0x55555789d210_0 .net "x", 0 0, L_0x5555579b70e0;  1 drivers
v0x55555789d360_0 .net "y", 0 0, L_0x5555579b7a80;  1 drivers
S_0x55555789d4c0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555578950e0;
 .timescale -12 -12;
P_0x555557899350 .param/l "i" 0 18 14, +C4<01000>;
S_0x55555789d790 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555789d4c0;
 .timescale -12 -12;
S_0x55555789d970 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555789d790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b7c70 .functor XOR 1, L_0x5555579b8150, L_0x5555579b7b20, C4<0>, C4<0>;
L_0x5555579b7ce0 .functor XOR 1, L_0x5555579b7c70, L_0x5555579b83e0, C4<0>, C4<0>;
L_0x5555579b7d50 .functor AND 1, L_0x5555579b7b20, L_0x5555579b83e0, C4<1>, C4<1>;
L_0x5555579b7dc0 .functor AND 1, L_0x5555579b8150, L_0x5555579b7b20, C4<1>, C4<1>;
L_0x5555579b7e80 .functor OR 1, L_0x5555579b7d50, L_0x5555579b7dc0, C4<0>, C4<0>;
L_0x5555579b7f90 .functor AND 1, L_0x5555579b8150, L_0x5555579b83e0, C4<1>, C4<1>;
L_0x5555579b8040 .functor OR 1, L_0x5555579b7e80, L_0x5555579b7f90, C4<0>, C4<0>;
v0x55555789dbf0_0 .net *"_ivl_0", 0 0, L_0x5555579b7c70;  1 drivers
v0x55555789dcf0_0 .net *"_ivl_10", 0 0, L_0x5555579b7f90;  1 drivers
v0x55555789ddd0_0 .net *"_ivl_4", 0 0, L_0x5555579b7d50;  1 drivers
v0x55555789dec0_0 .net *"_ivl_6", 0 0, L_0x5555579b7dc0;  1 drivers
v0x55555789dfa0_0 .net *"_ivl_8", 0 0, L_0x5555579b7e80;  1 drivers
v0x55555789e0d0_0 .net "c_in", 0 0, L_0x5555579b83e0;  1 drivers
v0x55555789e190_0 .net "c_out", 0 0, L_0x5555579b8040;  1 drivers
v0x55555789e250_0 .net "s", 0 0, L_0x5555579b7ce0;  1 drivers
v0x55555789e310_0 .net "x", 0 0, L_0x5555579b8150;  1 drivers
v0x55555789e460_0 .net "y", 0 0, L_0x5555579b7b20;  1 drivers
S_0x55555789ea80 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555789ec80 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x5555578a6ec0_0 .net "answer", 7 0, L_0x5555579c1d90;  alias, 1 drivers
v0x5555578a6fc0_0 .net "carry", 7 0, L_0x5555579c1cd0;  1 drivers
v0x5555578a70a0_0 .net "carry_out", 0 0, L_0x5555579c2510;  1 drivers
v0x5555578a7140_0 .net "input1", 7 0, L_0x5555579c2060;  1 drivers
v0x5555578a7220_0 .net "input2", 7 0, L_0x5555579c2690;  1 drivers
L_0x5555579bdd00 .part L_0x5555579c2060, 0, 1;
L_0x5555579bdda0 .part L_0x5555579c2690, 0, 1;
L_0x5555579be410 .part L_0x5555579c2060, 1, 1;
L_0x5555579be4b0 .part L_0x5555579c2690, 1, 1;
L_0x5555579be5e0 .part L_0x5555579c1cd0, 0, 1;
L_0x5555579bec90 .part L_0x5555579c2060, 2, 1;
L_0x5555579bee00 .part L_0x5555579c2690, 2, 1;
L_0x5555579bef30 .part L_0x5555579c1cd0, 1, 1;
L_0x5555579bf5a0 .part L_0x5555579c2060, 3, 1;
L_0x5555579bf760 .part L_0x5555579c2690, 3, 1;
L_0x5555579bf980 .part L_0x5555579c1cd0, 2, 1;
L_0x5555579bfea0 .part L_0x5555579c2060, 4, 1;
L_0x5555579c0040 .part L_0x5555579c2690, 4, 1;
L_0x5555579c0170 .part L_0x5555579c1cd0, 3, 1;
L_0x5555579c0750 .part L_0x5555579c2060, 5, 1;
L_0x5555579c0880 .part L_0x5555579c2690, 5, 1;
L_0x5555579c0a40 .part L_0x5555579c1cd0, 4, 1;
L_0x5555579c1050 .part L_0x5555579c2060, 6, 1;
L_0x5555579c1220 .part L_0x5555579c2690, 6, 1;
L_0x5555579c12c0 .part L_0x5555579c1cd0, 5, 1;
L_0x5555579c1180 .part L_0x5555579c2060, 7, 1;
L_0x5555579c1b20 .part L_0x5555579c2690, 7, 1;
L_0x5555579c13f0 .part L_0x5555579c1cd0, 6, 1;
LS_0x5555579c1d90_0_0 .concat8 [ 1 1 1 1], L_0x5555579bdb80, L_0x5555579bdeb0, L_0x5555579be780, L_0x5555579bf120;
LS_0x5555579c1d90_0_4 .concat8 [ 1 1 1 1], L_0x5555579bfb20, L_0x5555579c0330, L_0x5555579c0be0, L_0x5555579c1510;
L_0x5555579c1d90 .concat8 [ 4 4 0 0], LS_0x5555579c1d90_0_0, LS_0x5555579c1d90_0_4;
LS_0x5555579c1cd0_0_0 .concat8 [ 1 1 1 1], L_0x5555579bdbf0, L_0x5555579be300, L_0x5555579beb80, L_0x5555579bf490;
LS_0x5555579c1cd0_0_4 .concat8 [ 1 1 1 1], L_0x5555579bfd90, L_0x5555579c0640, L_0x5555579c0f40, L_0x5555579c1870;
L_0x5555579c1cd0 .concat8 [ 4 4 0 0], LS_0x5555579c1cd0_0_0, LS_0x5555579c1cd0_0_4;
L_0x5555579c2510 .part L_0x5555579c1cd0, 7, 1;
S_0x55555789ee50 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x55555789f050 .param/l "i" 0 18 14, +C4<00>;
S_0x55555789f130 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x55555789ee50;
 .timescale -12 -12;
S_0x55555789f310 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555789f130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579bdb80 .functor XOR 1, L_0x5555579bdd00, L_0x5555579bdda0, C4<0>, C4<0>;
L_0x5555579bdbf0 .functor AND 1, L_0x5555579bdd00, L_0x5555579bdda0, C4<1>, C4<1>;
v0x55555789f5b0_0 .net "c", 0 0, L_0x5555579bdbf0;  1 drivers
v0x55555789f690_0 .net "s", 0 0, L_0x5555579bdb80;  1 drivers
v0x55555789f750_0 .net "x", 0 0, L_0x5555579bdd00;  1 drivers
v0x55555789f820_0 .net "y", 0 0, L_0x5555579bdda0;  1 drivers
S_0x55555789f990 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x55555789fbb0 .param/l "i" 0 18 14, +C4<01>;
S_0x55555789fc70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555789f990;
 .timescale -12 -12;
S_0x55555789fe50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555789fc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bde40 .functor XOR 1, L_0x5555579be410, L_0x5555579be4b0, C4<0>, C4<0>;
L_0x5555579bdeb0 .functor XOR 1, L_0x5555579bde40, L_0x5555579be5e0, C4<0>, C4<0>;
L_0x5555579bdf70 .functor AND 1, L_0x5555579be4b0, L_0x5555579be5e0, C4<1>, C4<1>;
L_0x5555579be080 .functor AND 1, L_0x5555579be410, L_0x5555579be4b0, C4<1>, C4<1>;
L_0x5555579be140 .functor OR 1, L_0x5555579bdf70, L_0x5555579be080, C4<0>, C4<0>;
L_0x5555579be250 .functor AND 1, L_0x5555579be410, L_0x5555579be5e0, C4<1>, C4<1>;
L_0x5555579be300 .functor OR 1, L_0x5555579be140, L_0x5555579be250, C4<0>, C4<0>;
v0x5555578a00d0_0 .net *"_ivl_0", 0 0, L_0x5555579bde40;  1 drivers
v0x5555578a01d0_0 .net *"_ivl_10", 0 0, L_0x5555579be250;  1 drivers
v0x5555578a02b0_0 .net *"_ivl_4", 0 0, L_0x5555579bdf70;  1 drivers
v0x5555578a03a0_0 .net *"_ivl_6", 0 0, L_0x5555579be080;  1 drivers
v0x5555578a0480_0 .net *"_ivl_8", 0 0, L_0x5555579be140;  1 drivers
v0x5555578a05b0_0 .net "c_in", 0 0, L_0x5555579be5e0;  1 drivers
v0x5555578a0670_0 .net "c_out", 0 0, L_0x5555579be300;  1 drivers
v0x5555578a0730_0 .net "s", 0 0, L_0x5555579bdeb0;  1 drivers
v0x5555578a07f0_0 .net "x", 0 0, L_0x5555579be410;  1 drivers
v0x5555578a08b0_0 .net "y", 0 0, L_0x5555579be4b0;  1 drivers
S_0x5555578a0a10 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x5555578a0bc0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578a0c80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a0a10;
 .timescale -12 -12;
S_0x5555578a0e60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a0c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579be710 .functor XOR 1, L_0x5555579bec90, L_0x5555579bee00, C4<0>, C4<0>;
L_0x5555579be780 .functor XOR 1, L_0x5555579be710, L_0x5555579bef30, C4<0>, C4<0>;
L_0x5555579be7f0 .functor AND 1, L_0x5555579bee00, L_0x5555579bef30, C4<1>, C4<1>;
L_0x5555579be900 .functor AND 1, L_0x5555579bec90, L_0x5555579bee00, C4<1>, C4<1>;
L_0x5555579be9c0 .functor OR 1, L_0x5555579be7f0, L_0x5555579be900, C4<0>, C4<0>;
L_0x5555579bead0 .functor AND 1, L_0x5555579bec90, L_0x5555579bef30, C4<1>, C4<1>;
L_0x5555579beb80 .functor OR 1, L_0x5555579be9c0, L_0x5555579bead0, C4<0>, C4<0>;
v0x5555578a1110_0 .net *"_ivl_0", 0 0, L_0x5555579be710;  1 drivers
v0x5555578a1210_0 .net *"_ivl_10", 0 0, L_0x5555579bead0;  1 drivers
v0x5555578a12f0_0 .net *"_ivl_4", 0 0, L_0x5555579be7f0;  1 drivers
v0x5555578a13e0_0 .net *"_ivl_6", 0 0, L_0x5555579be900;  1 drivers
v0x5555578a14c0_0 .net *"_ivl_8", 0 0, L_0x5555579be9c0;  1 drivers
v0x5555578a15f0_0 .net "c_in", 0 0, L_0x5555579bef30;  1 drivers
v0x5555578a16b0_0 .net "c_out", 0 0, L_0x5555579beb80;  1 drivers
v0x5555578a1770_0 .net "s", 0 0, L_0x5555579be780;  1 drivers
v0x5555578a1830_0 .net "x", 0 0, L_0x5555579bec90;  1 drivers
v0x5555578a1980_0 .net "y", 0 0, L_0x5555579bee00;  1 drivers
S_0x5555578a1ae0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x5555578a1c90 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578a1d70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a1ae0;
 .timescale -12 -12;
S_0x5555578a1f50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a1d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bf0b0 .functor XOR 1, L_0x5555579bf5a0, L_0x5555579bf760, C4<0>, C4<0>;
L_0x5555579bf120 .functor XOR 1, L_0x5555579bf0b0, L_0x5555579bf980, C4<0>, C4<0>;
L_0x5555579bf190 .functor AND 1, L_0x5555579bf760, L_0x5555579bf980, C4<1>, C4<1>;
L_0x5555579bf250 .functor AND 1, L_0x5555579bf5a0, L_0x5555579bf760, C4<1>, C4<1>;
L_0x5555579bf310 .functor OR 1, L_0x5555579bf190, L_0x5555579bf250, C4<0>, C4<0>;
L_0x5555579bf420 .functor AND 1, L_0x5555579bf5a0, L_0x5555579bf980, C4<1>, C4<1>;
L_0x5555579bf490 .functor OR 1, L_0x5555579bf310, L_0x5555579bf420, C4<0>, C4<0>;
v0x5555578a21d0_0 .net *"_ivl_0", 0 0, L_0x5555579bf0b0;  1 drivers
v0x5555578a22d0_0 .net *"_ivl_10", 0 0, L_0x5555579bf420;  1 drivers
v0x5555578a23b0_0 .net *"_ivl_4", 0 0, L_0x5555579bf190;  1 drivers
v0x5555578a24a0_0 .net *"_ivl_6", 0 0, L_0x5555579bf250;  1 drivers
v0x5555578a2580_0 .net *"_ivl_8", 0 0, L_0x5555579bf310;  1 drivers
v0x5555578a26b0_0 .net "c_in", 0 0, L_0x5555579bf980;  1 drivers
v0x5555578a2770_0 .net "c_out", 0 0, L_0x5555579bf490;  1 drivers
v0x5555578a2830_0 .net "s", 0 0, L_0x5555579bf120;  1 drivers
v0x5555578a28f0_0 .net "x", 0 0, L_0x5555579bf5a0;  1 drivers
v0x5555578a2a40_0 .net "y", 0 0, L_0x5555579bf760;  1 drivers
S_0x5555578a2ba0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x5555578a2da0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578a2e80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a2ba0;
 .timescale -12 -12;
S_0x5555578a3060 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a2e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bfab0 .functor XOR 1, L_0x5555579bfea0, L_0x5555579c0040, C4<0>, C4<0>;
L_0x5555579bfb20 .functor XOR 1, L_0x5555579bfab0, L_0x5555579c0170, C4<0>, C4<0>;
L_0x5555579bfb90 .functor AND 1, L_0x5555579c0040, L_0x5555579c0170, C4<1>, C4<1>;
L_0x5555579bfc00 .functor AND 1, L_0x5555579bfea0, L_0x5555579c0040, C4<1>, C4<1>;
L_0x5555579bfc70 .functor OR 1, L_0x5555579bfb90, L_0x5555579bfc00, C4<0>, C4<0>;
L_0x5555579bfce0 .functor AND 1, L_0x5555579bfea0, L_0x5555579c0170, C4<1>, C4<1>;
L_0x5555579bfd90 .functor OR 1, L_0x5555579bfc70, L_0x5555579bfce0, C4<0>, C4<0>;
v0x5555578a32e0_0 .net *"_ivl_0", 0 0, L_0x5555579bfab0;  1 drivers
v0x5555578a33e0_0 .net *"_ivl_10", 0 0, L_0x5555579bfce0;  1 drivers
v0x5555578a34c0_0 .net *"_ivl_4", 0 0, L_0x5555579bfb90;  1 drivers
v0x5555578a3580_0 .net *"_ivl_6", 0 0, L_0x5555579bfc00;  1 drivers
v0x5555578a3660_0 .net *"_ivl_8", 0 0, L_0x5555579bfc70;  1 drivers
v0x5555578a3790_0 .net "c_in", 0 0, L_0x5555579c0170;  1 drivers
v0x5555578a3850_0 .net "c_out", 0 0, L_0x5555579bfd90;  1 drivers
v0x5555578a3910_0 .net "s", 0 0, L_0x5555579bfb20;  1 drivers
v0x5555578a39d0_0 .net "x", 0 0, L_0x5555579bfea0;  1 drivers
v0x5555578a3b20_0 .net "y", 0 0, L_0x5555579c0040;  1 drivers
S_0x5555578a3c80 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x5555578a3e30 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578a3f10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a3c80;
 .timescale -12 -12;
S_0x5555578a40f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a3f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bffd0 .functor XOR 1, L_0x5555579c0750, L_0x5555579c0880, C4<0>, C4<0>;
L_0x5555579c0330 .functor XOR 1, L_0x5555579bffd0, L_0x5555579c0a40, C4<0>, C4<0>;
L_0x5555579c03a0 .functor AND 1, L_0x5555579c0880, L_0x5555579c0a40, C4<1>, C4<1>;
L_0x5555579c0410 .functor AND 1, L_0x5555579c0750, L_0x5555579c0880, C4<1>, C4<1>;
L_0x5555579c0480 .functor OR 1, L_0x5555579c03a0, L_0x5555579c0410, C4<0>, C4<0>;
L_0x5555579c0590 .functor AND 1, L_0x5555579c0750, L_0x5555579c0a40, C4<1>, C4<1>;
L_0x5555579c0640 .functor OR 1, L_0x5555579c0480, L_0x5555579c0590, C4<0>, C4<0>;
v0x5555578a4370_0 .net *"_ivl_0", 0 0, L_0x5555579bffd0;  1 drivers
v0x5555578a4470_0 .net *"_ivl_10", 0 0, L_0x5555579c0590;  1 drivers
v0x5555578a4550_0 .net *"_ivl_4", 0 0, L_0x5555579c03a0;  1 drivers
v0x5555578a4640_0 .net *"_ivl_6", 0 0, L_0x5555579c0410;  1 drivers
v0x5555578a4720_0 .net *"_ivl_8", 0 0, L_0x5555579c0480;  1 drivers
v0x5555578a4850_0 .net "c_in", 0 0, L_0x5555579c0a40;  1 drivers
v0x5555578a4910_0 .net "c_out", 0 0, L_0x5555579c0640;  1 drivers
v0x5555578a49d0_0 .net "s", 0 0, L_0x5555579c0330;  1 drivers
v0x5555578a4a90_0 .net "x", 0 0, L_0x5555579c0750;  1 drivers
v0x5555578a4be0_0 .net "y", 0 0, L_0x5555579c0880;  1 drivers
S_0x5555578a4d40 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x5555578a4ef0 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578a4fd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a4d40;
 .timescale -12 -12;
S_0x5555578a51b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a4fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c0b70 .functor XOR 1, L_0x5555579c1050, L_0x5555579c1220, C4<0>, C4<0>;
L_0x5555579c0be0 .functor XOR 1, L_0x5555579c0b70, L_0x5555579c12c0, C4<0>, C4<0>;
L_0x5555579c0c50 .functor AND 1, L_0x5555579c1220, L_0x5555579c12c0, C4<1>, C4<1>;
L_0x5555579c0cc0 .functor AND 1, L_0x5555579c1050, L_0x5555579c1220, C4<1>, C4<1>;
L_0x5555579c0d80 .functor OR 1, L_0x5555579c0c50, L_0x5555579c0cc0, C4<0>, C4<0>;
L_0x5555579c0e90 .functor AND 1, L_0x5555579c1050, L_0x5555579c12c0, C4<1>, C4<1>;
L_0x5555579c0f40 .functor OR 1, L_0x5555579c0d80, L_0x5555579c0e90, C4<0>, C4<0>;
v0x5555578a5430_0 .net *"_ivl_0", 0 0, L_0x5555579c0b70;  1 drivers
v0x5555578a5530_0 .net *"_ivl_10", 0 0, L_0x5555579c0e90;  1 drivers
v0x5555578a5610_0 .net *"_ivl_4", 0 0, L_0x5555579c0c50;  1 drivers
v0x5555578a5700_0 .net *"_ivl_6", 0 0, L_0x5555579c0cc0;  1 drivers
v0x5555578a57e0_0 .net *"_ivl_8", 0 0, L_0x5555579c0d80;  1 drivers
v0x5555578a5910_0 .net "c_in", 0 0, L_0x5555579c12c0;  1 drivers
v0x5555578a59d0_0 .net "c_out", 0 0, L_0x5555579c0f40;  1 drivers
v0x5555578a5a90_0 .net "s", 0 0, L_0x5555579c0be0;  1 drivers
v0x5555578a5b50_0 .net "x", 0 0, L_0x5555579c1050;  1 drivers
v0x5555578a5ca0_0 .net "y", 0 0, L_0x5555579c1220;  1 drivers
S_0x5555578a5e00 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555789ea80;
 .timescale -12 -12;
P_0x5555578a5fb0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578a6090 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a5e00;
 .timescale -12 -12;
S_0x5555578a6270 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a6090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c14a0 .functor XOR 1, L_0x5555579c1180, L_0x5555579c1b20, C4<0>, C4<0>;
L_0x5555579c1510 .functor XOR 1, L_0x5555579c14a0, L_0x5555579c13f0, C4<0>, C4<0>;
L_0x5555579c1580 .functor AND 1, L_0x5555579c1b20, L_0x5555579c13f0, C4<1>, C4<1>;
L_0x5555579c15f0 .functor AND 1, L_0x5555579c1180, L_0x5555579c1b20, C4<1>, C4<1>;
L_0x5555579c16b0 .functor OR 1, L_0x5555579c1580, L_0x5555579c15f0, C4<0>, C4<0>;
L_0x5555579c17c0 .functor AND 1, L_0x5555579c1180, L_0x5555579c13f0, C4<1>, C4<1>;
L_0x5555579c1870 .functor OR 1, L_0x5555579c16b0, L_0x5555579c17c0, C4<0>, C4<0>;
v0x5555578a64f0_0 .net *"_ivl_0", 0 0, L_0x5555579c14a0;  1 drivers
v0x5555578a65f0_0 .net *"_ivl_10", 0 0, L_0x5555579c17c0;  1 drivers
v0x5555578a66d0_0 .net *"_ivl_4", 0 0, L_0x5555579c1580;  1 drivers
v0x5555578a67c0_0 .net *"_ivl_6", 0 0, L_0x5555579c15f0;  1 drivers
v0x5555578a68a0_0 .net *"_ivl_8", 0 0, L_0x5555579c16b0;  1 drivers
v0x5555578a69d0_0 .net "c_in", 0 0, L_0x5555579c13f0;  1 drivers
v0x5555578a6a90_0 .net "c_out", 0 0, L_0x5555579c1870;  1 drivers
v0x5555578a6b50_0 .net "s", 0 0, L_0x5555579c1510;  1 drivers
v0x5555578a6c10_0 .net "x", 0 0, L_0x5555579c1180;  1 drivers
v0x5555578a6d60_0 .net "y", 0 0, L_0x5555579c1b20;  1 drivers
S_0x5555578a7380 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578a7560 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x5555578af7d0_0 .net "answer", 7 0, L_0x5555579bd140;  alias, 1 drivers
v0x5555578af8d0_0 .net "carry", 7 0, L_0x5555579bd080;  1 drivers
v0x5555578af9b0_0 .net "carry_out", 0 0, L_0x5555579bd8c0;  1 drivers
v0x5555578afa50_0 .net "input1", 7 0, L_0x5555579bd410;  1 drivers
v0x5555578afb30_0 .net "input2", 7 0, L_0x5555579bda90;  1 drivers
L_0x5555579b90f0 .part L_0x5555579bd410, 0, 1;
L_0x5555579b9190 .part L_0x5555579bda90, 0, 1;
L_0x5555579b97c0 .part L_0x5555579bd410, 1, 1;
L_0x5555579b9860 .part L_0x5555579bda90, 1, 1;
L_0x5555579b9990 .part L_0x5555579bd080, 0, 1;
L_0x5555579ba040 .part L_0x5555579bd410, 2, 1;
L_0x5555579ba1b0 .part L_0x5555579bda90, 2, 1;
L_0x5555579ba2e0 .part L_0x5555579bd080, 1, 1;
L_0x5555579ba950 .part L_0x5555579bd410, 3, 1;
L_0x5555579bab10 .part L_0x5555579bda90, 3, 1;
L_0x5555579bad30 .part L_0x5555579bd080, 2, 1;
L_0x5555579bb250 .part L_0x5555579bd410, 4, 1;
L_0x5555579bb3f0 .part L_0x5555579bda90, 4, 1;
L_0x5555579bb520 .part L_0x5555579bd080, 3, 1;
L_0x5555579bbb00 .part L_0x5555579bd410, 5, 1;
L_0x5555579bbc30 .part L_0x5555579bda90, 5, 1;
L_0x5555579bbdf0 .part L_0x5555579bd080, 4, 1;
L_0x5555579bc400 .part L_0x5555579bd410, 6, 1;
L_0x5555579bc5d0 .part L_0x5555579bda90, 6, 1;
L_0x5555579bc670 .part L_0x5555579bd080, 5, 1;
L_0x5555579bc530 .part L_0x5555579bd410, 7, 1;
L_0x5555579bced0 .part L_0x5555579bda90, 7, 1;
L_0x5555579bc7a0 .part L_0x5555579bd080, 6, 1;
LS_0x5555579bd140_0_0 .concat8 [ 1 1 1 1], L_0x5555579b8f70, L_0x5555579b92a0, L_0x5555579b9b30, L_0x5555579ba4d0;
LS_0x5555579bd140_0_4 .concat8 [ 1 1 1 1], L_0x5555579baed0, L_0x5555579bb6e0, L_0x5555579bbf90, L_0x5555579bc8c0;
L_0x5555579bd140 .concat8 [ 4 4 0 0], LS_0x5555579bd140_0_0, LS_0x5555579bd140_0_4;
LS_0x5555579bd080_0_0 .concat8 [ 1 1 1 1], L_0x5555579b8fe0, L_0x5555579b96b0, L_0x5555579b9f30, L_0x5555579ba840;
LS_0x5555579bd080_0_4 .concat8 [ 1 1 1 1], L_0x5555579bb140, L_0x5555579bb9f0, L_0x5555579bc2f0, L_0x5555579bcc20;
L_0x5555579bd080 .concat8 [ 4 4 0 0], LS_0x5555579bd080_0_0, LS_0x5555579bd080_0_4;
L_0x5555579bd8c0 .part L_0x5555579bd080, 7, 1;
S_0x5555578a7760 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578a7960 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578a7a40 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578a7760;
 .timescale -12 -12;
S_0x5555578a7c20 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578a7a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579b8f70 .functor XOR 1, L_0x5555579b90f0, L_0x5555579b9190, C4<0>, C4<0>;
L_0x5555579b8fe0 .functor AND 1, L_0x5555579b90f0, L_0x5555579b9190, C4<1>, C4<1>;
v0x5555578a7ec0_0 .net "c", 0 0, L_0x5555579b8fe0;  1 drivers
v0x5555578a7fa0_0 .net "s", 0 0, L_0x5555579b8f70;  1 drivers
v0x5555578a8060_0 .net "x", 0 0, L_0x5555579b90f0;  1 drivers
v0x5555578a8130_0 .net "y", 0 0, L_0x5555579b9190;  1 drivers
S_0x5555578a82a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578a84c0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578a8580 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a82a0;
 .timescale -12 -12;
S_0x5555578a8760 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a8580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b9230 .functor XOR 1, L_0x5555579b97c0, L_0x5555579b9860, C4<0>, C4<0>;
L_0x5555579b92a0 .functor XOR 1, L_0x5555579b9230, L_0x5555579b9990, C4<0>, C4<0>;
L_0x5555579b9360 .functor AND 1, L_0x5555579b9860, L_0x5555579b9990, C4<1>, C4<1>;
L_0x5555579b9470 .functor AND 1, L_0x5555579b97c0, L_0x5555579b9860, C4<1>, C4<1>;
L_0x5555579b9530 .functor OR 1, L_0x5555579b9360, L_0x5555579b9470, C4<0>, C4<0>;
L_0x5555579b9640 .functor AND 1, L_0x5555579b97c0, L_0x5555579b9990, C4<1>, C4<1>;
L_0x5555579b96b0 .functor OR 1, L_0x5555579b9530, L_0x5555579b9640, C4<0>, C4<0>;
v0x5555578a89e0_0 .net *"_ivl_0", 0 0, L_0x5555579b9230;  1 drivers
v0x5555578a8ae0_0 .net *"_ivl_10", 0 0, L_0x5555579b9640;  1 drivers
v0x5555578a8bc0_0 .net *"_ivl_4", 0 0, L_0x5555579b9360;  1 drivers
v0x5555578a8cb0_0 .net *"_ivl_6", 0 0, L_0x5555579b9470;  1 drivers
v0x5555578a8d90_0 .net *"_ivl_8", 0 0, L_0x5555579b9530;  1 drivers
v0x5555578a8ec0_0 .net "c_in", 0 0, L_0x5555579b9990;  1 drivers
v0x5555578a8f80_0 .net "c_out", 0 0, L_0x5555579b96b0;  1 drivers
v0x5555578a9040_0 .net "s", 0 0, L_0x5555579b92a0;  1 drivers
v0x5555578a9100_0 .net "x", 0 0, L_0x5555579b97c0;  1 drivers
v0x5555578a91c0_0 .net "y", 0 0, L_0x5555579b9860;  1 drivers
S_0x5555578a9320 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578a94d0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578a9590 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578a9320;
 .timescale -12 -12;
S_0x5555578a9770 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578a9590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b9ac0 .functor XOR 1, L_0x5555579ba040, L_0x5555579ba1b0, C4<0>, C4<0>;
L_0x5555579b9b30 .functor XOR 1, L_0x5555579b9ac0, L_0x5555579ba2e0, C4<0>, C4<0>;
L_0x5555579b9ba0 .functor AND 1, L_0x5555579ba1b0, L_0x5555579ba2e0, C4<1>, C4<1>;
L_0x5555579b9cb0 .functor AND 1, L_0x5555579ba040, L_0x5555579ba1b0, C4<1>, C4<1>;
L_0x5555579b9d70 .functor OR 1, L_0x5555579b9ba0, L_0x5555579b9cb0, C4<0>, C4<0>;
L_0x5555579b9e80 .functor AND 1, L_0x5555579ba040, L_0x5555579ba2e0, C4<1>, C4<1>;
L_0x5555579b9f30 .functor OR 1, L_0x5555579b9d70, L_0x5555579b9e80, C4<0>, C4<0>;
v0x5555578a9a20_0 .net *"_ivl_0", 0 0, L_0x5555579b9ac0;  1 drivers
v0x5555578a9b20_0 .net *"_ivl_10", 0 0, L_0x5555579b9e80;  1 drivers
v0x5555578a9c00_0 .net *"_ivl_4", 0 0, L_0x5555579b9ba0;  1 drivers
v0x5555578a9cf0_0 .net *"_ivl_6", 0 0, L_0x5555579b9cb0;  1 drivers
v0x5555578a9dd0_0 .net *"_ivl_8", 0 0, L_0x5555579b9d70;  1 drivers
v0x5555578a9f00_0 .net "c_in", 0 0, L_0x5555579ba2e0;  1 drivers
v0x5555578a9fc0_0 .net "c_out", 0 0, L_0x5555579b9f30;  1 drivers
v0x5555578aa080_0 .net "s", 0 0, L_0x5555579b9b30;  1 drivers
v0x5555578aa140_0 .net "x", 0 0, L_0x5555579ba040;  1 drivers
v0x5555578aa290_0 .net "y", 0 0, L_0x5555579ba1b0;  1 drivers
S_0x5555578aa3f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578aa5a0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578aa680 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578aa3f0;
 .timescale -12 -12;
S_0x5555578aa860 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578aa680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ba460 .functor XOR 1, L_0x5555579ba950, L_0x5555579bab10, C4<0>, C4<0>;
L_0x5555579ba4d0 .functor XOR 1, L_0x5555579ba460, L_0x5555579bad30, C4<0>, C4<0>;
L_0x5555579ba540 .functor AND 1, L_0x5555579bab10, L_0x5555579bad30, C4<1>, C4<1>;
L_0x5555579ba600 .functor AND 1, L_0x5555579ba950, L_0x5555579bab10, C4<1>, C4<1>;
L_0x5555579ba6c0 .functor OR 1, L_0x5555579ba540, L_0x5555579ba600, C4<0>, C4<0>;
L_0x5555579ba7d0 .functor AND 1, L_0x5555579ba950, L_0x5555579bad30, C4<1>, C4<1>;
L_0x5555579ba840 .functor OR 1, L_0x5555579ba6c0, L_0x5555579ba7d0, C4<0>, C4<0>;
v0x5555578aaae0_0 .net *"_ivl_0", 0 0, L_0x5555579ba460;  1 drivers
v0x5555578aabe0_0 .net *"_ivl_10", 0 0, L_0x5555579ba7d0;  1 drivers
v0x5555578aacc0_0 .net *"_ivl_4", 0 0, L_0x5555579ba540;  1 drivers
v0x5555578aadb0_0 .net *"_ivl_6", 0 0, L_0x5555579ba600;  1 drivers
v0x5555578aae90_0 .net *"_ivl_8", 0 0, L_0x5555579ba6c0;  1 drivers
v0x5555578aafc0_0 .net "c_in", 0 0, L_0x5555579bad30;  1 drivers
v0x5555578ab080_0 .net "c_out", 0 0, L_0x5555579ba840;  1 drivers
v0x5555578ab140_0 .net "s", 0 0, L_0x5555579ba4d0;  1 drivers
v0x5555578ab200_0 .net "x", 0 0, L_0x5555579ba950;  1 drivers
v0x5555578ab350_0 .net "y", 0 0, L_0x5555579bab10;  1 drivers
S_0x5555578ab4b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578ab6b0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578ab790 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ab4b0;
 .timescale -12 -12;
S_0x5555578ab970 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ab790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bae60 .functor XOR 1, L_0x5555579bb250, L_0x5555579bb3f0, C4<0>, C4<0>;
L_0x5555579baed0 .functor XOR 1, L_0x5555579bae60, L_0x5555579bb520, C4<0>, C4<0>;
L_0x5555579baf40 .functor AND 1, L_0x5555579bb3f0, L_0x5555579bb520, C4<1>, C4<1>;
L_0x5555579bafb0 .functor AND 1, L_0x5555579bb250, L_0x5555579bb3f0, C4<1>, C4<1>;
L_0x5555579bb020 .functor OR 1, L_0x5555579baf40, L_0x5555579bafb0, C4<0>, C4<0>;
L_0x5555579bb090 .functor AND 1, L_0x5555579bb250, L_0x5555579bb520, C4<1>, C4<1>;
L_0x5555579bb140 .functor OR 1, L_0x5555579bb020, L_0x5555579bb090, C4<0>, C4<0>;
v0x5555578abbf0_0 .net *"_ivl_0", 0 0, L_0x5555579bae60;  1 drivers
v0x5555578abcf0_0 .net *"_ivl_10", 0 0, L_0x5555579bb090;  1 drivers
v0x5555578abdd0_0 .net *"_ivl_4", 0 0, L_0x5555579baf40;  1 drivers
v0x5555578abe90_0 .net *"_ivl_6", 0 0, L_0x5555579bafb0;  1 drivers
v0x5555578abf70_0 .net *"_ivl_8", 0 0, L_0x5555579bb020;  1 drivers
v0x5555578ac0a0_0 .net "c_in", 0 0, L_0x5555579bb520;  1 drivers
v0x5555578ac160_0 .net "c_out", 0 0, L_0x5555579bb140;  1 drivers
v0x5555578ac220_0 .net "s", 0 0, L_0x5555579baed0;  1 drivers
v0x5555578ac2e0_0 .net "x", 0 0, L_0x5555579bb250;  1 drivers
v0x5555578ac430_0 .net "y", 0 0, L_0x5555579bb3f0;  1 drivers
S_0x5555578ac590 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578ac740 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578ac820 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ac590;
 .timescale -12 -12;
S_0x5555578aca00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ac820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bb380 .functor XOR 1, L_0x5555579bbb00, L_0x5555579bbc30, C4<0>, C4<0>;
L_0x5555579bb6e0 .functor XOR 1, L_0x5555579bb380, L_0x5555579bbdf0, C4<0>, C4<0>;
L_0x5555579bb750 .functor AND 1, L_0x5555579bbc30, L_0x5555579bbdf0, C4<1>, C4<1>;
L_0x5555579bb7c0 .functor AND 1, L_0x5555579bbb00, L_0x5555579bbc30, C4<1>, C4<1>;
L_0x5555579bb830 .functor OR 1, L_0x5555579bb750, L_0x5555579bb7c0, C4<0>, C4<0>;
L_0x5555579bb940 .functor AND 1, L_0x5555579bbb00, L_0x5555579bbdf0, C4<1>, C4<1>;
L_0x5555579bb9f0 .functor OR 1, L_0x5555579bb830, L_0x5555579bb940, C4<0>, C4<0>;
v0x5555578acc80_0 .net *"_ivl_0", 0 0, L_0x5555579bb380;  1 drivers
v0x5555578acd80_0 .net *"_ivl_10", 0 0, L_0x5555579bb940;  1 drivers
v0x5555578ace60_0 .net *"_ivl_4", 0 0, L_0x5555579bb750;  1 drivers
v0x5555578acf50_0 .net *"_ivl_6", 0 0, L_0x5555579bb7c0;  1 drivers
v0x5555578ad030_0 .net *"_ivl_8", 0 0, L_0x5555579bb830;  1 drivers
v0x5555578ad160_0 .net "c_in", 0 0, L_0x5555579bbdf0;  1 drivers
v0x5555578ad220_0 .net "c_out", 0 0, L_0x5555579bb9f0;  1 drivers
v0x5555578ad2e0_0 .net "s", 0 0, L_0x5555579bb6e0;  1 drivers
v0x5555578ad3a0_0 .net "x", 0 0, L_0x5555579bbb00;  1 drivers
v0x5555578ad4f0_0 .net "y", 0 0, L_0x5555579bbc30;  1 drivers
S_0x5555578ad650 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578ad800 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578ad8e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ad650;
 .timescale -12 -12;
S_0x5555578adac0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ad8e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bbf20 .functor XOR 1, L_0x5555579bc400, L_0x5555579bc5d0, C4<0>, C4<0>;
L_0x5555579bbf90 .functor XOR 1, L_0x5555579bbf20, L_0x5555579bc670, C4<0>, C4<0>;
L_0x5555579bc000 .functor AND 1, L_0x5555579bc5d0, L_0x5555579bc670, C4<1>, C4<1>;
L_0x5555579bc070 .functor AND 1, L_0x5555579bc400, L_0x5555579bc5d0, C4<1>, C4<1>;
L_0x5555579bc130 .functor OR 1, L_0x5555579bc000, L_0x5555579bc070, C4<0>, C4<0>;
L_0x5555579bc240 .functor AND 1, L_0x5555579bc400, L_0x5555579bc670, C4<1>, C4<1>;
L_0x5555579bc2f0 .functor OR 1, L_0x5555579bc130, L_0x5555579bc240, C4<0>, C4<0>;
v0x5555578add40_0 .net *"_ivl_0", 0 0, L_0x5555579bbf20;  1 drivers
v0x5555578ade40_0 .net *"_ivl_10", 0 0, L_0x5555579bc240;  1 drivers
v0x5555578adf20_0 .net *"_ivl_4", 0 0, L_0x5555579bc000;  1 drivers
v0x5555578ae010_0 .net *"_ivl_6", 0 0, L_0x5555579bc070;  1 drivers
v0x5555578ae0f0_0 .net *"_ivl_8", 0 0, L_0x5555579bc130;  1 drivers
v0x5555578ae220_0 .net "c_in", 0 0, L_0x5555579bc670;  1 drivers
v0x5555578ae2e0_0 .net "c_out", 0 0, L_0x5555579bc2f0;  1 drivers
v0x5555578ae3a0_0 .net "s", 0 0, L_0x5555579bbf90;  1 drivers
v0x5555578ae460_0 .net "x", 0 0, L_0x5555579bc400;  1 drivers
v0x5555578ae5b0_0 .net "y", 0 0, L_0x5555579bc5d0;  1 drivers
S_0x5555578ae710 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578a7380;
 .timescale -12 -12;
P_0x5555578ae8c0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578ae9a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ae710;
 .timescale -12 -12;
S_0x5555578aeb80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ae9a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579bc850 .functor XOR 1, L_0x5555579bc530, L_0x5555579bced0, C4<0>, C4<0>;
L_0x5555579bc8c0 .functor XOR 1, L_0x5555579bc850, L_0x5555579bc7a0, C4<0>, C4<0>;
L_0x5555579bc930 .functor AND 1, L_0x5555579bced0, L_0x5555579bc7a0, C4<1>, C4<1>;
L_0x5555579bc9a0 .functor AND 1, L_0x5555579bc530, L_0x5555579bced0, C4<1>, C4<1>;
L_0x5555579bca60 .functor OR 1, L_0x5555579bc930, L_0x5555579bc9a0, C4<0>, C4<0>;
L_0x5555579bcb70 .functor AND 1, L_0x5555579bc530, L_0x5555579bc7a0, C4<1>, C4<1>;
L_0x5555579bcc20 .functor OR 1, L_0x5555579bca60, L_0x5555579bcb70, C4<0>, C4<0>;
v0x5555578aee00_0 .net *"_ivl_0", 0 0, L_0x5555579bc850;  1 drivers
v0x5555578aef00_0 .net *"_ivl_10", 0 0, L_0x5555579bcb70;  1 drivers
v0x5555578aefe0_0 .net *"_ivl_4", 0 0, L_0x5555579bc930;  1 drivers
v0x5555578af0d0_0 .net *"_ivl_6", 0 0, L_0x5555579bc9a0;  1 drivers
v0x5555578af1b0_0 .net *"_ivl_8", 0 0, L_0x5555579bca60;  1 drivers
v0x5555578af2e0_0 .net "c_in", 0 0, L_0x5555579bc7a0;  1 drivers
v0x5555578af3a0_0 .net "c_out", 0 0, L_0x5555579bcc20;  1 drivers
v0x5555578af460_0 .net "s", 0 0, L_0x5555579bc8c0;  1 drivers
v0x5555578af520_0 .net "x", 0 0, L_0x5555579bc530;  1 drivers
v0x5555578af670_0 .net "y", 0 0, L_0x5555579bced0;  1 drivers
S_0x5555578afc90 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 1 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x5555577821e0 .param/l "END" 1 20 33, C4<10>;
P_0x555557782220 .param/l "INIT" 1 20 31, C4<00>;
P_0x555557782260 .param/l "M" 0 20 3, +C4<00000000000000000000000000001001>;
P_0x5555577822a0 .param/l "MULT" 1 20 32, C4<01>;
P_0x5555577822e0 .param/l "N" 0 20 2, +C4<00000000000000000000000000001000>;
v0x5555578c2200_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x5555578c22c0_0 .var "count", 4 0;
v0x5555578c23a0_0 .var "data_valid", 0 0;
v0x5555578c2440_0 .net "input_0", 7 0, v0x5555578c34c0_0;  alias, 1 drivers
v0x5555578c2520_0 .var "input_0_exp", 16 0;
v0x5555578c2650_0 .net "input_1", 8 0, v0x5555578c3d20_0;  alias, 1 drivers
v0x5555578c2730_0 .var "out", 16 0;
v0x5555578c2810_0 .var "p", 16 0;
v0x5555578c28f0_0 .net "start", 0 0, v0x5555578c5a90_0;  1 drivers
v0x5555578c2a40_0 .var "state", 1 0;
v0x5555578c2b20_0 .var "t", 16 0;
v0x5555578c2c00_0 .net "w_o", 16 0, L_0x5555579cc890;  1 drivers
v0x5555578c2cc0_0 .net "w_p", 16 0, v0x5555578c2810_0;  1 drivers
v0x5555578c2d90_0 .net "w_t", 16 0, v0x5555578c2b20_0;  1 drivers
S_0x5555578b01e0 .scope module, "Bit_adder" "N_bit_adder" 20 25, 18 1 0, S_0x5555578afc90;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578b03c0 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x5555578c1d40_0 .net "answer", 16 0, L_0x5555579cc890;  alias, 1 drivers
v0x5555578c1e40_0 .net "carry", 16 0, L_0x5555579cce80;  1 drivers
v0x5555578c1f20_0 .net "carry_out", 0 0, L_0x5555579cd6c0;  1 drivers
v0x5555578c1fc0_0 .net "input1", 16 0, v0x5555578c2810_0;  alias, 1 drivers
v0x5555578c20a0_0 .net "input2", 16 0, v0x5555578c2b20_0;  alias, 1 drivers
L_0x5555579c2bc0 .part v0x5555578c2810_0, 0, 1;
L_0x5555579c2cb0 .part v0x5555578c2b20_0, 0, 1;
L_0x5555579c3330 .part v0x5555578c2810_0, 1, 1;
L_0x5555579c33d0 .part v0x5555578c2b20_0, 1, 1;
L_0x5555579c3500 .part L_0x5555579cce80, 0, 1;
L_0x5555579c3b10 .part v0x5555578c2810_0, 2, 1;
L_0x5555579c3d10 .part v0x5555578c2b20_0, 2, 1;
L_0x5555579c3ed0 .part L_0x5555579cce80, 1, 1;
L_0x5555579c4390 .part v0x5555578c2810_0, 3, 1;
L_0x5555579c44c0 .part v0x5555578c2b20_0, 3, 1;
L_0x5555579c4650 .part L_0x5555579cce80, 2, 1;
L_0x5555579c4bd0 .part v0x5555578c2810_0, 4, 1;
L_0x5555579c4d70 .part v0x5555578c2b20_0, 4, 1;
L_0x5555579c4ea0 .part L_0x5555579cce80, 3, 1;
L_0x5555579c54c0 .part v0x5555578c2810_0, 5, 1;
L_0x5555579c55f0 .part v0x5555578c2b20_0, 5, 1;
L_0x5555579c57b0 .part L_0x5555579cce80, 4, 1;
L_0x5555579c5d80 .part v0x5555578c2810_0, 6, 1;
L_0x5555579c6060 .part v0x5555578c2b20_0, 6, 1;
L_0x5555579c6210 .part L_0x5555579cce80, 5, 1;
L_0x5555579c5fc0 .part v0x5555578c2810_0, 7, 1;
L_0x5555579c6800 .part v0x5555578c2b20_0, 7, 1;
L_0x5555579c62b0 .part L_0x5555579cce80, 6, 1;
L_0x5555579c6f20 .part v0x5555578c2810_0, 8, 1;
L_0x5555579c6930 .part v0x5555578c2b20_0, 8, 1;
L_0x5555579c71b0 .part L_0x5555579cce80, 7, 1;
L_0x5555579c78f0 .part v0x5555578c2810_0, 9, 1;
L_0x5555579c7990 .part v0x5555578c2b20_0, 9, 1;
L_0x5555579c73f0 .part L_0x5555579cce80, 8, 1;
L_0x5555579c8130 .part v0x5555578c2810_0, 10, 1;
L_0x5555579c8360 .part v0x5555578c2b20_0, 10, 1;
L_0x5555579c8490 .part L_0x5555579cce80, 9, 1;
L_0x5555579c8bb0 .part v0x5555578c2810_0, 11, 1;
L_0x5555579c8ce0 .part v0x5555578c2b20_0, 11, 1;
L_0x5555579c8f30 .part L_0x5555579cce80, 10, 1;
L_0x5555579c9540 .part v0x5555578c2810_0, 12, 1;
L_0x5555579c8e10 .part v0x5555578c2b20_0, 12, 1;
L_0x5555579c9830 .part L_0x5555579cce80, 11, 1;
L_0x5555579c9f10 .part v0x5555578c2810_0, 13, 1;
L_0x5555579ca040 .part v0x5555578c2b20_0, 13, 1;
L_0x5555579c9960 .part L_0x5555579cce80, 12, 1;
L_0x5555579ca7a0 .part v0x5555578c2810_0, 14, 1;
L_0x5555579ca170 .part v0x5555578c2b20_0, 14, 1;
L_0x5555579cae50 .part L_0x5555579cce80, 13, 1;
L_0x5555579cb5d0 .part v0x5555578c2810_0, 15, 1;
L_0x5555579cb700 .part v0x5555578c2b20_0, 15, 1;
L_0x5555579cb9b0 .part L_0x5555579cce80, 14, 1;
L_0x5555579cbfc0 .part v0x5555578c2810_0, 16, 1;
L_0x5555579cc280 .part v0x5555578c2b20_0, 16, 1;
L_0x5555579cc3b0 .part L_0x5555579cce80, 15, 1;
LS_0x5555579cc890_0_0 .concat8 [ 1 1 1 1], L_0x5555579c2a40, L_0x5555579c2e10, L_0x5555579c36a0, L_0x5555579c4000;
LS_0x5555579cc890_0_4 .concat8 [ 1 1 1 1], L_0x5555579c47f0, L_0x5555579c50e0, L_0x5555579c5950, L_0x5555579c63d0;
LS_0x5555579cc890_0_8 .concat8 [ 1 1 1 1], L_0x5555579c6af0, L_0x5555579c74d0, L_0x5555579c7cb0, L_0x5555579c8740;
LS_0x5555579cc890_0_12 .concat8 [ 1 1 1 1], L_0x5555579c90d0, L_0x5555579c9aa0, L_0x5555579ca330, L_0x5555579cb160;
LS_0x5555579cc890_0_16 .concat8 [ 1 0 0 0], L_0x5555579cbb50;
LS_0x5555579cc890_1_0 .concat8 [ 4 4 4 4], LS_0x5555579cc890_0_0, LS_0x5555579cc890_0_4, LS_0x5555579cc890_0_8, LS_0x5555579cc890_0_12;
LS_0x5555579cc890_1_4 .concat8 [ 1 0 0 0], LS_0x5555579cc890_0_16;
L_0x5555579cc890 .concat8 [ 16 1 0 0], LS_0x5555579cc890_1_0, LS_0x5555579cc890_1_4;
LS_0x5555579cce80_0_0 .concat8 [ 1 1 1 1], L_0x5555579c2ab0, L_0x5555579c3220, L_0x5555579c3a00, L_0x5555579c4280;
LS_0x5555579cce80_0_4 .concat8 [ 1 1 1 1], L_0x5555579c4ac0, L_0x5555579c53b0, L_0x5555579c5c70, L_0x5555579c66f0;
LS_0x5555579cce80_0_8 .concat8 [ 1 1 1 1], L_0x5555579c6e10, L_0x5555579c77e0, L_0x5555579c8020, L_0x5555579c8aa0;
LS_0x5555579cce80_0_12 .concat8 [ 1 1 1 1], L_0x5555579c9430, L_0x5555579c9e00, L_0x5555579ca690, L_0x5555579cb4c0;
LS_0x5555579cce80_0_16 .concat8 [ 1 0 0 0], L_0x5555579cbeb0;
LS_0x5555579cce80_1_0 .concat8 [ 4 4 4 4], LS_0x5555579cce80_0_0, LS_0x5555579cce80_0_4, LS_0x5555579cce80_0_8, LS_0x5555579cce80_0_12;
LS_0x5555579cce80_1_4 .concat8 [ 1 0 0 0], LS_0x5555579cce80_0_16;
L_0x5555579cce80 .concat8 [ 16 1 0 0], LS_0x5555579cce80_1_0, LS_0x5555579cce80_1_4;
L_0x5555579cd6c0 .part L_0x5555579cce80, 16, 1;
S_0x5555578b0530 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b0750 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578b0830 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578b0530;
 .timescale -12 -12;
S_0x5555578b0a10 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578b0830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579c2a40 .functor XOR 1, L_0x5555579c2bc0, L_0x5555579c2cb0, C4<0>, C4<0>;
L_0x5555579c2ab0 .functor AND 1, L_0x5555579c2bc0, L_0x5555579c2cb0, C4<1>, C4<1>;
v0x5555578b0cb0_0 .net "c", 0 0, L_0x5555579c2ab0;  1 drivers
v0x5555578b0d90_0 .net "s", 0 0, L_0x5555579c2a40;  1 drivers
v0x5555578b0e50_0 .net "x", 0 0, L_0x5555579c2bc0;  1 drivers
v0x5555578b0f20_0 .net "y", 0 0, L_0x5555579c2cb0;  1 drivers
S_0x5555578b1090 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b12b0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578b1370 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b1090;
 .timescale -12 -12;
S_0x5555578b1550 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b1370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c2da0 .functor XOR 1, L_0x5555579c3330, L_0x5555579c33d0, C4<0>, C4<0>;
L_0x5555579c2e10 .functor XOR 1, L_0x5555579c2da0, L_0x5555579c3500, C4<0>, C4<0>;
L_0x5555579c2ed0 .functor AND 1, L_0x5555579c33d0, L_0x5555579c3500, C4<1>, C4<1>;
L_0x5555579c2fe0 .functor AND 1, L_0x5555579c3330, L_0x5555579c33d0, C4<1>, C4<1>;
L_0x5555579c30a0 .functor OR 1, L_0x5555579c2ed0, L_0x5555579c2fe0, C4<0>, C4<0>;
L_0x5555579c31b0 .functor AND 1, L_0x5555579c3330, L_0x5555579c3500, C4<1>, C4<1>;
L_0x5555579c3220 .functor OR 1, L_0x5555579c30a0, L_0x5555579c31b0, C4<0>, C4<0>;
v0x5555578b17d0_0 .net *"_ivl_0", 0 0, L_0x5555579c2da0;  1 drivers
v0x5555578b18d0_0 .net *"_ivl_10", 0 0, L_0x5555579c31b0;  1 drivers
v0x5555578b19b0_0 .net *"_ivl_4", 0 0, L_0x5555579c2ed0;  1 drivers
v0x5555578b1aa0_0 .net *"_ivl_6", 0 0, L_0x5555579c2fe0;  1 drivers
v0x5555578b1b80_0 .net *"_ivl_8", 0 0, L_0x5555579c30a0;  1 drivers
v0x5555578b1cb0_0 .net "c_in", 0 0, L_0x5555579c3500;  1 drivers
v0x5555578b1d70_0 .net "c_out", 0 0, L_0x5555579c3220;  1 drivers
v0x5555578b1e30_0 .net "s", 0 0, L_0x5555579c2e10;  1 drivers
v0x5555578b1ef0_0 .net "x", 0 0, L_0x5555579c3330;  1 drivers
v0x5555578b1fb0_0 .net "y", 0 0, L_0x5555579c33d0;  1 drivers
S_0x5555578b2110 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b22c0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578b2380 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b2110;
 .timescale -12 -12;
S_0x5555578b2560 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b2380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c3630 .functor XOR 1, L_0x5555579c3b10, L_0x5555579c3d10, C4<0>, C4<0>;
L_0x5555579c36a0 .functor XOR 1, L_0x5555579c3630, L_0x5555579c3ed0, C4<0>, C4<0>;
L_0x5555579c3710 .functor AND 1, L_0x5555579c3d10, L_0x5555579c3ed0, C4<1>, C4<1>;
L_0x5555579c3780 .functor AND 1, L_0x5555579c3b10, L_0x5555579c3d10, C4<1>, C4<1>;
L_0x5555579c3840 .functor OR 1, L_0x5555579c3710, L_0x5555579c3780, C4<0>, C4<0>;
L_0x5555579c3950 .functor AND 1, L_0x5555579c3b10, L_0x5555579c3ed0, C4<1>, C4<1>;
L_0x5555579c3a00 .functor OR 1, L_0x5555579c3840, L_0x5555579c3950, C4<0>, C4<0>;
v0x5555578b2810_0 .net *"_ivl_0", 0 0, L_0x5555579c3630;  1 drivers
v0x5555578b2910_0 .net *"_ivl_10", 0 0, L_0x5555579c3950;  1 drivers
v0x5555578b29f0_0 .net *"_ivl_4", 0 0, L_0x5555579c3710;  1 drivers
v0x5555578b2ae0_0 .net *"_ivl_6", 0 0, L_0x5555579c3780;  1 drivers
v0x5555578b2bc0_0 .net *"_ivl_8", 0 0, L_0x5555579c3840;  1 drivers
v0x5555578b2cf0_0 .net "c_in", 0 0, L_0x5555579c3ed0;  1 drivers
v0x5555578b2db0_0 .net "c_out", 0 0, L_0x5555579c3a00;  1 drivers
v0x5555578b2e70_0 .net "s", 0 0, L_0x5555579c36a0;  1 drivers
v0x5555578b2f30_0 .net "x", 0 0, L_0x5555579c3b10;  1 drivers
v0x5555578b3080_0 .net "y", 0 0, L_0x5555579c3d10;  1 drivers
S_0x5555578b31e0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b3390 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578b3470 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b31e0;
 .timescale -12 -12;
S_0x5555578b3650 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b3470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579b00d0 .functor XOR 1, L_0x5555579c4390, L_0x5555579c44c0, C4<0>, C4<0>;
L_0x5555579c4000 .functor XOR 1, L_0x5555579b00d0, L_0x5555579c4650, C4<0>, C4<0>;
L_0x5555579c4070 .functor AND 1, L_0x5555579c44c0, L_0x5555579c4650, C4<1>, C4<1>;
L_0x5555579c40e0 .functor AND 1, L_0x5555579c4390, L_0x5555579c44c0, C4<1>, C4<1>;
L_0x5555579c4150 .functor OR 1, L_0x5555579c4070, L_0x5555579c40e0, C4<0>, C4<0>;
L_0x5555579c4210 .functor AND 1, L_0x5555579c4390, L_0x5555579c4650, C4<1>, C4<1>;
L_0x5555579c4280 .functor OR 1, L_0x5555579c4150, L_0x5555579c4210, C4<0>, C4<0>;
v0x5555578b38d0_0 .net *"_ivl_0", 0 0, L_0x5555579b00d0;  1 drivers
v0x5555578b39d0_0 .net *"_ivl_10", 0 0, L_0x5555579c4210;  1 drivers
v0x5555578b3ab0_0 .net *"_ivl_4", 0 0, L_0x5555579c4070;  1 drivers
v0x5555578b3ba0_0 .net *"_ivl_6", 0 0, L_0x5555579c40e0;  1 drivers
v0x5555578b3c80_0 .net *"_ivl_8", 0 0, L_0x5555579c4150;  1 drivers
v0x5555578b3db0_0 .net "c_in", 0 0, L_0x5555579c4650;  1 drivers
v0x5555578b3e70_0 .net "c_out", 0 0, L_0x5555579c4280;  1 drivers
v0x5555578b3f30_0 .net "s", 0 0, L_0x5555579c4000;  1 drivers
v0x5555578b3ff0_0 .net "x", 0 0, L_0x5555579c4390;  1 drivers
v0x5555578b4140_0 .net "y", 0 0, L_0x5555579c44c0;  1 drivers
S_0x5555578b42a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b44a0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578b4580 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b42a0;
 .timescale -12 -12;
S_0x5555578b4760 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b4580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c4780 .functor XOR 1, L_0x5555579c4bd0, L_0x5555579c4d70, C4<0>, C4<0>;
L_0x5555579c47f0 .functor XOR 1, L_0x5555579c4780, L_0x5555579c4ea0, C4<0>, C4<0>;
L_0x5555579c4860 .functor AND 1, L_0x5555579c4d70, L_0x5555579c4ea0, C4<1>, C4<1>;
L_0x5555579c48d0 .functor AND 1, L_0x5555579c4bd0, L_0x5555579c4d70, C4<1>, C4<1>;
L_0x5555579c4940 .functor OR 1, L_0x5555579c4860, L_0x5555579c48d0, C4<0>, C4<0>;
L_0x5555579c4a50 .functor AND 1, L_0x5555579c4bd0, L_0x5555579c4ea0, C4<1>, C4<1>;
L_0x5555579c4ac0 .functor OR 1, L_0x5555579c4940, L_0x5555579c4a50, C4<0>, C4<0>;
v0x5555578b49e0_0 .net *"_ivl_0", 0 0, L_0x5555579c4780;  1 drivers
v0x5555578b4ae0_0 .net *"_ivl_10", 0 0, L_0x5555579c4a50;  1 drivers
v0x5555578b4bc0_0 .net *"_ivl_4", 0 0, L_0x5555579c4860;  1 drivers
v0x5555578b4c80_0 .net *"_ivl_6", 0 0, L_0x5555579c48d0;  1 drivers
v0x5555578b4d60_0 .net *"_ivl_8", 0 0, L_0x5555579c4940;  1 drivers
v0x5555578b4e90_0 .net "c_in", 0 0, L_0x5555579c4ea0;  1 drivers
v0x5555578b4f50_0 .net "c_out", 0 0, L_0x5555579c4ac0;  1 drivers
v0x5555578b5010_0 .net "s", 0 0, L_0x5555579c47f0;  1 drivers
v0x5555578b50d0_0 .net "x", 0 0, L_0x5555579c4bd0;  1 drivers
v0x5555578b5220_0 .net "y", 0 0, L_0x5555579c4d70;  1 drivers
S_0x5555578b5380 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b5530 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578b5610 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b5380;
 .timescale -12 -12;
S_0x5555578b57f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b5610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c4d00 .functor XOR 1, L_0x5555579c54c0, L_0x5555579c55f0, C4<0>, C4<0>;
L_0x5555579c50e0 .functor XOR 1, L_0x5555579c4d00, L_0x5555579c57b0, C4<0>, C4<0>;
L_0x5555579c5150 .functor AND 1, L_0x5555579c55f0, L_0x5555579c57b0, C4<1>, C4<1>;
L_0x5555579c51c0 .functor AND 1, L_0x5555579c54c0, L_0x5555579c55f0, C4<1>, C4<1>;
L_0x5555579c5230 .functor OR 1, L_0x5555579c5150, L_0x5555579c51c0, C4<0>, C4<0>;
L_0x5555579c5340 .functor AND 1, L_0x5555579c54c0, L_0x5555579c57b0, C4<1>, C4<1>;
L_0x5555579c53b0 .functor OR 1, L_0x5555579c5230, L_0x5555579c5340, C4<0>, C4<0>;
v0x5555578b5a70_0 .net *"_ivl_0", 0 0, L_0x5555579c4d00;  1 drivers
v0x5555578b5b70_0 .net *"_ivl_10", 0 0, L_0x5555579c5340;  1 drivers
v0x5555578b5c50_0 .net *"_ivl_4", 0 0, L_0x5555579c5150;  1 drivers
v0x5555578b5d40_0 .net *"_ivl_6", 0 0, L_0x5555579c51c0;  1 drivers
v0x5555578b5e20_0 .net *"_ivl_8", 0 0, L_0x5555579c5230;  1 drivers
v0x5555578b5f50_0 .net "c_in", 0 0, L_0x5555579c57b0;  1 drivers
v0x5555578b6010_0 .net "c_out", 0 0, L_0x5555579c53b0;  1 drivers
v0x5555578b60d0_0 .net "s", 0 0, L_0x5555579c50e0;  1 drivers
v0x5555578b6190_0 .net "x", 0 0, L_0x5555579c54c0;  1 drivers
v0x5555578b62e0_0 .net "y", 0 0, L_0x5555579c55f0;  1 drivers
S_0x5555578b6440 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b65f0 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578b66d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b6440;
 .timescale -12 -12;
S_0x5555578b68b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b66d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c58e0 .functor XOR 1, L_0x5555579c5d80, L_0x5555579c6060, C4<0>, C4<0>;
L_0x5555579c5950 .functor XOR 1, L_0x5555579c58e0, L_0x5555579c6210, C4<0>, C4<0>;
L_0x5555579c59c0 .functor AND 1, L_0x5555579c6060, L_0x5555579c6210, C4<1>, C4<1>;
L_0x5555579c5a30 .functor AND 1, L_0x5555579c5d80, L_0x5555579c6060, C4<1>, C4<1>;
L_0x5555579c5af0 .functor OR 1, L_0x5555579c59c0, L_0x5555579c5a30, C4<0>, C4<0>;
L_0x5555579c5c00 .functor AND 1, L_0x5555579c5d80, L_0x5555579c6210, C4<1>, C4<1>;
L_0x5555579c5c70 .functor OR 1, L_0x5555579c5af0, L_0x5555579c5c00, C4<0>, C4<0>;
v0x5555578b6b30_0 .net *"_ivl_0", 0 0, L_0x5555579c58e0;  1 drivers
v0x5555578b6c30_0 .net *"_ivl_10", 0 0, L_0x5555579c5c00;  1 drivers
v0x5555578b6d10_0 .net *"_ivl_4", 0 0, L_0x5555579c59c0;  1 drivers
v0x5555578b6e00_0 .net *"_ivl_6", 0 0, L_0x5555579c5a30;  1 drivers
v0x5555578b6ee0_0 .net *"_ivl_8", 0 0, L_0x5555579c5af0;  1 drivers
v0x5555578b7010_0 .net "c_in", 0 0, L_0x5555579c6210;  1 drivers
v0x5555578b70d0_0 .net "c_out", 0 0, L_0x5555579c5c70;  1 drivers
v0x5555578b7190_0 .net "s", 0 0, L_0x5555579c5950;  1 drivers
v0x5555578b7250_0 .net "x", 0 0, L_0x5555579c5d80;  1 drivers
v0x5555578b73a0_0 .net "y", 0 0, L_0x5555579c6060;  1 drivers
S_0x5555578b7500 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b76b0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578b7790 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b7500;
 .timescale -12 -12;
S_0x5555578b7970 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b7790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c6360 .functor XOR 1, L_0x5555579c5fc0, L_0x5555579c6800, C4<0>, C4<0>;
L_0x5555579c63d0 .functor XOR 1, L_0x5555579c6360, L_0x5555579c62b0, C4<0>, C4<0>;
L_0x5555579c6440 .functor AND 1, L_0x5555579c6800, L_0x5555579c62b0, C4<1>, C4<1>;
L_0x5555579c64b0 .functor AND 1, L_0x5555579c5fc0, L_0x5555579c6800, C4<1>, C4<1>;
L_0x5555579c6570 .functor OR 1, L_0x5555579c6440, L_0x5555579c64b0, C4<0>, C4<0>;
L_0x5555579c6680 .functor AND 1, L_0x5555579c5fc0, L_0x5555579c62b0, C4<1>, C4<1>;
L_0x5555579c66f0 .functor OR 1, L_0x5555579c6570, L_0x5555579c6680, C4<0>, C4<0>;
v0x5555578b7bf0_0 .net *"_ivl_0", 0 0, L_0x5555579c6360;  1 drivers
v0x5555578b7cf0_0 .net *"_ivl_10", 0 0, L_0x5555579c6680;  1 drivers
v0x5555578b7dd0_0 .net *"_ivl_4", 0 0, L_0x5555579c6440;  1 drivers
v0x5555578b7ec0_0 .net *"_ivl_6", 0 0, L_0x5555579c64b0;  1 drivers
v0x5555578b7fa0_0 .net *"_ivl_8", 0 0, L_0x5555579c6570;  1 drivers
v0x5555578b80d0_0 .net "c_in", 0 0, L_0x5555579c62b0;  1 drivers
v0x5555578b8190_0 .net "c_out", 0 0, L_0x5555579c66f0;  1 drivers
v0x5555578b8250_0 .net "s", 0 0, L_0x5555579c63d0;  1 drivers
v0x5555578b8310_0 .net "x", 0 0, L_0x5555579c5fc0;  1 drivers
v0x5555578b8460_0 .net "y", 0 0, L_0x5555579c6800;  1 drivers
S_0x5555578b85c0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b4450 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555578b8890 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b85c0;
 .timescale -12 -12;
S_0x5555578b8a70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b8890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c6a80 .functor XOR 1, L_0x5555579c6f20, L_0x5555579c6930, C4<0>, C4<0>;
L_0x5555579c6af0 .functor XOR 1, L_0x5555579c6a80, L_0x5555579c71b0, C4<0>, C4<0>;
L_0x5555579c6b60 .functor AND 1, L_0x5555579c6930, L_0x5555579c71b0, C4<1>, C4<1>;
L_0x5555579c6bd0 .functor AND 1, L_0x5555579c6f20, L_0x5555579c6930, C4<1>, C4<1>;
L_0x5555579c6c90 .functor OR 1, L_0x5555579c6b60, L_0x5555579c6bd0, C4<0>, C4<0>;
L_0x5555579c6da0 .functor AND 1, L_0x5555579c6f20, L_0x5555579c71b0, C4<1>, C4<1>;
L_0x5555579c6e10 .functor OR 1, L_0x5555579c6c90, L_0x5555579c6da0, C4<0>, C4<0>;
v0x5555578b8cf0_0 .net *"_ivl_0", 0 0, L_0x5555579c6a80;  1 drivers
v0x5555578b8df0_0 .net *"_ivl_10", 0 0, L_0x5555579c6da0;  1 drivers
v0x5555578b8ed0_0 .net *"_ivl_4", 0 0, L_0x5555579c6b60;  1 drivers
v0x5555578b8fc0_0 .net *"_ivl_6", 0 0, L_0x5555579c6bd0;  1 drivers
v0x5555578b90a0_0 .net *"_ivl_8", 0 0, L_0x5555579c6c90;  1 drivers
v0x5555578b91d0_0 .net "c_in", 0 0, L_0x5555579c71b0;  1 drivers
v0x5555578b9290_0 .net "c_out", 0 0, L_0x5555579c6e10;  1 drivers
v0x5555578b9350_0 .net "s", 0 0, L_0x5555579c6af0;  1 drivers
v0x5555578b9410_0 .net "x", 0 0, L_0x5555579c6f20;  1 drivers
v0x5555578b9560_0 .net "y", 0 0, L_0x5555579c6930;  1 drivers
S_0x5555578b96c0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578b9870 .param/l "i" 0 18 14, +C4<01001>;
S_0x5555578b9950 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578b96c0;
 .timescale -12 -12;
S_0x5555578b9b30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578b9950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c7050 .functor XOR 1, L_0x5555579c78f0, L_0x5555579c7990, C4<0>, C4<0>;
L_0x5555579c74d0 .functor XOR 1, L_0x5555579c7050, L_0x5555579c73f0, C4<0>, C4<0>;
L_0x5555579c7540 .functor AND 1, L_0x5555579c7990, L_0x5555579c73f0, C4<1>, C4<1>;
L_0x5555579c75b0 .functor AND 1, L_0x5555579c78f0, L_0x5555579c7990, C4<1>, C4<1>;
L_0x5555579c7620 .functor OR 1, L_0x5555579c7540, L_0x5555579c75b0, C4<0>, C4<0>;
L_0x5555579c7730 .functor AND 1, L_0x5555579c78f0, L_0x5555579c73f0, C4<1>, C4<1>;
L_0x5555579c77e0 .functor OR 1, L_0x5555579c7620, L_0x5555579c7730, C4<0>, C4<0>;
v0x5555578b9db0_0 .net *"_ivl_0", 0 0, L_0x5555579c7050;  1 drivers
v0x5555578b9eb0_0 .net *"_ivl_10", 0 0, L_0x5555579c7730;  1 drivers
v0x5555578b9f90_0 .net *"_ivl_4", 0 0, L_0x5555579c7540;  1 drivers
v0x5555578ba080_0 .net *"_ivl_6", 0 0, L_0x5555579c75b0;  1 drivers
v0x5555578ba160_0 .net *"_ivl_8", 0 0, L_0x5555579c7620;  1 drivers
v0x5555578ba290_0 .net "c_in", 0 0, L_0x5555579c73f0;  1 drivers
v0x5555578ba350_0 .net "c_out", 0 0, L_0x5555579c77e0;  1 drivers
v0x5555578ba410_0 .net "s", 0 0, L_0x5555579c74d0;  1 drivers
v0x5555578ba4d0_0 .net "x", 0 0, L_0x5555579c78f0;  1 drivers
v0x5555578ba620_0 .net "y", 0 0, L_0x5555579c7990;  1 drivers
S_0x5555578ba780 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578ba930 .param/l "i" 0 18 14, +C4<01010>;
S_0x5555578baa10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ba780;
 .timescale -12 -12;
S_0x5555578babf0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578baa10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c7c40 .functor XOR 1, L_0x5555579c8130, L_0x5555579c8360, C4<0>, C4<0>;
L_0x5555579c7cb0 .functor XOR 1, L_0x5555579c7c40, L_0x5555579c8490, C4<0>, C4<0>;
L_0x5555579c7d20 .functor AND 1, L_0x5555579c8360, L_0x5555579c8490, C4<1>, C4<1>;
L_0x5555579c7de0 .functor AND 1, L_0x5555579c8130, L_0x5555579c8360, C4<1>, C4<1>;
L_0x5555579c7ea0 .functor OR 1, L_0x5555579c7d20, L_0x5555579c7de0, C4<0>, C4<0>;
L_0x5555579c7fb0 .functor AND 1, L_0x5555579c8130, L_0x5555579c8490, C4<1>, C4<1>;
L_0x5555579c8020 .functor OR 1, L_0x5555579c7ea0, L_0x5555579c7fb0, C4<0>, C4<0>;
v0x5555578bae70_0 .net *"_ivl_0", 0 0, L_0x5555579c7c40;  1 drivers
v0x5555578baf70_0 .net *"_ivl_10", 0 0, L_0x5555579c7fb0;  1 drivers
v0x5555578bb050_0 .net *"_ivl_4", 0 0, L_0x5555579c7d20;  1 drivers
v0x5555578bb140_0 .net *"_ivl_6", 0 0, L_0x5555579c7de0;  1 drivers
v0x5555578bb220_0 .net *"_ivl_8", 0 0, L_0x5555579c7ea0;  1 drivers
v0x5555578bb350_0 .net "c_in", 0 0, L_0x5555579c8490;  1 drivers
v0x5555578bb410_0 .net "c_out", 0 0, L_0x5555579c8020;  1 drivers
v0x5555578bb4d0_0 .net "s", 0 0, L_0x5555579c7cb0;  1 drivers
v0x5555578bb590_0 .net "x", 0 0, L_0x5555579c8130;  1 drivers
v0x5555578bb6e0_0 .net "y", 0 0, L_0x5555579c8360;  1 drivers
S_0x5555578bb840 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578bb9f0 .param/l "i" 0 18 14, +C4<01011>;
S_0x5555578bbad0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578bb840;
 .timescale -12 -12;
S_0x5555578bbcb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578bbad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c86d0 .functor XOR 1, L_0x5555579c8bb0, L_0x5555579c8ce0, C4<0>, C4<0>;
L_0x5555579c8740 .functor XOR 1, L_0x5555579c86d0, L_0x5555579c8f30, C4<0>, C4<0>;
L_0x5555579c87b0 .functor AND 1, L_0x5555579c8ce0, L_0x5555579c8f30, C4<1>, C4<1>;
L_0x5555579c8820 .functor AND 1, L_0x5555579c8bb0, L_0x5555579c8ce0, C4<1>, C4<1>;
L_0x5555579c88e0 .functor OR 1, L_0x5555579c87b0, L_0x5555579c8820, C4<0>, C4<0>;
L_0x5555579c89f0 .functor AND 1, L_0x5555579c8bb0, L_0x5555579c8f30, C4<1>, C4<1>;
L_0x5555579c8aa0 .functor OR 1, L_0x5555579c88e0, L_0x5555579c89f0, C4<0>, C4<0>;
v0x5555578bbf30_0 .net *"_ivl_0", 0 0, L_0x5555579c86d0;  1 drivers
v0x5555578bc030_0 .net *"_ivl_10", 0 0, L_0x5555579c89f0;  1 drivers
v0x5555578bc110_0 .net *"_ivl_4", 0 0, L_0x5555579c87b0;  1 drivers
v0x5555578bc200_0 .net *"_ivl_6", 0 0, L_0x5555579c8820;  1 drivers
v0x5555578bc2e0_0 .net *"_ivl_8", 0 0, L_0x5555579c88e0;  1 drivers
v0x5555578bc410_0 .net "c_in", 0 0, L_0x5555579c8f30;  1 drivers
v0x5555578bc4d0_0 .net "c_out", 0 0, L_0x5555579c8aa0;  1 drivers
v0x5555578bc590_0 .net "s", 0 0, L_0x5555579c8740;  1 drivers
v0x5555578bc650_0 .net "x", 0 0, L_0x5555579c8bb0;  1 drivers
v0x5555578bc7a0_0 .net "y", 0 0, L_0x5555579c8ce0;  1 drivers
S_0x5555578bc900 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578bcab0 .param/l "i" 0 18 14, +C4<01100>;
S_0x5555578bcb90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578bc900;
 .timescale -12 -12;
S_0x5555578bcd70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578bcb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c9060 .functor XOR 1, L_0x5555579c9540, L_0x5555579c8e10, C4<0>, C4<0>;
L_0x5555579c90d0 .functor XOR 1, L_0x5555579c9060, L_0x5555579c9830, C4<0>, C4<0>;
L_0x5555579c9140 .functor AND 1, L_0x5555579c8e10, L_0x5555579c9830, C4<1>, C4<1>;
L_0x5555579c91b0 .functor AND 1, L_0x5555579c9540, L_0x5555579c8e10, C4<1>, C4<1>;
L_0x5555579c9270 .functor OR 1, L_0x5555579c9140, L_0x5555579c91b0, C4<0>, C4<0>;
L_0x5555579c9380 .functor AND 1, L_0x5555579c9540, L_0x5555579c9830, C4<1>, C4<1>;
L_0x5555579c9430 .functor OR 1, L_0x5555579c9270, L_0x5555579c9380, C4<0>, C4<0>;
v0x5555578bcff0_0 .net *"_ivl_0", 0 0, L_0x5555579c9060;  1 drivers
v0x5555578bd0f0_0 .net *"_ivl_10", 0 0, L_0x5555579c9380;  1 drivers
v0x5555578bd1d0_0 .net *"_ivl_4", 0 0, L_0x5555579c9140;  1 drivers
v0x5555578bd2c0_0 .net *"_ivl_6", 0 0, L_0x5555579c91b0;  1 drivers
v0x5555578bd3a0_0 .net *"_ivl_8", 0 0, L_0x5555579c9270;  1 drivers
v0x5555578bd4d0_0 .net "c_in", 0 0, L_0x5555579c9830;  1 drivers
v0x5555578bd590_0 .net "c_out", 0 0, L_0x5555579c9430;  1 drivers
v0x5555578bd650_0 .net "s", 0 0, L_0x5555579c90d0;  1 drivers
v0x5555578bd710_0 .net "x", 0 0, L_0x5555579c9540;  1 drivers
v0x5555578bd860_0 .net "y", 0 0, L_0x5555579c8e10;  1 drivers
S_0x5555578bd9c0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578bdb70 .param/l "i" 0 18 14, +C4<01101>;
S_0x5555578bdc50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578bd9c0;
 .timescale -12 -12;
S_0x5555578bde30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578bdc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579c8eb0 .functor XOR 1, L_0x5555579c9f10, L_0x5555579ca040, C4<0>, C4<0>;
L_0x5555579c9aa0 .functor XOR 1, L_0x5555579c8eb0, L_0x5555579c9960, C4<0>, C4<0>;
L_0x5555579c9b10 .functor AND 1, L_0x5555579ca040, L_0x5555579c9960, C4<1>, C4<1>;
L_0x5555579c9b80 .functor AND 1, L_0x5555579c9f10, L_0x5555579ca040, C4<1>, C4<1>;
L_0x5555579c9c40 .functor OR 1, L_0x5555579c9b10, L_0x5555579c9b80, C4<0>, C4<0>;
L_0x5555579c9d50 .functor AND 1, L_0x5555579c9f10, L_0x5555579c9960, C4<1>, C4<1>;
L_0x5555579c9e00 .functor OR 1, L_0x5555579c9c40, L_0x5555579c9d50, C4<0>, C4<0>;
v0x5555578be0b0_0 .net *"_ivl_0", 0 0, L_0x5555579c8eb0;  1 drivers
v0x5555578be1b0_0 .net *"_ivl_10", 0 0, L_0x5555579c9d50;  1 drivers
v0x5555578be290_0 .net *"_ivl_4", 0 0, L_0x5555579c9b10;  1 drivers
v0x5555578be380_0 .net *"_ivl_6", 0 0, L_0x5555579c9b80;  1 drivers
v0x5555578be460_0 .net *"_ivl_8", 0 0, L_0x5555579c9c40;  1 drivers
v0x5555578be590_0 .net "c_in", 0 0, L_0x5555579c9960;  1 drivers
v0x5555578be650_0 .net "c_out", 0 0, L_0x5555579c9e00;  1 drivers
v0x5555578be710_0 .net "s", 0 0, L_0x5555579c9aa0;  1 drivers
v0x5555578be7d0_0 .net "x", 0 0, L_0x5555579c9f10;  1 drivers
v0x5555578be920_0 .net "y", 0 0, L_0x5555579ca040;  1 drivers
S_0x5555578bea80 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578bec30 .param/l "i" 0 18 14, +C4<01110>;
S_0x5555578bed10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578bea80;
 .timescale -12 -12;
S_0x5555578beef0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578bed10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ca2c0 .functor XOR 1, L_0x5555579ca7a0, L_0x5555579ca170, C4<0>, C4<0>;
L_0x5555579ca330 .functor XOR 1, L_0x5555579ca2c0, L_0x5555579cae50, C4<0>, C4<0>;
L_0x5555579ca3a0 .functor AND 1, L_0x5555579ca170, L_0x5555579cae50, C4<1>, C4<1>;
L_0x5555579ca410 .functor AND 1, L_0x5555579ca7a0, L_0x5555579ca170, C4<1>, C4<1>;
L_0x5555579ca4d0 .functor OR 1, L_0x5555579ca3a0, L_0x5555579ca410, C4<0>, C4<0>;
L_0x5555579ca5e0 .functor AND 1, L_0x5555579ca7a0, L_0x5555579cae50, C4<1>, C4<1>;
L_0x5555579ca690 .functor OR 1, L_0x5555579ca4d0, L_0x5555579ca5e0, C4<0>, C4<0>;
v0x5555578bf170_0 .net *"_ivl_0", 0 0, L_0x5555579ca2c0;  1 drivers
v0x5555578bf270_0 .net *"_ivl_10", 0 0, L_0x5555579ca5e0;  1 drivers
v0x5555578bf350_0 .net *"_ivl_4", 0 0, L_0x5555579ca3a0;  1 drivers
v0x5555578bf440_0 .net *"_ivl_6", 0 0, L_0x5555579ca410;  1 drivers
v0x5555578bf520_0 .net *"_ivl_8", 0 0, L_0x5555579ca4d0;  1 drivers
v0x5555578bf650_0 .net "c_in", 0 0, L_0x5555579cae50;  1 drivers
v0x5555578bf710_0 .net "c_out", 0 0, L_0x5555579ca690;  1 drivers
v0x5555578bf7d0_0 .net "s", 0 0, L_0x5555579ca330;  1 drivers
v0x5555578bf890_0 .net "x", 0 0, L_0x5555579ca7a0;  1 drivers
v0x5555578bf9e0_0 .net "y", 0 0, L_0x5555579ca170;  1 drivers
S_0x5555578bfb40 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578bfcf0 .param/l "i" 0 18 14, +C4<01111>;
S_0x5555578bfdd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578bfb40;
 .timescale -12 -12;
S_0x5555578bffb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578bfdd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579cb0f0 .functor XOR 1, L_0x5555579cb5d0, L_0x5555579cb700, C4<0>, C4<0>;
L_0x5555579cb160 .functor XOR 1, L_0x5555579cb0f0, L_0x5555579cb9b0, C4<0>, C4<0>;
L_0x5555579cb1d0 .functor AND 1, L_0x5555579cb700, L_0x5555579cb9b0, C4<1>, C4<1>;
L_0x5555579cb240 .functor AND 1, L_0x5555579cb5d0, L_0x5555579cb700, C4<1>, C4<1>;
L_0x5555579cb300 .functor OR 1, L_0x5555579cb1d0, L_0x5555579cb240, C4<0>, C4<0>;
L_0x5555579cb410 .functor AND 1, L_0x5555579cb5d0, L_0x5555579cb9b0, C4<1>, C4<1>;
L_0x5555579cb4c0 .functor OR 1, L_0x5555579cb300, L_0x5555579cb410, C4<0>, C4<0>;
v0x5555578c0230_0 .net *"_ivl_0", 0 0, L_0x5555579cb0f0;  1 drivers
v0x5555578c0330_0 .net *"_ivl_10", 0 0, L_0x5555579cb410;  1 drivers
v0x5555578c0410_0 .net *"_ivl_4", 0 0, L_0x5555579cb1d0;  1 drivers
v0x5555578c0500_0 .net *"_ivl_6", 0 0, L_0x5555579cb240;  1 drivers
v0x5555578c05e0_0 .net *"_ivl_8", 0 0, L_0x5555579cb300;  1 drivers
v0x5555578c0710_0 .net "c_in", 0 0, L_0x5555579cb9b0;  1 drivers
v0x5555578c07d0_0 .net "c_out", 0 0, L_0x5555579cb4c0;  1 drivers
v0x5555578c0890_0 .net "s", 0 0, L_0x5555579cb160;  1 drivers
v0x5555578c0950_0 .net "x", 0 0, L_0x5555579cb5d0;  1 drivers
v0x5555578c0aa0_0 .net "y", 0 0, L_0x5555579cb700;  1 drivers
S_0x5555578c0c00 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x5555578b01e0;
 .timescale -12 -12;
P_0x5555578c0ec0 .param/l "i" 0 18 14, +C4<010000>;
S_0x5555578c0fa0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578c0c00;
 .timescale -12 -12;
S_0x5555578c1180 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578c0fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579cbae0 .functor XOR 1, L_0x5555579cbfc0, L_0x5555579cc280, C4<0>, C4<0>;
L_0x5555579cbb50 .functor XOR 1, L_0x5555579cbae0, L_0x5555579cc3b0, C4<0>, C4<0>;
L_0x5555579cbbc0 .functor AND 1, L_0x5555579cc280, L_0x5555579cc3b0, C4<1>, C4<1>;
L_0x5555579cbc30 .functor AND 1, L_0x5555579cbfc0, L_0x5555579cc280, C4<1>, C4<1>;
L_0x5555579cbcf0 .functor OR 1, L_0x5555579cbbc0, L_0x5555579cbc30, C4<0>, C4<0>;
L_0x5555579cbe00 .functor AND 1, L_0x5555579cbfc0, L_0x5555579cc3b0, C4<1>, C4<1>;
L_0x5555579cbeb0 .functor OR 1, L_0x5555579cbcf0, L_0x5555579cbe00, C4<0>, C4<0>;
v0x5555578c1400_0 .net *"_ivl_0", 0 0, L_0x5555579cbae0;  1 drivers
v0x5555578c1500_0 .net *"_ivl_10", 0 0, L_0x5555579cbe00;  1 drivers
v0x5555578c15e0_0 .net *"_ivl_4", 0 0, L_0x5555579cbbc0;  1 drivers
v0x5555578c16d0_0 .net *"_ivl_6", 0 0, L_0x5555579cbc30;  1 drivers
v0x5555578c17b0_0 .net *"_ivl_8", 0 0, L_0x5555579cbcf0;  1 drivers
v0x5555578c18e0_0 .net "c_in", 0 0, L_0x5555579cc3b0;  1 drivers
v0x5555578c19a0_0 .net "c_out", 0 0, L_0x5555579cbeb0;  1 drivers
v0x5555578c1a60_0 .net "s", 0 0, L_0x5555579cbb50;  1 drivers
v0x5555578c1b20_0 .net "x", 0 0, L_0x5555579cbfc0;  1 drivers
v0x5555578c1be0_0 .net "y", 0 0, L_0x5555579cc280;  1 drivers
S_0x5555578c2f40 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x5555578c3120 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x5555578c3160 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x5555578c33c0_0 .net "data_bus", 23 0, L_0x5555579c27c0;  1 drivers
v0x5555578c34c0_0 .var "data_out", 7 0;
v0x5555578c35b0_0 .var/i "i", 31 0;
v0x5555578c3680_0 .net "sel", 1 0, v0x5555578c58a0_0;  1 drivers
E_0x5555574a91c0 .event anyedge, v0x5555578c3680_0, v0x5555578c33c0_0;
S_0x5555578c37e0 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x5555578c3200 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x5555578c3240 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x5555578c3c20_0 .net "data_bus", 26 0, L_0x5555579c28b0;  1 drivers
v0x5555578c3d20_0 .var "data_out", 8 0;
v0x5555578c3e10_0 .var/i "i", 31 0;
v0x5555578c3ee0_0 .net "sel", 1 0, v0x5555578c58a0_0;  alias, 1 drivers
E_0x5555578c3ba0 .event anyedge, v0x5555578c3680_0, v0x5555578c3c20_0;
S_0x5555578c4030 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x5555578c4210 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x5555579cd840 .functor NOT 9, L_0x5555579cdb50, C4<000000000>, C4<000000000>, C4<000000000>;
v0x5555578c4320_0 .net *"_ivl_0", 8 0, L_0x5555579cd840;  1 drivers
L_0x7f1d1dd8ef00 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5555578c4420_0 .net/2u *"_ivl_2", 8 0, L_0x7f1d1dd8ef00;  1 drivers
v0x5555578c4500_0 .net "neg", 8 0, L_0x5555579cd8b0;  alias, 1 drivers
v0x5555578c4600_0 .net "pos", 8 0, L_0x5555579cdb50;  1 drivers
L_0x5555579cd8b0 .arith/sum 9, L_0x5555579cd840, L_0x7f1d1dd8ef00;
S_0x5555578c4720 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x555557894b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x5555578c4900 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x5555579cd950 .functor NOT 17, v0x5555578c57c0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x5555578c4a10_0 .net *"_ivl_0", 16 0, L_0x5555579cd950;  1 drivers
L_0x7f1d1dd8ef48 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555578c4b10_0 .net/2u *"_ivl_2", 16 0, L_0x7f1d1dd8ef48;  1 drivers
v0x5555578c4bf0_0 .net "neg", 16 0, L_0x5555579cdc90;  alias, 1 drivers
v0x5555578c4ce0_0 .net "pos", 16 0, v0x5555578c57c0_0;  alias, 1 drivers
L_0x5555579cdc90 .arith/sum 17, L_0x5555579cd950, L_0x7f1d1dd8ef48;
S_0x5555578c8170 .scope generate, "bfs[3]" "bfs[3]" 16 20, 16 20 0, S_0x5555576a5610;
 .timescale -12 -12;
P_0x5555578c8320 .param/l "i" 0 16 20, +C4<011>;
S_0x5555578c8400 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x5555578c8170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555557921710_0 .net "A_im", 7 0, L_0x5555579e4170;  1 drivers
v0x555557921810_0 .net "A_re", 7 0, L_0x555557a14210;  1 drivers
v0x5555579218f0_0 .net "B_im", 7 0, L_0x555557a142b0;  1 drivers
v0x5555579219f0_0 .net "B_re", 7 0, L_0x555557a14580;  1 drivers
v0x555557921ac0_0 .net "C_minus_S", 8 0, L_0x555557a14870;  1 drivers
v0x555557921bb0_0 .net "C_plus_S", 8 0, L_0x555557a14620;  1 drivers
v0x555557921c80_0 .var "D_im", 7 0;
v0x555557921d40_0 .var "D_re", 7 0;
v0x555557921e20_0 .net "E_im", 7 0, v0x555557920760_0;  1 drivers
v0x555557921f10_0 .net "E_re", 7 0, v0x555557920840_0;  1 drivers
v0x555557921fe0_0 .net *"_ivl_13", 0 0, L_0x555557a08c70;  1 drivers
v0x5555579220a0_0 .net *"_ivl_17", 0 0, L_0x555557a08ea0;  1 drivers
v0x555557922180_0 .net *"_ivl_21", 0 0, L_0x555557a0e2b0;  1 drivers
v0x555557922260_0 .net *"_ivl_25", 0 0, L_0x555557a0e460;  1 drivers
v0x555557922340_0 .net *"_ivl_29", 0 0, L_0x555557a13980;  1 drivers
v0x555557922420_0 .net *"_ivl_33", 0 0, L_0x555557a13b50;  1 drivers
v0x555557922500_0 .net *"_ivl_5", 0 0, L_0x555557a03790;  1 drivers
v0x5555579226f0_0 .net *"_ivl_9", 0 0, L_0x555557a03970;  1 drivers
v0x5555579227d0_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x555557922870_0 .net "data_valid", 0 0, v0x555557920210_0;  1 drivers
v0x555557922940_0 .net "i_C", 7 0, L_0x555557a146f0;  1 drivers
v0x555557922a10_0 .var "r_D_re", 7 0;
v0x555557922ad0_0 .net "start_calc", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x555557922b70_0 .net "w_d_im", 8 0, L_0x555557a08160;  1 drivers
v0x555557922c60_0 .net "w_d_re", 8 0, L_0x555557a02d90;  1 drivers
v0x555557922d30_0 .net "w_e_im", 8 0, L_0x555557a0d7f0;  1 drivers
v0x555557922e00_0 .net "w_e_re", 8 0, L_0x555557a12ec0;  1 drivers
v0x555557922ed0_0 .net "w_neg_b_im", 7 0, L_0x555557a14070;  1 drivers
v0x555557922fa0_0 .net "w_neg_b_re", 7 0, L_0x555557a13e40;  1 drivers
L_0x5555579fe4f0 .part L_0x555557a12ec0, 1, 8;
L_0x5555579fe620 .part L_0x555557a0d7f0, 1, 8;
L_0x555557a03790 .part L_0x555557a14210, 7, 1;
L_0x555557a03830 .concat [ 8 1 0 0], L_0x555557a14210, L_0x555557a03790;
L_0x555557a03970 .part L_0x555557a14580, 7, 1;
L_0x555557a03a60 .concat [ 8 1 0 0], L_0x555557a14580, L_0x555557a03970;
L_0x555557a08c70 .part L_0x5555579e4170, 7, 1;
L_0x555557a08d10 .concat [ 8 1 0 0], L_0x5555579e4170, L_0x555557a08c70;
L_0x555557a08ea0 .part L_0x555557a142b0, 7, 1;
L_0x555557a08f90 .concat [ 8 1 0 0], L_0x555557a142b0, L_0x555557a08ea0;
L_0x555557a0e2b0 .part L_0x5555579e4170, 7, 1;
L_0x555557a0e350 .concat [ 8 1 0 0], L_0x5555579e4170, L_0x555557a0e2b0;
L_0x555557a0e460 .part L_0x555557a14070, 7, 1;
L_0x555557a0e550 .concat [ 8 1 0 0], L_0x555557a14070, L_0x555557a0e460;
L_0x555557a13980 .part L_0x555557a14210, 7, 1;
L_0x555557a13a20 .concat [ 8 1 0 0], L_0x555557a14210, L_0x555557a13980;
L_0x555557a13b50 .part L_0x555557a13e40, 7, 1;
L_0x555557a13c40 .concat [ 8 1 0 0], L_0x555557a13e40, L_0x555557a13b50;
S_0x5555578c85e0 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x5555578c8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578c87e0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555578d1ae0_0 .net "answer", 8 0, L_0x555557a08160;  alias, 1 drivers
v0x5555578d1be0_0 .net "carry", 8 0, L_0x555557a08810;  1 drivers
v0x5555578d1cc0_0 .net "carry_out", 0 0, L_0x555557a08500;  1 drivers
v0x5555578d1d60_0 .net "input1", 8 0, L_0x555557a08d10;  1 drivers
v0x5555578d1e40_0 .net "input2", 8 0, L_0x555557a08f90;  1 drivers
L_0x555557a03cd0 .part L_0x555557a08d10, 0, 1;
L_0x555557a03d70 .part L_0x555557a08f90, 0, 1;
L_0x555557a043e0 .part L_0x555557a08d10, 1, 1;
L_0x555557a04480 .part L_0x555557a08f90, 1, 1;
L_0x555557a045b0 .part L_0x555557a08810, 0, 1;
L_0x555557a04c60 .part L_0x555557a08d10, 2, 1;
L_0x555557a04dd0 .part L_0x555557a08f90, 2, 1;
L_0x555557a04f00 .part L_0x555557a08810, 1, 1;
L_0x555557a05570 .part L_0x555557a08d10, 3, 1;
L_0x555557a05730 .part L_0x555557a08f90, 3, 1;
L_0x555557a05950 .part L_0x555557a08810, 2, 1;
L_0x555557a05e70 .part L_0x555557a08d10, 4, 1;
L_0x555557a05fa0 .part L_0x555557a08f90, 4, 1;
L_0x555557a060d0 .part L_0x555557a08810, 3, 1;
L_0x555557a066e0 .part L_0x555557a08d10, 5, 1;
L_0x555557a06810 .part L_0x555557a08f90, 5, 1;
L_0x555557a069d0 .part L_0x555557a08810, 4, 1;
L_0x555557a06fa0 .part L_0x555557a08d10, 6, 1;
L_0x555557a07170 .part L_0x555557a08f90, 6, 1;
L_0x555557a07210 .part L_0x555557a08810, 5, 1;
L_0x555557a070d0 .part L_0x555557a08d10, 7, 1;
L_0x555557a07920 .part L_0x555557a08f90, 7, 1;
L_0x555557a07340 .part L_0x555557a08810, 6, 1;
L_0x555557a08030 .part L_0x555557a08d10, 8, 1;
L_0x555557a07ad0 .part L_0x555557a08f90, 8, 1;
L_0x555557a082c0 .part L_0x555557a08810, 7, 1;
LS_0x555557a08160_0_0 .concat8 [ 1 1 1 1], L_0x555557a03b50, L_0x555557a03e80, L_0x555557a04750, L_0x555557a050f0;
LS_0x555557a08160_0_4 .concat8 [ 1 1 1 1], L_0x555557a05af0, L_0x555557a06300, L_0x555557a06b70, L_0x555557a07460;
LS_0x555557a08160_0_8 .concat8 [ 1 0 0 0], L_0x555557a07c00;
L_0x555557a08160 .concat8 [ 4 4 1 0], LS_0x555557a08160_0_0, LS_0x555557a08160_0_4, LS_0x555557a08160_0_8;
LS_0x555557a08810_0_0 .concat8 [ 1 1 1 1], L_0x555557a03bc0, L_0x555557a042d0, L_0x555557a04b50, L_0x555557a05460;
LS_0x555557a08810_0_4 .concat8 [ 1 1 1 1], L_0x555557a05d60, L_0x555557a065d0, L_0x555557a06e90, L_0x555557a07780;
LS_0x555557a08810_0_8 .concat8 [ 1 0 0 0], L_0x555557a07f20;
L_0x555557a08810 .concat8 [ 4 4 1 0], LS_0x555557a08810_0_0, LS_0x555557a08810_0_4, LS_0x555557a08810_0_8;
L_0x555557a08500 .part L_0x555557a08810, 8, 1;
S_0x5555578c8950 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578c8b70 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578c8c50 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578c8950;
 .timescale -12 -12;
S_0x5555578c8e30 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578c8c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557a03b50 .functor XOR 1, L_0x555557a03cd0, L_0x555557a03d70, C4<0>, C4<0>;
L_0x555557a03bc0 .functor AND 1, L_0x555557a03cd0, L_0x555557a03d70, C4<1>, C4<1>;
v0x5555578c90d0_0 .net "c", 0 0, L_0x555557a03bc0;  1 drivers
v0x5555578c91b0_0 .net "s", 0 0, L_0x555557a03b50;  1 drivers
v0x5555578c9270_0 .net "x", 0 0, L_0x555557a03cd0;  1 drivers
v0x5555578c9340_0 .net "y", 0 0, L_0x555557a03d70;  1 drivers
S_0x5555578c94b0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578c96d0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578c9790 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578c94b0;
 .timescale -12 -12;
S_0x5555578c9970 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578c9790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a03e10 .functor XOR 1, L_0x555557a043e0, L_0x555557a04480, C4<0>, C4<0>;
L_0x555557a03e80 .functor XOR 1, L_0x555557a03e10, L_0x555557a045b0, C4<0>, C4<0>;
L_0x555557a03f40 .functor AND 1, L_0x555557a04480, L_0x555557a045b0, C4<1>, C4<1>;
L_0x555557a04050 .functor AND 1, L_0x555557a043e0, L_0x555557a04480, C4<1>, C4<1>;
L_0x555557a04110 .functor OR 1, L_0x555557a03f40, L_0x555557a04050, C4<0>, C4<0>;
L_0x555557a04220 .functor AND 1, L_0x555557a043e0, L_0x555557a045b0, C4<1>, C4<1>;
L_0x555557a042d0 .functor OR 1, L_0x555557a04110, L_0x555557a04220, C4<0>, C4<0>;
v0x5555578c9bf0_0 .net *"_ivl_0", 0 0, L_0x555557a03e10;  1 drivers
v0x5555578c9cf0_0 .net *"_ivl_10", 0 0, L_0x555557a04220;  1 drivers
v0x5555578c9dd0_0 .net *"_ivl_4", 0 0, L_0x555557a03f40;  1 drivers
v0x5555578c9ec0_0 .net *"_ivl_6", 0 0, L_0x555557a04050;  1 drivers
v0x5555578c9fa0_0 .net *"_ivl_8", 0 0, L_0x555557a04110;  1 drivers
v0x5555578ca0d0_0 .net "c_in", 0 0, L_0x555557a045b0;  1 drivers
v0x5555578ca190_0 .net "c_out", 0 0, L_0x555557a042d0;  1 drivers
v0x5555578ca250_0 .net "s", 0 0, L_0x555557a03e80;  1 drivers
v0x5555578ca310_0 .net "x", 0 0, L_0x555557a043e0;  1 drivers
v0x5555578ca3d0_0 .net "y", 0 0, L_0x555557a04480;  1 drivers
S_0x5555578ca530 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578ca6e0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578ca7a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ca530;
 .timescale -12 -12;
S_0x5555578ca980 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ca7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a046e0 .functor XOR 1, L_0x555557a04c60, L_0x555557a04dd0, C4<0>, C4<0>;
L_0x555557a04750 .functor XOR 1, L_0x555557a046e0, L_0x555557a04f00, C4<0>, C4<0>;
L_0x555557a047c0 .functor AND 1, L_0x555557a04dd0, L_0x555557a04f00, C4<1>, C4<1>;
L_0x555557a048d0 .functor AND 1, L_0x555557a04c60, L_0x555557a04dd0, C4<1>, C4<1>;
L_0x555557a04990 .functor OR 1, L_0x555557a047c0, L_0x555557a048d0, C4<0>, C4<0>;
L_0x555557a04aa0 .functor AND 1, L_0x555557a04c60, L_0x555557a04f00, C4<1>, C4<1>;
L_0x555557a04b50 .functor OR 1, L_0x555557a04990, L_0x555557a04aa0, C4<0>, C4<0>;
v0x5555578cac30_0 .net *"_ivl_0", 0 0, L_0x555557a046e0;  1 drivers
v0x5555578cad30_0 .net *"_ivl_10", 0 0, L_0x555557a04aa0;  1 drivers
v0x5555578cae10_0 .net *"_ivl_4", 0 0, L_0x555557a047c0;  1 drivers
v0x5555578caf00_0 .net *"_ivl_6", 0 0, L_0x555557a048d0;  1 drivers
v0x5555578cafe0_0 .net *"_ivl_8", 0 0, L_0x555557a04990;  1 drivers
v0x5555578cb110_0 .net "c_in", 0 0, L_0x555557a04f00;  1 drivers
v0x5555578cb1d0_0 .net "c_out", 0 0, L_0x555557a04b50;  1 drivers
v0x5555578cb290_0 .net "s", 0 0, L_0x555557a04750;  1 drivers
v0x5555578cb350_0 .net "x", 0 0, L_0x555557a04c60;  1 drivers
v0x5555578cb4a0_0 .net "y", 0 0, L_0x555557a04dd0;  1 drivers
S_0x5555578cb600 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578cb7b0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578cb890 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578cb600;
 .timescale -12 -12;
S_0x5555578cba70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578cb890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a05080 .functor XOR 1, L_0x555557a05570, L_0x555557a05730, C4<0>, C4<0>;
L_0x555557a050f0 .functor XOR 1, L_0x555557a05080, L_0x555557a05950, C4<0>, C4<0>;
L_0x555557a05160 .functor AND 1, L_0x555557a05730, L_0x555557a05950, C4<1>, C4<1>;
L_0x555557a05220 .functor AND 1, L_0x555557a05570, L_0x555557a05730, C4<1>, C4<1>;
L_0x555557a052e0 .functor OR 1, L_0x555557a05160, L_0x555557a05220, C4<0>, C4<0>;
L_0x555557a053f0 .functor AND 1, L_0x555557a05570, L_0x555557a05950, C4<1>, C4<1>;
L_0x555557a05460 .functor OR 1, L_0x555557a052e0, L_0x555557a053f0, C4<0>, C4<0>;
v0x5555578cbcf0_0 .net *"_ivl_0", 0 0, L_0x555557a05080;  1 drivers
v0x5555578cbdf0_0 .net *"_ivl_10", 0 0, L_0x555557a053f0;  1 drivers
v0x5555578cbed0_0 .net *"_ivl_4", 0 0, L_0x555557a05160;  1 drivers
v0x5555578cbfc0_0 .net *"_ivl_6", 0 0, L_0x555557a05220;  1 drivers
v0x5555578cc0a0_0 .net *"_ivl_8", 0 0, L_0x555557a052e0;  1 drivers
v0x5555578cc1d0_0 .net "c_in", 0 0, L_0x555557a05950;  1 drivers
v0x5555578cc290_0 .net "c_out", 0 0, L_0x555557a05460;  1 drivers
v0x5555578cc350_0 .net "s", 0 0, L_0x555557a050f0;  1 drivers
v0x5555578cc410_0 .net "x", 0 0, L_0x555557a05570;  1 drivers
v0x5555578cc560_0 .net "y", 0 0, L_0x555557a05730;  1 drivers
S_0x5555578cc6c0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578cc8c0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578cc9a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578cc6c0;
 .timescale -12 -12;
S_0x5555578ccb80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578cc9a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a05a80 .functor XOR 1, L_0x555557a05e70, L_0x555557a05fa0, C4<0>, C4<0>;
L_0x555557a05af0 .functor XOR 1, L_0x555557a05a80, L_0x555557a060d0, C4<0>, C4<0>;
L_0x555557a05b60 .functor AND 1, L_0x555557a05fa0, L_0x555557a060d0, C4<1>, C4<1>;
L_0x555557a05bd0 .functor AND 1, L_0x555557a05e70, L_0x555557a05fa0, C4<1>, C4<1>;
L_0x555557a05c40 .functor OR 1, L_0x555557a05b60, L_0x555557a05bd0, C4<0>, C4<0>;
L_0x555557a05cb0 .functor AND 1, L_0x555557a05e70, L_0x555557a060d0, C4<1>, C4<1>;
L_0x555557a05d60 .functor OR 1, L_0x555557a05c40, L_0x555557a05cb0, C4<0>, C4<0>;
v0x5555578cce00_0 .net *"_ivl_0", 0 0, L_0x555557a05a80;  1 drivers
v0x5555578ccf00_0 .net *"_ivl_10", 0 0, L_0x555557a05cb0;  1 drivers
v0x5555578ccfe0_0 .net *"_ivl_4", 0 0, L_0x555557a05b60;  1 drivers
v0x5555578cd0a0_0 .net *"_ivl_6", 0 0, L_0x555557a05bd0;  1 drivers
v0x5555578cd180_0 .net *"_ivl_8", 0 0, L_0x555557a05c40;  1 drivers
v0x5555578cd2b0_0 .net "c_in", 0 0, L_0x555557a060d0;  1 drivers
v0x5555578cd370_0 .net "c_out", 0 0, L_0x555557a05d60;  1 drivers
v0x5555578cd430_0 .net "s", 0 0, L_0x555557a05af0;  1 drivers
v0x5555578cd4f0_0 .net "x", 0 0, L_0x555557a05e70;  1 drivers
v0x5555578cd640_0 .net "y", 0 0, L_0x555557a05fa0;  1 drivers
S_0x5555578cd7a0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578cd950 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578cda30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578cd7a0;
 .timescale -12 -12;
S_0x5555578cdc10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578cda30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a06290 .functor XOR 1, L_0x555557a066e0, L_0x555557a06810, C4<0>, C4<0>;
L_0x555557a06300 .functor XOR 1, L_0x555557a06290, L_0x555557a069d0, C4<0>, C4<0>;
L_0x555557a06370 .functor AND 1, L_0x555557a06810, L_0x555557a069d0, C4<1>, C4<1>;
L_0x555557a063e0 .functor AND 1, L_0x555557a066e0, L_0x555557a06810, C4<1>, C4<1>;
L_0x555557a06450 .functor OR 1, L_0x555557a06370, L_0x555557a063e0, C4<0>, C4<0>;
L_0x555557a06560 .functor AND 1, L_0x555557a066e0, L_0x555557a069d0, C4<1>, C4<1>;
L_0x555557a065d0 .functor OR 1, L_0x555557a06450, L_0x555557a06560, C4<0>, C4<0>;
v0x5555578cde90_0 .net *"_ivl_0", 0 0, L_0x555557a06290;  1 drivers
v0x5555578cdf90_0 .net *"_ivl_10", 0 0, L_0x555557a06560;  1 drivers
v0x5555578ce070_0 .net *"_ivl_4", 0 0, L_0x555557a06370;  1 drivers
v0x5555578ce160_0 .net *"_ivl_6", 0 0, L_0x555557a063e0;  1 drivers
v0x5555578ce240_0 .net *"_ivl_8", 0 0, L_0x555557a06450;  1 drivers
v0x5555578ce370_0 .net "c_in", 0 0, L_0x555557a069d0;  1 drivers
v0x5555578ce430_0 .net "c_out", 0 0, L_0x555557a065d0;  1 drivers
v0x5555578ce4f0_0 .net "s", 0 0, L_0x555557a06300;  1 drivers
v0x5555578ce5b0_0 .net "x", 0 0, L_0x555557a066e0;  1 drivers
v0x5555578ce700_0 .net "y", 0 0, L_0x555557a06810;  1 drivers
S_0x5555578ce860 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578cea10 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578ceaf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ce860;
 .timescale -12 -12;
S_0x5555578cecd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ceaf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a06b00 .functor XOR 1, L_0x555557a06fa0, L_0x555557a07170, C4<0>, C4<0>;
L_0x555557a06b70 .functor XOR 1, L_0x555557a06b00, L_0x555557a07210, C4<0>, C4<0>;
L_0x555557a06be0 .functor AND 1, L_0x555557a07170, L_0x555557a07210, C4<1>, C4<1>;
L_0x555557a06c50 .functor AND 1, L_0x555557a06fa0, L_0x555557a07170, C4<1>, C4<1>;
L_0x555557a06d10 .functor OR 1, L_0x555557a06be0, L_0x555557a06c50, C4<0>, C4<0>;
L_0x555557a06e20 .functor AND 1, L_0x555557a06fa0, L_0x555557a07210, C4<1>, C4<1>;
L_0x555557a06e90 .functor OR 1, L_0x555557a06d10, L_0x555557a06e20, C4<0>, C4<0>;
v0x5555578cef50_0 .net *"_ivl_0", 0 0, L_0x555557a06b00;  1 drivers
v0x5555578cf050_0 .net *"_ivl_10", 0 0, L_0x555557a06e20;  1 drivers
v0x5555578cf130_0 .net *"_ivl_4", 0 0, L_0x555557a06be0;  1 drivers
v0x5555578cf220_0 .net *"_ivl_6", 0 0, L_0x555557a06c50;  1 drivers
v0x5555578cf300_0 .net *"_ivl_8", 0 0, L_0x555557a06d10;  1 drivers
v0x5555578cf430_0 .net "c_in", 0 0, L_0x555557a07210;  1 drivers
v0x5555578cf4f0_0 .net "c_out", 0 0, L_0x555557a06e90;  1 drivers
v0x5555578cf5b0_0 .net "s", 0 0, L_0x555557a06b70;  1 drivers
v0x5555578cf670_0 .net "x", 0 0, L_0x555557a06fa0;  1 drivers
v0x5555578cf7c0_0 .net "y", 0 0, L_0x555557a07170;  1 drivers
S_0x5555578cf920 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578cfad0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578cfbb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578cf920;
 .timescale -12 -12;
S_0x5555578cfd90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578cfbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a073f0 .functor XOR 1, L_0x555557a070d0, L_0x555557a07920, C4<0>, C4<0>;
L_0x555557a07460 .functor XOR 1, L_0x555557a073f0, L_0x555557a07340, C4<0>, C4<0>;
L_0x555557a074d0 .functor AND 1, L_0x555557a07920, L_0x555557a07340, C4<1>, C4<1>;
L_0x555557a07540 .functor AND 1, L_0x555557a070d0, L_0x555557a07920, C4<1>, C4<1>;
L_0x555557a07600 .functor OR 1, L_0x555557a074d0, L_0x555557a07540, C4<0>, C4<0>;
L_0x555557a07710 .functor AND 1, L_0x555557a070d0, L_0x555557a07340, C4<1>, C4<1>;
L_0x555557a07780 .functor OR 1, L_0x555557a07600, L_0x555557a07710, C4<0>, C4<0>;
v0x5555578d0010_0 .net *"_ivl_0", 0 0, L_0x555557a073f0;  1 drivers
v0x5555578d0110_0 .net *"_ivl_10", 0 0, L_0x555557a07710;  1 drivers
v0x5555578d01f0_0 .net *"_ivl_4", 0 0, L_0x555557a074d0;  1 drivers
v0x5555578d02e0_0 .net *"_ivl_6", 0 0, L_0x555557a07540;  1 drivers
v0x5555578d03c0_0 .net *"_ivl_8", 0 0, L_0x555557a07600;  1 drivers
v0x5555578d04f0_0 .net "c_in", 0 0, L_0x555557a07340;  1 drivers
v0x5555578d05b0_0 .net "c_out", 0 0, L_0x555557a07780;  1 drivers
v0x5555578d0670_0 .net "s", 0 0, L_0x555557a07460;  1 drivers
v0x5555578d0730_0 .net "x", 0 0, L_0x555557a070d0;  1 drivers
v0x5555578d0880_0 .net "y", 0 0, L_0x555557a07920;  1 drivers
S_0x5555578d09e0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555578c85e0;
 .timescale -12 -12;
P_0x5555578cc870 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555578d0cb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d09e0;
 .timescale -12 -12;
S_0x5555578d0e90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d0cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a07b90 .functor XOR 1, L_0x555557a08030, L_0x555557a07ad0, C4<0>, C4<0>;
L_0x555557a07c00 .functor XOR 1, L_0x555557a07b90, L_0x555557a082c0, C4<0>, C4<0>;
L_0x555557a07c70 .functor AND 1, L_0x555557a07ad0, L_0x555557a082c0, C4<1>, C4<1>;
L_0x555557a07ce0 .functor AND 1, L_0x555557a08030, L_0x555557a07ad0, C4<1>, C4<1>;
L_0x555557a07da0 .functor OR 1, L_0x555557a07c70, L_0x555557a07ce0, C4<0>, C4<0>;
L_0x555557a07eb0 .functor AND 1, L_0x555557a08030, L_0x555557a082c0, C4<1>, C4<1>;
L_0x555557a07f20 .functor OR 1, L_0x555557a07da0, L_0x555557a07eb0, C4<0>, C4<0>;
v0x5555578d1110_0 .net *"_ivl_0", 0 0, L_0x555557a07b90;  1 drivers
v0x5555578d1210_0 .net *"_ivl_10", 0 0, L_0x555557a07eb0;  1 drivers
v0x5555578d12f0_0 .net *"_ivl_4", 0 0, L_0x555557a07c70;  1 drivers
v0x5555578d13e0_0 .net *"_ivl_6", 0 0, L_0x555557a07ce0;  1 drivers
v0x5555578d14c0_0 .net *"_ivl_8", 0 0, L_0x555557a07da0;  1 drivers
v0x5555578d15f0_0 .net "c_in", 0 0, L_0x555557a082c0;  1 drivers
v0x5555578d16b0_0 .net "c_out", 0 0, L_0x555557a07f20;  1 drivers
v0x5555578d1770_0 .net "s", 0 0, L_0x555557a07c00;  1 drivers
v0x5555578d1830_0 .net "x", 0 0, L_0x555557a08030;  1 drivers
v0x5555578d1980_0 .net "y", 0 0, L_0x555557a07ad0;  1 drivers
S_0x5555578d1fa0 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x5555578c8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578d21a0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555578db4e0_0 .net "answer", 8 0, L_0x555557a02d90;  alias, 1 drivers
v0x5555578db5e0_0 .net "carry", 8 0, L_0x555557a03330;  1 drivers
v0x5555578db6c0_0 .net "carry_out", 0 0, L_0x555557a03020;  1 drivers
v0x5555578db760_0 .net "input1", 8 0, L_0x555557a03830;  1 drivers
v0x5555578db840_0 .net "input2", 8 0, L_0x555557a03a60;  1 drivers
L_0x5555579fe880 .part L_0x555557a03830, 0, 1;
L_0x5555579fe920 .part L_0x555557a03a60, 0, 1;
L_0x5555579fef90 .part L_0x555557a03830, 1, 1;
L_0x5555579ff0c0 .part L_0x555557a03a60, 1, 1;
L_0x5555579ff1f0 .part L_0x555557a03330, 0, 1;
L_0x5555579ff8a0 .part L_0x555557a03830, 2, 1;
L_0x5555579ffa10 .part L_0x555557a03a60, 2, 1;
L_0x5555579ffb40 .part L_0x555557a03330, 1, 1;
L_0x555557a001b0 .part L_0x555557a03830, 3, 1;
L_0x555557a00370 .part L_0x555557a03a60, 3, 1;
L_0x555557a00590 .part L_0x555557a03330, 2, 1;
L_0x555557a00ab0 .part L_0x555557a03830, 4, 1;
L_0x555557a00c50 .part L_0x555557a03a60, 4, 1;
L_0x555557a00d80 .part L_0x555557a03330, 3, 1;
L_0x555557a01360 .part L_0x555557a03830, 5, 1;
L_0x555557a01490 .part L_0x555557a03a60, 5, 1;
L_0x555557a01650 .part L_0x555557a03330, 4, 1;
L_0x555557a01c60 .part L_0x555557a03830, 6, 1;
L_0x555557a01e30 .part L_0x555557a03a60, 6, 1;
L_0x555557a01ed0 .part L_0x555557a03330, 5, 1;
L_0x555557a01d90 .part L_0x555557a03830, 7, 1;
L_0x555557a02620 .part L_0x555557a03a60, 7, 1;
L_0x555557a02000 .part L_0x555557a03330, 6, 1;
L_0x555557a02c60 .part L_0x555557a03830, 8, 1;
L_0x555557a026c0 .part L_0x555557a03a60, 8, 1;
L_0x555557a02ef0 .part L_0x555557a03330, 7, 1;
LS_0x555557a02d90_0_0 .concat8 [ 1 1 1 1], L_0x5555579fe750, L_0x5555579fea30, L_0x5555579ff390, L_0x5555579ffd30;
LS_0x555557a02d90_0_4 .concat8 [ 1 1 1 1], L_0x555557a00730, L_0x555557a00f40, L_0x555557a017f0, L_0x555557a02120;
LS_0x555557a02d90_0_8 .concat8 [ 1 0 0 0], L_0x555557a027f0;
L_0x555557a02d90 .concat8 [ 4 4 1 0], LS_0x555557a02d90_0_0, LS_0x555557a02d90_0_4, LS_0x555557a02d90_0_8;
LS_0x555557a03330_0_0 .concat8 [ 1 1 1 1], L_0x5555579fe7c0, L_0x5555579fee80, L_0x5555579ff790, L_0x555557a000a0;
LS_0x555557a03330_0_4 .concat8 [ 1 1 1 1], L_0x555557a009a0, L_0x555557a01250, L_0x555557a01b50, L_0x555557a02480;
LS_0x555557a03330_0_8 .concat8 [ 1 0 0 0], L_0x555557a02b50;
L_0x555557a03330 .concat8 [ 4 4 1 0], LS_0x555557a03330_0_0, LS_0x555557a03330_0_4, LS_0x555557a03330_0_8;
L_0x555557a03020 .part L_0x555557a03330, 8, 1;
S_0x5555578d2370 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d2570 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578d2650 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578d2370;
 .timescale -12 -12;
S_0x5555578d2830 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578d2650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579fe750 .functor XOR 1, L_0x5555579fe880, L_0x5555579fe920, C4<0>, C4<0>;
L_0x5555579fe7c0 .functor AND 1, L_0x5555579fe880, L_0x5555579fe920, C4<1>, C4<1>;
v0x5555578d2ad0_0 .net "c", 0 0, L_0x5555579fe7c0;  1 drivers
v0x5555578d2bb0_0 .net "s", 0 0, L_0x5555579fe750;  1 drivers
v0x5555578d2c70_0 .net "x", 0 0, L_0x5555579fe880;  1 drivers
v0x5555578d2d40_0 .net "y", 0 0, L_0x5555579fe920;  1 drivers
S_0x5555578d2eb0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d30d0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578d3190 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d2eb0;
 .timescale -12 -12;
S_0x5555578d3370 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d3190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579fe9c0 .functor XOR 1, L_0x5555579fef90, L_0x5555579ff0c0, C4<0>, C4<0>;
L_0x5555579fea30 .functor XOR 1, L_0x5555579fe9c0, L_0x5555579ff1f0, C4<0>, C4<0>;
L_0x5555579feaf0 .functor AND 1, L_0x5555579ff0c0, L_0x5555579ff1f0, C4<1>, C4<1>;
L_0x5555579fec00 .functor AND 1, L_0x5555579fef90, L_0x5555579ff0c0, C4<1>, C4<1>;
L_0x5555579fecc0 .functor OR 1, L_0x5555579feaf0, L_0x5555579fec00, C4<0>, C4<0>;
L_0x5555579fedd0 .functor AND 1, L_0x5555579fef90, L_0x5555579ff1f0, C4<1>, C4<1>;
L_0x5555579fee80 .functor OR 1, L_0x5555579fecc0, L_0x5555579fedd0, C4<0>, C4<0>;
v0x5555578d35f0_0 .net *"_ivl_0", 0 0, L_0x5555579fe9c0;  1 drivers
v0x5555578d36f0_0 .net *"_ivl_10", 0 0, L_0x5555579fedd0;  1 drivers
v0x5555578d37d0_0 .net *"_ivl_4", 0 0, L_0x5555579feaf0;  1 drivers
v0x5555578d38c0_0 .net *"_ivl_6", 0 0, L_0x5555579fec00;  1 drivers
v0x5555578d39a0_0 .net *"_ivl_8", 0 0, L_0x5555579fecc0;  1 drivers
v0x5555578d3ad0_0 .net "c_in", 0 0, L_0x5555579ff1f0;  1 drivers
v0x5555578d3b90_0 .net "c_out", 0 0, L_0x5555579fee80;  1 drivers
v0x5555578d3c50_0 .net "s", 0 0, L_0x5555579fea30;  1 drivers
v0x5555578d3d10_0 .net "x", 0 0, L_0x5555579fef90;  1 drivers
v0x5555578d3dd0_0 .net "y", 0 0, L_0x5555579ff0c0;  1 drivers
S_0x5555578d3f30 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d40e0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578d41a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d3f30;
 .timescale -12 -12;
S_0x5555578d4380 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d41a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ff320 .functor XOR 1, L_0x5555579ff8a0, L_0x5555579ffa10, C4<0>, C4<0>;
L_0x5555579ff390 .functor XOR 1, L_0x5555579ff320, L_0x5555579ffb40, C4<0>, C4<0>;
L_0x5555579ff400 .functor AND 1, L_0x5555579ffa10, L_0x5555579ffb40, C4<1>, C4<1>;
L_0x5555579ff510 .functor AND 1, L_0x5555579ff8a0, L_0x5555579ffa10, C4<1>, C4<1>;
L_0x5555579ff5d0 .functor OR 1, L_0x5555579ff400, L_0x5555579ff510, C4<0>, C4<0>;
L_0x5555579ff6e0 .functor AND 1, L_0x5555579ff8a0, L_0x5555579ffb40, C4<1>, C4<1>;
L_0x5555579ff790 .functor OR 1, L_0x5555579ff5d0, L_0x5555579ff6e0, C4<0>, C4<0>;
v0x5555578d4630_0 .net *"_ivl_0", 0 0, L_0x5555579ff320;  1 drivers
v0x5555578d4730_0 .net *"_ivl_10", 0 0, L_0x5555579ff6e0;  1 drivers
v0x5555578d4810_0 .net *"_ivl_4", 0 0, L_0x5555579ff400;  1 drivers
v0x5555578d4900_0 .net *"_ivl_6", 0 0, L_0x5555579ff510;  1 drivers
v0x5555578d49e0_0 .net *"_ivl_8", 0 0, L_0x5555579ff5d0;  1 drivers
v0x5555578d4b10_0 .net "c_in", 0 0, L_0x5555579ffb40;  1 drivers
v0x5555578d4bd0_0 .net "c_out", 0 0, L_0x5555579ff790;  1 drivers
v0x5555578d4c90_0 .net "s", 0 0, L_0x5555579ff390;  1 drivers
v0x5555578d4d50_0 .net "x", 0 0, L_0x5555579ff8a0;  1 drivers
v0x5555578d4ea0_0 .net "y", 0 0, L_0x5555579ffa10;  1 drivers
S_0x5555578d5000 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d51b0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578d5290 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d5000;
 .timescale -12 -12;
S_0x5555578d5470 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d5290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ffcc0 .functor XOR 1, L_0x555557a001b0, L_0x555557a00370, C4<0>, C4<0>;
L_0x5555579ffd30 .functor XOR 1, L_0x5555579ffcc0, L_0x555557a00590, C4<0>, C4<0>;
L_0x5555579ffda0 .functor AND 1, L_0x555557a00370, L_0x555557a00590, C4<1>, C4<1>;
L_0x5555579ffe60 .functor AND 1, L_0x555557a001b0, L_0x555557a00370, C4<1>, C4<1>;
L_0x5555579fff20 .functor OR 1, L_0x5555579ffda0, L_0x5555579ffe60, C4<0>, C4<0>;
L_0x555557a00030 .functor AND 1, L_0x555557a001b0, L_0x555557a00590, C4<1>, C4<1>;
L_0x555557a000a0 .functor OR 1, L_0x5555579fff20, L_0x555557a00030, C4<0>, C4<0>;
v0x5555578d56f0_0 .net *"_ivl_0", 0 0, L_0x5555579ffcc0;  1 drivers
v0x5555578d57f0_0 .net *"_ivl_10", 0 0, L_0x555557a00030;  1 drivers
v0x5555578d58d0_0 .net *"_ivl_4", 0 0, L_0x5555579ffda0;  1 drivers
v0x5555578d59c0_0 .net *"_ivl_6", 0 0, L_0x5555579ffe60;  1 drivers
v0x5555578d5aa0_0 .net *"_ivl_8", 0 0, L_0x5555579fff20;  1 drivers
v0x5555578d5bd0_0 .net "c_in", 0 0, L_0x555557a00590;  1 drivers
v0x5555578d5c90_0 .net "c_out", 0 0, L_0x555557a000a0;  1 drivers
v0x5555578d5d50_0 .net "s", 0 0, L_0x5555579ffd30;  1 drivers
v0x5555578d5e10_0 .net "x", 0 0, L_0x555557a001b0;  1 drivers
v0x5555578d5f60_0 .net "y", 0 0, L_0x555557a00370;  1 drivers
S_0x5555578d60c0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d62c0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578d63a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d60c0;
 .timescale -12 -12;
S_0x5555578d6580 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d63a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a006c0 .functor XOR 1, L_0x555557a00ab0, L_0x555557a00c50, C4<0>, C4<0>;
L_0x555557a00730 .functor XOR 1, L_0x555557a006c0, L_0x555557a00d80, C4<0>, C4<0>;
L_0x555557a007a0 .functor AND 1, L_0x555557a00c50, L_0x555557a00d80, C4<1>, C4<1>;
L_0x555557a00810 .functor AND 1, L_0x555557a00ab0, L_0x555557a00c50, C4<1>, C4<1>;
L_0x555557a00880 .functor OR 1, L_0x555557a007a0, L_0x555557a00810, C4<0>, C4<0>;
L_0x555557a008f0 .functor AND 1, L_0x555557a00ab0, L_0x555557a00d80, C4<1>, C4<1>;
L_0x555557a009a0 .functor OR 1, L_0x555557a00880, L_0x555557a008f0, C4<0>, C4<0>;
v0x5555578d6800_0 .net *"_ivl_0", 0 0, L_0x555557a006c0;  1 drivers
v0x5555578d6900_0 .net *"_ivl_10", 0 0, L_0x555557a008f0;  1 drivers
v0x5555578d69e0_0 .net *"_ivl_4", 0 0, L_0x555557a007a0;  1 drivers
v0x5555578d6aa0_0 .net *"_ivl_6", 0 0, L_0x555557a00810;  1 drivers
v0x5555578d6b80_0 .net *"_ivl_8", 0 0, L_0x555557a00880;  1 drivers
v0x5555578d6cb0_0 .net "c_in", 0 0, L_0x555557a00d80;  1 drivers
v0x5555578d6d70_0 .net "c_out", 0 0, L_0x555557a009a0;  1 drivers
v0x5555578d6e30_0 .net "s", 0 0, L_0x555557a00730;  1 drivers
v0x5555578d6ef0_0 .net "x", 0 0, L_0x555557a00ab0;  1 drivers
v0x5555578d7040_0 .net "y", 0 0, L_0x555557a00c50;  1 drivers
S_0x5555578d71a0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d7350 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578d7430 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d71a0;
 .timescale -12 -12;
S_0x5555578d7610 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d7430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a00be0 .functor XOR 1, L_0x555557a01360, L_0x555557a01490, C4<0>, C4<0>;
L_0x555557a00f40 .functor XOR 1, L_0x555557a00be0, L_0x555557a01650, C4<0>, C4<0>;
L_0x555557a00fb0 .functor AND 1, L_0x555557a01490, L_0x555557a01650, C4<1>, C4<1>;
L_0x555557a01020 .functor AND 1, L_0x555557a01360, L_0x555557a01490, C4<1>, C4<1>;
L_0x555557a01090 .functor OR 1, L_0x555557a00fb0, L_0x555557a01020, C4<0>, C4<0>;
L_0x555557a011a0 .functor AND 1, L_0x555557a01360, L_0x555557a01650, C4<1>, C4<1>;
L_0x555557a01250 .functor OR 1, L_0x555557a01090, L_0x555557a011a0, C4<0>, C4<0>;
v0x5555578d7890_0 .net *"_ivl_0", 0 0, L_0x555557a00be0;  1 drivers
v0x5555578d7990_0 .net *"_ivl_10", 0 0, L_0x555557a011a0;  1 drivers
v0x5555578d7a70_0 .net *"_ivl_4", 0 0, L_0x555557a00fb0;  1 drivers
v0x5555578d7b60_0 .net *"_ivl_6", 0 0, L_0x555557a01020;  1 drivers
v0x5555578d7c40_0 .net *"_ivl_8", 0 0, L_0x555557a01090;  1 drivers
v0x5555578d7d70_0 .net "c_in", 0 0, L_0x555557a01650;  1 drivers
v0x5555578d7e30_0 .net "c_out", 0 0, L_0x555557a01250;  1 drivers
v0x5555578d7ef0_0 .net "s", 0 0, L_0x555557a00f40;  1 drivers
v0x5555578d7fb0_0 .net "x", 0 0, L_0x555557a01360;  1 drivers
v0x5555578d8100_0 .net "y", 0 0, L_0x555557a01490;  1 drivers
S_0x5555578d8260 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d8410 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578d84f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d8260;
 .timescale -12 -12;
S_0x5555578d86d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d84f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a01780 .functor XOR 1, L_0x555557a01c60, L_0x555557a01e30, C4<0>, C4<0>;
L_0x555557a017f0 .functor XOR 1, L_0x555557a01780, L_0x555557a01ed0, C4<0>, C4<0>;
L_0x555557a01860 .functor AND 1, L_0x555557a01e30, L_0x555557a01ed0, C4<1>, C4<1>;
L_0x555557a018d0 .functor AND 1, L_0x555557a01c60, L_0x555557a01e30, C4<1>, C4<1>;
L_0x555557a01990 .functor OR 1, L_0x555557a01860, L_0x555557a018d0, C4<0>, C4<0>;
L_0x555557a01aa0 .functor AND 1, L_0x555557a01c60, L_0x555557a01ed0, C4<1>, C4<1>;
L_0x555557a01b50 .functor OR 1, L_0x555557a01990, L_0x555557a01aa0, C4<0>, C4<0>;
v0x5555578d8950_0 .net *"_ivl_0", 0 0, L_0x555557a01780;  1 drivers
v0x5555578d8a50_0 .net *"_ivl_10", 0 0, L_0x555557a01aa0;  1 drivers
v0x5555578d8b30_0 .net *"_ivl_4", 0 0, L_0x555557a01860;  1 drivers
v0x5555578d8c20_0 .net *"_ivl_6", 0 0, L_0x555557a018d0;  1 drivers
v0x5555578d8d00_0 .net *"_ivl_8", 0 0, L_0x555557a01990;  1 drivers
v0x5555578d8e30_0 .net "c_in", 0 0, L_0x555557a01ed0;  1 drivers
v0x5555578d8ef0_0 .net "c_out", 0 0, L_0x555557a01b50;  1 drivers
v0x5555578d8fb0_0 .net "s", 0 0, L_0x555557a017f0;  1 drivers
v0x5555578d9070_0 .net "x", 0 0, L_0x555557a01c60;  1 drivers
v0x5555578d91c0_0 .net "y", 0 0, L_0x555557a01e30;  1 drivers
S_0x5555578d9320 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d94d0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578d95b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578d9320;
 .timescale -12 -12;
S_0x5555578d9790 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578d95b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a020b0 .functor XOR 1, L_0x555557a01d90, L_0x555557a02620, C4<0>, C4<0>;
L_0x555557a02120 .functor XOR 1, L_0x555557a020b0, L_0x555557a02000, C4<0>, C4<0>;
L_0x555557a02190 .functor AND 1, L_0x555557a02620, L_0x555557a02000, C4<1>, C4<1>;
L_0x555557a02200 .functor AND 1, L_0x555557a01d90, L_0x555557a02620, C4<1>, C4<1>;
L_0x555557a022c0 .functor OR 1, L_0x555557a02190, L_0x555557a02200, C4<0>, C4<0>;
L_0x555557a023d0 .functor AND 1, L_0x555557a01d90, L_0x555557a02000, C4<1>, C4<1>;
L_0x555557a02480 .functor OR 1, L_0x555557a022c0, L_0x555557a023d0, C4<0>, C4<0>;
v0x5555578d9a10_0 .net *"_ivl_0", 0 0, L_0x555557a020b0;  1 drivers
v0x5555578d9b10_0 .net *"_ivl_10", 0 0, L_0x555557a023d0;  1 drivers
v0x5555578d9bf0_0 .net *"_ivl_4", 0 0, L_0x555557a02190;  1 drivers
v0x5555578d9ce0_0 .net *"_ivl_6", 0 0, L_0x555557a02200;  1 drivers
v0x5555578d9dc0_0 .net *"_ivl_8", 0 0, L_0x555557a022c0;  1 drivers
v0x5555578d9ef0_0 .net "c_in", 0 0, L_0x555557a02000;  1 drivers
v0x5555578d9fb0_0 .net "c_out", 0 0, L_0x555557a02480;  1 drivers
v0x5555578da070_0 .net "s", 0 0, L_0x555557a02120;  1 drivers
v0x5555578da130_0 .net "x", 0 0, L_0x555557a01d90;  1 drivers
v0x5555578da280_0 .net "y", 0 0, L_0x555557a02620;  1 drivers
S_0x5555578da3e0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555578d1fa0;
 .timescale -12 -12;
P_0x5555578d6270 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555578da6b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578da3e0;
 .timescale -12 -12;
S_0x5555578da890 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578da6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a02780 .functor XOR 1, L_0x555557a02c60, L_0x555557a026c0, C4<0>, C4<0>;
L_0x555557a027f0 .functor XOR 1, L_0x555557a02780, L_0x555557a02ef0, C4<0>, C4<0>;
L_0x555557a02860 .functor AND 1, L_0x555557a026c0, L_0x555557a02ef0, C4<1>, C4<1>;
L_0x555557a028d0 .functor AND 1, L_0x555557a02c60, L_0x555557a026c0, C4<1>, C4<1>;
L_0x555557a02990 .functor OR 1, L_0x555557a02860, L_0x555557a028d0, C4<0>, C4<0>;
L_0x555557a02aa0 .functor AND 1, L_0x555557a02c60, L_0x555557a02ef0, C4<1>, C4<1>;
L_0x555557a02b50 .functor OR 1, L_0x555557a02990, L_0x555557a02aa0, C4<0>, C4<0>;
v0x5555578dab10_0 .net *"_ivl_0", 0 0, L_0x555557a02780;  1 drivers
v0x5555578dac10_0 .net *"_ivl_10", 0 0, L_0x555557a02aa0;  1 drivers
v0x5555578dacf0_0 .net *"_ivl_4", 0 0, L_0x555557a02860;  1 drivers
v0x5555578dade0_0 .net *"_ivl_6", 0 0, L_0x555557a028d0;  1 drivers
v0x5555578daec0_0 .net *"_ivl_8", 0 0, L_0x555557a02990;  1 drivers
v0x5555578daff0_0 .net "c_in", 0 0, L_0x555557a02ef0;  1 drivers
v0x5555578db0b0_0 .net "c_out", 0 0, L_0x555557a02b50;  1 drivers
v0x5555578db170_0 .net "s", 0 0, L_0x555557a027f0;  1 drivers
v0x5555578db230_0 .net "x", 0 0, L_0x555557a02c60;  1 drivers
v0x5555578db380_0 .net "y", 0 0, L_0x555557a026c0;  1 drivers
S_0x5555578db9a0 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x5555578c8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578dbb80 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555578e4ef0_0 .net "answer", 8 0, L_0x555557a0d7f0;  alias, 1 drivers
v0x5555578e4ff0_0 .net "carry", 8 0, L_0x555557a0de50;  1 drivers
v0x5555578e50d0_0 .net "carry_out", 0 0, L_0x555557a0db90;  1 drivers
v0x5555578e5170_0 .net "input1", 8 0, L_0x555557a0e350;  1 drivers
v0x5555578e5250_0 .net "input2", 8 0, L_0x555557a0e550;  1 drivers
L_0x555557a09210 .part L_0x555557a0e350, 0, 1;
L_0x555557a092b0 .part L_0x555557a0e550, 0, 1;
L_0x555557a098e0 .part L_0x555557a0e350, 1, 1;
L_0x555557a09980 .part L_0x555557a0e550, 1, 1;
L_0x555557a09ab0 .part L_0x555557a0de50, 0, 1;
L_0x555557a0a120 .part L_0x555557a0e350, 2, 1;
L_0x555557a0a250 .part L_0x555557a0e550, 2, 1;
L_0x555557a0a380 .part L_0x555557a0de50, 1, 1;
L_0x555557a0a9f0 .part L_0x555557a0e350, 3, 1;
L_0x555557a0abb0 .part L_0x555557a0e550, 3, 1;
L_0x555557a0add0 .part L_0x555557a0de50, 2, 1;
L_0x555557a0b2f0 .part L_0x555557a0e350, 4, 1;
L_0x555557a0b490 .part L_0x555557a0e550, 4, 1;
L_0x555557a0b5c0 .part L_0x555557a0de50, 3, 1;
L_0x555557a0bba0 .part L_0x555557a0e350, 5, 1;
L_0x555557a0bcd0 .part L_0x555557a0e550, 5, 1;
L_0x555557a0be90 .part L_0x555557a0de50, 4, 1;
L_0x555557a0c4a0 .part L_0x555557a0e350, 6, 1;
L_0x555557a0c670 .part L_0x555557a0e550, 6, 1;
L_0x555557a0c710 .part L_0x555557a0de50, 5, 1;
L_0x555557a0c5d0 .part L_0x555557a0e350, 7, 1;
L_0x555557a0cf70 .part L_0x555557a0e550, 7, 1;
L_0x555557a0c840 .part L_0x555557a0de50, 6, 1;
L_0x555557a0d6c0 .part L_0x555557a0e350, 8, 1;
L_0x555557a0d120 .part L_0x555557a0e550, 8, 1;
L_0x555557a0d950 .part L_0x555557a0de50, 7, 1;
LS_0x555557a0d7f0_0_0 .concat8 [ 1 1 1 1], L_0x555557a090e0, L_0x555557a093c0, L_0x555557a09c50, L_0x555557a0a570;
LS_0x555557a0d7f0_0_4 .concat8 [ 1 1 1 1], L_0x555557a0af70, L_0x555557a0b780, L_0x555557a0c030, L_0x555557a0c960;
LS_0x555557a0d7f0_0_8 .concat8 [ 1 0 0 0], L_0x555557a0d250;
L_0x555557a0d7f0 .concat8 [ 4 4 1 0], LS_0x555557a0d7f0_0_0, LS_0x555557a0d7f0_0_4, LS_0x555557a0d7f0_0_8;
LS_0x555557a0de50_0_0 .concat8 [ 1 1 1 1], L_0x555557a09150, L_0x555557a097d0, L_0x555557a0a010, L_0x555557a0a8e0;
LS_0x555557a0de50_0_4 .concat8 [ 1 1 1 1], L_0x555557a0b1e0, L_0x555557a0ba90, L_0x555557a0c390, L_0x555557a0ccc0;
LS_0x555557a0de50_0_8 .concat8 [ 1 0 0 0], L_0x555557a0d5b0;
L_0x555557a0de50 .concat8 [ 4 4 1 0], LS_0x555557a0de50_0_0, LS_0x555557a0de50_0_4, LS_0x555557a0de50_0_8;
L_0x555557a0db90 .part L_0x555557a0de50, 8, 1;
S_0x5555578dbd80 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578dbf80 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578dc060 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578dbd80;
 .timescale -12 -12;
S_0x5555578dc240 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578dc060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557a090e0 .functor XOR 1, L_0x555557a09210, L_0x555557a092b0, C4<0>, C4<0>;
L_0x555557a09150 .functor AND 1, L_0x555557a09210, L_0x555557a092b0, C4<1>, C4<1>;
v0x5555578dc4e0_0 .net "c", 0 0, L_0x555557a09150;  1 drivers
v0x5555578dc5c0_0 .net "s", 0 0, L_0x555557a090e0;  1 drivers
v0x5555578dc680_0 .net "x", 0 0, L_0x555557a09210;  1 drivers
v0x5555578dc750_0 .net "y", 0 0, L_0x555557a092b0;  1 drivers
S_0x5555578dc8c0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578dcae0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578dcba0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578dc8c0;
 .timescale -12 -12;
S_0x5555578dcd80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578dcba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a09350 .functor XOR 1, L_0x555557a098e0, L_0x555557a09980, C4<0>, C4<0>;
L_0x555557a093c0 .functor XOR 1, L_0x555557a09350, L_0x555557a09ab0, C4<0>, C4<0>;
L_0x555557a09480 .functor AND 1, L_0x555557a09980, L_0x555557a09ab0, C4<1>, C4<1>;
L_0x555557a09590 .functor AND 1, L_0x555557a098e0, L_0x555557a09980, C4<1>, C4<1>;
L_0x555557a09650 .functor OR 1, L_0x555557a09480, L_0x555557a09590, C4<0>, C4<0>;
L_0x555557a09760 .functor AND 1, L_0x555557a098e0, L_0x555557a09ab0, C4<1>, C4<1>;
L_0x555557a097d0 .functor OR 1, L_0x555557a09650, L_0x555557a09760, C4<0>, C4<0>;
v0x5555578dd000_0 .net *"_ivl_0", 0 0, L_0x555557a09350;  1 drivers
v0x5555578dd100_0 .net *"_ivl_10", 0 0, L_0x555557a09760;  1 drivers
v0x5555578dd1e0_0 .net *"_ivl_4", 0 0, L_0x555557a09480;  1 drivers
v0x5555578dd2d0_0 .net *"_ivl_6", 0 0, L_0x555557a09590;  1 drivers
v0x5555578dd3b0_0 .net *"_ivl_8", 0 0, L_0x555557a09650;  1 drivers
v0x5555578dd4e0_0 .net "c_in", 0 0, L_0x555557a09ab0;  1 drivers
v0x5555578dd5a0_0 .net "c_out", 0 0, L_0x555557a097d0;  1 drivers
v0x5555578dd660_0 .net "s", 0 0, L_0x555557a093c0;  1 drivers
v0x5555578dd720_0 .net "x", 0 0, L_0x555557a098e0;  1 drivers
v0x5555578dd7e0_0 .net "y", 0 0, L_0x555557a09980;  1 drivers
S_0x5555578dd940 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578ddaf0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578ddbb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578dd940;
 .timescale -12 -12;
S_0x5555578ddd90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ddbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a09be0 .functor XOR 1, L_0x555557a0a120, L_0x555557a0a250, C4<0>, C4<0>;
L_0x555557a09c50 .functor XOR 1, L_0x555557a09be0, L_0x555557a0a380, C4<0>, C4<0>;
L_0x555557a09cc0 .functor AND 1, L_0x555557a0a250, L_0x555557a0a380, C4<1>, C4<1>;
L_0x555557a09dd0 .functor AND 1, L_0x555557a0a120, L_0x555557a0a250, C4<1>, C4<1>;
L_0x555557a09e90 .functor OR 1, L_0x555557a09cc0, L_0x555557a09dd0, C4<0>, C4<0>;
L_0x555557a09fa0 .functor AND 1, L_0x555557a0a120, L_0x555557a0a380, C4<1>, C4<1>;
L_0x555557a0a010 .functor OR 1, L_0x555557a09e90, L_0x555557a09fa0, C4<0>, C4<0>;
v0x5555578de040_0 .net *"_ivl_0", 0 0, L_0x555557a09be0;  1 drivers
v0x5555578de140_0 .net *"_ivl_10", 0 0, L_0x555557a09fa0;  1 drivers
v0x5555578de220_0 .net *"_ivl_4", 0 0, L_0x555557a09cc0;  1 drivers
v0x5555578de310_0 .net *"_ivl_6", 0 0, L_0x555557a09dd0;  1 drivers
v0x5555578de3f0_0 .net *"_ivl_8", 0 0, L_0x555557a09e90;  1 drivers
v0x5555578de520_0 .net "c_in", 0 0, L_0x555557a0a380;  1 drivers
v0x5555578de5e0_0 .net "c_out", 0 0, L_0x555557a0a010;  1 drivers
v0x5555578de6a0_0 .net "s", 0 0, L_0x555557a09c50;  1 drivers
v0x5555578de760_0 .net "x", 0 0, L_0x555557a0a120;  1 drivers
v0x5555578de8b0_0 .net "y", 0 0, L_0x555557a0a250;  1 drivers
S_0x5555578dea10 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578debc0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578deca0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578dea10;
 .timescale -12 -12;
S_0x5555578dee80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578deca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0a500 .functor XOR 1, L_0x555557a0a9f0, L_0x555557a0abb0, C4<0>, C4<0>;
L_0x555557a0a570 .functor XOR 1, L_0x555557a0a500, L_0x555557a0add0, C4<0>, C4<0>;
L_0x555557a0a5e0 .functor AND 1, L_0x555557a0abb0, L_0x555557a0add0, C4<1>, C4<1>;
L_0x555557a0a6a0 .functor AND 1, L_0x555557a0a9f0, L_0x555557a0abb0, C4<1>, C4<1>;
L_0x555557a0a760 .functor OR 1, L_0x555557a0a5e0, L_0x555557a0a6a0, C4<0>, C4<0>;
L_0x555557a0a870 .functor AND 1, L_0x555557a0a9f0, L_0x555557a0add0, C4<1>, C4<1>;
L_0x555557a0a8e0 .functor OR 1, L_0x555557a0a760, L_0x555557a0a870, C4<0>, C4<0>;
v0x5555578df100_0 .net *"_ivl_0", 0 0, L_0x555557a0a500;  1 drivers
v0x5555578df200_0 .net *"_ivl_10", 0 0, L_0x555557a0a870;  1 drivers
v0x5555578df2e0_0 .net *"_ivl_4", 0 0, L_0x555557a0a5e0;  1 drivers
v0x5555578df3d0_0 .net *"_ivl_6", 0 0, L_0x555557a0a6a0;  1 drivers
v0x5555578df4b0_0 .net *"_ivl_8", 0 0, L_0x555557a0a760;  1 drivers
v0x5555578df5e0_0 .net "c_in", 0 0, L_0x555557a0add0;  1 drivers
v0x5555578df6a0_0 .net "c_out", 0 0, L_0x555557a0a8e0;  1 drivers
v0x5555578df760_0 .net "s", 0 0, L_0x555557a0a570;  1 drivers
v0x5555578df820_0 .net "x", 0 0, L_0x555557a0a9f0;  1 drivers
v0x5555578df970_0 .net "y", 0 0, L_0x555557a0abb0;  1 drivers
S_0x5555578dfad0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578dfcd0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578dfdb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578dfad0;
 .timescale -12 -12;
S_0x5555578dff90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578dfdb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0af00 .functor XOR 1, L_0x555557a0b2f0, L_0x555557a0b490, C4<0>, C4<0>;
L_0x555557a0af70 .functor XOR 1, L_0x555557a0af00, L_0x555557a0b5c0, C4<0>, C4<0>;
L_0x555557a0afe0 .functor AND 1, L_0x555557a0b490, L_0x555557a0b5c0, C4<1>, C4<1>;
L_0x555557a0b050 .functor AND 1, L_0x555557a0b2f0, L_0x555557a0b490, C4<1>, C4<1>;
L_0x555557a0b0c0 .functor OR 1, L_0x555557a0afe0, L_0x555557a0b050, C4<0>, C4<0>;
L_0x555557a0b130 .functor AND 1, L_0x555557a0b2f0, L_0x555557a0b5c0, C4<1>, C4<1>;
L_0x555557a0b1e0 .functor OR 1, L_0x555557a0b0c0, L_0x555557a0b130, C4<0>, C4<0>;
v0x5555578e0210_0 .net *"_ivl_0", 0 0, L_0x555557a0af00;  1 drivers
v0x5555578e0310_0 .net *"_ivl_10", 0 0, L_0x555557a0b130;  1 drivers
v0x5555578e03f0_0 .net *"_ivl_4", 0 0, L_0x555557a0afe0;  1 drivers
v0x5555578e04b0_0 .net *"_ivl_6", 0 0, L_0x555557a0b050;  1 drivers
v0x5555578e0590_0 .net *"_ivl_8", 0 0, L_0x555557a0b0c0;  1 drivers
v0x5555578e06c0_0 .net "c_in", 0 0, L_0x555557a0b5c0;  1 drivers
v0x5555578e0780_0 .net "c_out", 0 0, L_0x555557a0b1e0;  1 drivers
v0x5555578e0840_0 .net "s", 0 0, L_0x555557a0af70;  1 drivers
v0x5555578e0900_0 .net "x", 0 0, L_0x555557a0b2f0;  1 drivers
v0x5555578e0a50_0 .net "y", 0 0, L_0x555557a0b490;  1 drivers
S_0x5555578e0bb0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578e0d60 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578e0e40 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e0bb0;
 .timescale -12 -12;
S_0x5555578e1020 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e0e40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0b420 .functor XOR 1, L_0x555557a0bba0, L_0x555557a0bcd0, C4<0>, C4<0>;
L_0x555557a0b780 .functor XOR 1, L_0x555557a0b420, L_0x555557a0be90, C4<0>, C4<0>;
L_0x555557a0b7f0 .functor AND 1, L_0x555557a0bcd0, L_0x555557a0be90, C4<1>, C4<1>;
L_0x555557a0b860 .functor AND 1, L_0x555557a0bba0, L_0x555557a0bcd0, C4<1>, C4<1>;
L_0x555557a0b8d0 .functor OR 1, L_0x555557a0b7f0, L_0x555557a0b860, C4<0>, C4<0>;
L_0x555557a0b9e0 .functor AND 1, L_0x555557a0bba0, L_0x555557a0be90, C4<1>, C4<1>;
L_0x555557a0ba90 .functor OR 1, L_0x555557a0b8d0, L_0x555557a0b9e0, C4<0>, C4<0>;
v0x5555578e12a0_0 .net *"_ivl_0", 0 0, L_0x555557a0b420;  1 drivers
v0x5555578e13a0_0 .net *"_ivl_10", 0 0, L_0x555557a0b9e0;  1 drivers
v0x5555578e1480_0 .net *"_ivl_4", 0 0, L_0x555557a0b7f0;  1 drivers
v0x5555578e1570_0 .net *"_ivl_6", 0 0, L_0x555557a0b860;  1 drivers
v0x5555578e1650_0 .net *"_ivl_8", 0 0, L_0x555557a0b8d0;  1 drivers
v0x5555578e1780_0 .net "c_in", 0 0, L_0x555557a0be90;  1 drivers
v0x5555578e1840_0 .net "c_out", 0 0, L_0x555557a0ba90;  1 drivers
v0x5555578e1900_0 .net "s", 0 0, L_0x555557a0b780;  1 drivers
v0x5555578e19c0_0 .net "x", 0 0, L_0x555557a0bba0;  1 drivers
v0x5555578e1b10_0 .net "y", 0 0, L_0x555557a0bcd0;  1 drivers
S_0x5555578e1c70 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578e1e20 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578e1f00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e1c70;
 .timescale -12 -12;
S_0x5555578e20e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e1f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0bfc0 .functor XOR 1, L_0x555557a0c4a0, L_0x555557a0c670, C4<0>, C4<0>;
L_0x555557a0c030 .functor XOR 1, L_0x555557a0bfc0, L_0x555557a0c710, C4<0>, C4<0>;
L_0x555557a0c0a0 .functor AND 1, L_0x555557a0c670, L_0x555557a0c710, C4<1>, C4<1>;
L_0x555557a0c110 .functor AND 1, L_0x555557a0c4a0, L_0x555557a0c670, C4<1>, C4<1>;
L_0x555557a0c1d0 .functor OR 1, L_0x555557a0c0a0, L_0x555557a0c110, C4<0>, C4<0>;
L_0x555557a0c2e0 .functor AND 1, L_0x555557a0c4a0, L_0x555557a0c710, C4<1>, C4<1>;
L_0x555557a0c390 .functor OR 1, L_0x555557a0c1d0, L_0x555557a0c2e0, C4<0>, C4<0>;
v0x5555578e2360_0 .net *"_ivl_0", 0 0, L_0x555557a0bfc0;  1 drivers
v0x5555578e2460_0 .net *"_ivl_10", 0 0, L_0x555557a0c2e0;  1 drivers
v0x5555578e2540_0 .net *"_ivl_4", 0 0, L_0x555557a0c0a0;  1 drivers
v0x5555578e2630_0 .net *"_ivl_6", 0 0, L_0x555557a0c110;  1 drivers
v0x5555578e2710_0 .net *"_ivl_8", 0 0, L_0x555557a0c1d0;  1 drivers
v0x5555578e2840_0 .net "c_in", 0 0, L_0x555557a0c710;  1 drivers
v0x5555578e2900_0 .net "c_out", 0 0, L_0x555557a0c390;  1 drivers
v0x5555578e29c0_0 .net "s", 0 0, L_0x555557a0c030;  1 drivers
v0x5555578e2a80_0 .net "x", 0 0, L_0x555557a0c4a0;  1 drivers
v0x5555578e2bd0_0 .net "y", 0 0, L_0x555557a0c670;  1 drivers
S_0x5555578e2d30 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578e2ee0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578e2fc0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e2d30;
 .timescale -12 -12;
S_0x5555578e31a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e2fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0c8f0 .functor XOR 1, L_0x555557a0c5d0, L_0x555557a0cf70, C4<0>, C4<0>;
L_0x555557a0c960 .functor XOR 1, L_0x555557a0c8f0, L_0x555557a0c840, C4<0>, C4<0>;
L_0x555557a0c9d0 .functor AND 1, L_0x555557a0cf70, L_0x555557a0c840, C4<1>, C4<1>;
L_0x555557a0ca40 .functor AND 1, L_0x555557a0c5d0, L_0x555557a0cf70, C4<1>, C4<1>;
L_0x555557a0cb00 .functor OR 1, L_0x555557a0c9d0, L_0x555557a0ca40, C4<0>, C4<0>;
L_0x555557a0cc10 .functor AND 1, L_0x555557a0c5d0, L_0x555557a0c840, C4<1>, C4<1>;
L_0x555557a0ccc0 .functor OR 1, L_0x555557a0cb00, L_0x555557a0cc10, C4<0>, C4<0>;
v0x5555578e3420_0 .net *"_ivl_0", 0 0, L_0x555557a0c8f0;  1 drivers
v0x5555578e3520_0 .net *"_ivl_10", 0 0, L_0x555557a0cc10;  1 drivers
v0x5555578e3600_0 .net *"_ivl_4", 0 0, L_0x555557a0c9d0;  1 drivers
v0x5555578e36f0_0 .net *"_ivl_6", 0 0, L_0x555557a0ca40;  1 drivers
v0x5555578e37d0_0 .net *"_ivl_8", 0 0, L_0x555557a0cb00;  1 drivers
v0x5555578e3900_0 .net "c_in", 0 0, L_0x555557a0c840;  1 drivers
v0x5555578e39c0_0 .net "c_out", 0 0, L_0x555557a0ccc0;  1 drivers
v0x5555578e3a80_0 .net "s", 0 0, L_0x555557a0c960;  1 drivers
v0x5555578e3b40_0 .net "x", 0 0, L_0x555557a0c5d0;  1 drivers
v0x5555578e3c90_0 .net "y", 0 0, L_0x555557a0cf70;  1 drivers
S_0x5555578e3df0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555578db9a0;
 .timescale -12 -12;
P_0x5555578dfc80 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555578e40c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e3df0;
 .timescale -12 -12;
S_0x5555578e42a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e40c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0d1e0 .functor XOR 1, L_0x555557a0d6c0, L_0x555557a0d120, C4<0>, C4<0>;
L_0x555557a0d250 .functor XOR 1, L_0x555557a0d1e0, L_0x555557a0d950, C4<0>, C4<0>;
L_0x555557a0d2c0 .functor AND 1, L_0x555557a0d120, L_0x555557a0d950, C4<1>, C4<1>;
L_0x555557a0d330 .functor AND 1, L_0x555557a0d6c0, L_0x555557a0d120, C4<1>, C4<1>;
L_0x555557a0d3f0 .functor OR 1, L_0x555557a0d2c0, L_0x555557a0d330, C4<0>, C4<0>;
L_0x555557a0d500 .functor AND 1, L_0x555557a0d6c0, L_0x555557a0d950, C4<1>, C4<1>;
L_0x555557a0d5b0 .functor OR 1, L_0x555557a0d3f0, L_0x555557a0d500, C4<0>, C4<0>;
v0x5555578e4520_0 .net *"_ivl_0", 0 0, L_0x555557a0d1e0;  1 drivers
v0x5555578e4620_0 .net *"_ivl_10", 0 0, L_0x555557a0d500;  1 drivers
v0x5555578e4700_0 .net *"_ivl_4", 0 0, L_0x555557a0d2c0;  1 drivers
v0x5555578e47f0_0 .net *"_ivl_6", 0 0, L_0x555557a0d330;  1 drivers
v0x5555578e48d0_0 .net *"_ivl_8", 0 0, L_0x555557a0d3f0;  1 drivers
v0x5555578e4a00_0 .net "c_in", 0 0, L_0x555557a0d950;  1 drivers
v0x5555578e4ac0_0 .net "c_out", 0 0, L_0x555557a0d5b0;  1 drivers
v0x5555578e4b80_0 .net "s", 0 0, L_0x555557a0d250;  1 drivers
v0x5555578e4c40_0 .net "x", 0 0, L_0x555557a0d6c0;  1 drivers
v0x5555578e4d90_0 .net "y", 0 0, L_0x555557a0d120;  1 drivers
S_0x5555578e53b0 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x5555578c8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578e5590 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555578ee8f0_0 .net "answer", 8 0, L_0x555557a12ec0;  alias, 1 drivers
v0x5555578ee9f0_0 .net "carry", 8 0, L_0x555557a13520;  1 drivers
v0x5555578eead0_0 .net "carry_out", 0 0, L_0x555557a13260;  1 drivers
v0x5555578eeb70_0 .net "input1", 8 0, L_0x555557a13a20;  1 drivers
v0x5555578eec50_0 .net "input2", 8 0, L_0x555557a13c40;  1 drivers
L_0x555557a0e750 .part L_0x555557a13a20, 0, 1;
L_0x555557a0e7f0 .part L_0x555557a13c40, 0, 1;
L_0x555557a0ee20 .part L_0x555557a13a20, 1, 1;
L_0x555557a0ef50 .part L_0x555557a13c40, 1, 1;
L_0x555557a0f080 .part L_0x555557a13520, 0, 1;
L_0x555557a0f730 .part L_0x555557a13a20, 2, 1;
L_0x555557a0f8a0 .part L_0x555557a13c40, 2, 1;
L_0x555557a0f9d0 .part L_0x555557a13520, 1, 1;
L_0x555557a10040 .part L_0x555557a13a20, 3, 1;
L_0x555557a10200 .part L_0x555557a13c40, 3, 1;
L_0x555557a10420 .part L_0x555557a13520, 2, 1;
L_0x555557a10940 .part L_0x555557a13a20, 4, 1;
L_0x555557a10ae0 .part L_0x555557a13c40, 4, 1;
L_0x555557a10c10 .part L_0x555557a13520, 3, 1;
L_0x555557a11270 .part L_0x555557a13a20, 5, 1;
L_0x555557a113a0 .part L_0x555557a13c40, 5, 1;
L_0x555557a11560 .part L_0x555557a13520, 4, 1;
L_0x555557a11b70 .part L_0x555557a13a20, 6, 1;
L_0x555557a11d40 .part L_0x555557a13c40, 6, 1;
L_0x555557a11de0 .part L_0x555557a13520, 5, 1;
L_0x555557a11ca0 .part L_0x555557a13a20, 7, 1;
L_0x555557a12640 .part L_0x555557a13c40, 7, 1;
L_0x555557a11f10 .part L_0x555557a13520, 6, 1;
L_0x555557a12d90 .part L_0x555557a13a20, 8, 1;
L_0x555557a127f0 .part L_0x555557a13c40, 8, 1;
L_0x555557a13020 .part L_0x555557a13520, 7, 1;
LS_0x555557a12ec0_0_0 .concat8 [ 1 1 1 1], L_0x555557a0e3f0, L_0x555557a0e900, L_0x555557a0f220, L_0x555557a0fbc0;
LS_0x555557a12ec0_0_4 .concat8 [ 1 1 1 1], L_0x555557a105c0, L_0x555557a10e50, L_0x555557a11700, L_0x555557a12030;
LS_0x555557a12ec0_0_8 .concat8 [ 1 0 0 0], L_0x555557a12920;
L_0x555557a12ec0 .concat8 [ 4 4 1 0], LS_0x555557a12ec0_0_0, LS_0x555557a12ec0_0_4, LS_0x555557a12ec0_0_8;
LS_0x555557a13520_0_0 .concat8 [ 1 1 1 1], L_0x555557a0e640, L_0x555557a0ed10, L_0x555557a0f620, L_0x555557a0ff30;
LS_0x555557a13520_0_4 .concat8 [ 1 1 1 1], L_0x555557a10830, L_0x555557a11160, L_0x555557a11a60, L_0x555557a12390;
LS_0x555557a13520_0_8 .concat8 [ 1 0 0 0], L_0x555557a12c80;
L_0x555557a13520 .concat8 [ 4 4 1 0], LS_0x555557a13520_0_0, LS_0x555557a13520_0_4, LS_0x555557a13520_0_8;
L_0x555557a13260 .part L_0x555557a13520, 8, 1;
S_0x5555578e5760 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578e5980 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578e5a60 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578e5760;
 .timescale -12 -12;
S_0x5555578e5c40 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578e5a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557a0e3f0 .functor XOR 1, L_0x555557a0e750, L_0x555557a0e7f0, C4<0>, C4<0>;
L_0x555557a0e640 .functor AND 1, L_0x555557a0e750, L_0x555557a0e7f0, C4<1>, C4<1>;
v0x5555578e5ee0_0 .net "c", 0 0, L_0x555557a0e640;  1 drivers
v0x5555578e5fc0_0 .net "s", 0 0, L_0x555557a0e3f0;  1 drivers
v0x5555578e6080_0 .net "x", 0 0, L_0x555557a0e750;  1 drivers
v0x5555578e6150_0 .net "y", 0 0, L_0x555557a0e7f0;  1 drivers
S_0x5555578e62c0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578e64e0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578e65a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e62c0;
 .timescale -12 -12;
S_0x5555578e6780 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e65a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0e890 .functor XOR 1, L_0x555557a0ee20, L_0x555557a0ef50, C4<0>, C4<0>;
L_0x555557a0e900 .functor XOR 1, L_0x555557a0e890, L_0x555557a0f080, C4<0>, C4<0>;
L_0x555557a0e9c0 .functor AND 1, L_0x555557a0ef50, L_0x555557a0f080, C4<1>, C4<1>;
L_0x555557a0ead0 .functor AND 1, L_0x555557a0ee20, L_0x555557a0ef50, C4<1>, C4<1>;
L_0x555557a0eb90 .functor OR 1, L_0x555557a0e9c0, L_0x555557a0ead0, C4<0>, C4<0>;
L_0x555557a0eca0 .functor AND 1, L_0x555557a0ee20, L_0x555557a0f080, C4<1>, C4<1>;
L_0x555557a0ed10 .functor OR 1, L_0x555557a0eb90, L_0x555557a0eca0, C4<0>, C4<0>;
v0x5555578e6a00_0 .net *"_ivl_0", 0 0, L_0x555557a0e890;  1 drivers
v0x5555578e6b00_0 .net *"_ivl_10", 0 0, L_0x555557a0eca0;  1 drivers
v0x5555578e6be0_0 .net *"_ivl_4", 0 0, L_0x555557a0e9c0;  1 drivers
v0x5555578e6cd0_0 .net *"_ivl_6", 0 0, L_0x555557a0ead0;  1 drivers
v0x5555578e6db0_0 .net *"_ivl_8", 0 0, L_0x555557a0eb90;  1 drivers
v0x5555578e6ee0_0 .net "c_in", 0 0, L_0x555557a0f080;  1 drivers
v0x5555578e6fa0_0 .net "c_out", 0 0, L_0x555557a0ed10;  1 drivers
v0x5555578e7060_0 .net "s", 0 0, L_0x555557a0e900;  1 drivers
v0x5555578e7120_0 .net "x", 0 0, L_0x555557a0ee20;  1 drivers
v0x5555578e71e0_0 .net "y", 0 0, L_0x555557a0ef50;  1 drivers
S_0x5555578e7340 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578e74f0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578e75b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e7340;
 .timescale -12 -12;
S_0x5555578e7790 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e75b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0f1b0 .functor XOR 1, L_0x555557a0f730, L_0x555557a0f8a0, C4<0>, C4<0>;
L_0x555557a0f220 .functor XOR 1, L_0x555557a0f1b0, L_0x555557a0f9d0, C4<0>, C4<0>;
L_0x555557a0f290 .functor AND 1, L_0x555557a0f8a0, L_0x555557a0f9d0, C4<1>, C4<1>;
L_0x555557a0f3a0 .functor AND 1, L_0x555557a0f730, L_0x555557a0f8a0, C4<1>, C4<1>;
L_0x555557a0f460 .functor OR 1, L_0x555557a0f290, L_0x555557a0f3a0, C4<0>, C4<0>;
L_0x555557a0f570 .functor AND 1, L_0x555557a0f730, L_0x555557a0f9d0, C4<1>, C4<1>;
L_0x555557a0f620 .functor OR 1, L_0x555557a0f460, L_0x555557a0f570, C4<0>, C4<0>;
v0x5555578e7a40_0 .net *"_ivl_0", 0 0, L_0x555557a0f1b0;  1 drivers
v0x5555578e7b40_0 .net *"_ivl_10", 0 0, L_0x555557a0f570;  1 drivers
v0x5555578e7c20_0 .net *"_ivl_4", 0 0, L_0x555557a0f290;  1 drivers
v0x5555578e7d10_0 .net *"_ivl_6", 0 0, L_0x555557a0f3a0;  1 drivers
v0x5555578e7df0_0 .net *"_ivl_8", 0 0, L_0x555557a0f460;  1 drivers
v0x5555578e7f20_0 .net "c_in", 0 0, L_0x555557a0f9d0;  1 drivers
v0x5555578e7fe0_0 .net "c_out", 0 0, L_0x555557a0f620;  1 drivers
v0x5555578e80a0_0 .net "s", 0 0, L_0x555557a0f220;  1 drivers
v0x5555578e8160_0 .net "x", 0 0, L_0x555557a0f730;  1 drivers
v0x5555578e82b0_0 .net "y", 0 0, L_0x555557a0f8a0;  1 drivers
S_0x5555578e8410 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578e85c0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578e86a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e8410;
 .timescale -12 -12;
S_0x5555578e8880 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e86a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a0fb50 .functor XOR 1, L_0x555557a10040, L_0x555557a10200, C4<0>, C4<0>;
L_0x555557a0fbc0 .functor XOR 1, L_0x555557a0fb50, L_0x555557a10420, C4<0>, C4<0>;
L_0x555557a0fc30 .functor AND 1, L_0x555557a10200, L_0x555557a10420, C4<1>, C4<1>;
L_0x555557a0fcf0 .functor AND 1, L_0x555557a10040, L_0x555557a10200, C4<1>, C4<1>;
L_0x555557a0fdb0 .functor OR 1, L_0x555557a0fc30, L_0x555557a0fcf0, C4<0>, C4<0>;
L_0x555557a0fec0 .functor AND 1, L_0x555557a10040, L_0x555557a10420, C4<1>, C4<1>;
L_0x555557a0ff30 .functor OR 1, L_0x555557a0fdb0, L_0x555557a0fec0, C4<0>, C4<0>;
v0x5555578e8b00_0 .net *"_ivl_0", 0 0, L_0x555557a0fb50;  1 drivers
v0x5555578e8c00_0 .net *"_ivl_10", 0 0, L_0x555557a0fec0;  1 drivers
v0x5555578e8ce0_0 .net *"_ivl_4", 0 0, L_0x555557a0fc30;  1 drivers
v0x5555578e8dd0_0 .net *"_ivl_6", 0 0, L_0x555557a0fcf0;  1 drivers
v0x5555578e8eb0_0 .net *"_ivl_8", 0 0, L_0x555557a0fdb0;  1 drivers
v0x5555578e8fe0_0 .net "c_in", 0 0, L_0x555557a10420;  1 drivers
v0x5555578e90a0_0 .net "c_out", 0 0, L_0x555557a0ff30;  1 drivers
v0x5555578e9160_0 .net "s", 0 0, L_0x555557a0fbc0;  1 drivers
v0x5555578e9220_0 .net "x", 0 0, L_0x555557a10040;  1 drivers
v0x5555578e9370_0 .net "y", 0 0, L_0x555557a10200;  1 drivers
S_0x5555578e94d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578e96d0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578e97b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578e94d0;
 .timescale -12 -12;
S_0x5555578e9990 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578e97b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a10550 .functor XOR 1, L_0x555557a10940, L_0x555557a10ae0, C4<0>, C4<0>;
L_0x555557a105c0 .functor XOR 1, L_0x555557a10550, L_0x555557a10c10, C4<0>, C4<0>;
L_0x555557a10630 .functor AND 1, L_0x555557a10ae0, L_0x555557a10c10, C4<1>, C4<1>;
L_0x555557a106a0 .functor AND 1, L_0x555557a10940, L_0x555557a10ae0, C4<1>, C4<1>;
L_0x555557a10710 .functor OR 1, L_0x555557a10630, L_0x555557a106a0, C4<0>, C4<0>;
L_0x555557a10780 .functor AND 1, L_0x555557a10940, L_0x555557a10c10, C4<1>, C4<1>;
L_0x555557a10830 .functor OR 1, L_0x555557a10710, L_0x555557a10780, C4<0>, C4<0>;
v0x5555578e9c10_0 .net *"_ivl_0", 0 0, L_0x555557a10550;  1 drivers
v0x5555578e9d10_0 .net *"_ivl_10", 0 0, L_0x555557a10780;  1 drivers
v0x5555578e9df0_0 .net *"_ivl_4", 0 0, L_0x555557a10630;  1 drivers
v0x5555578e9eb0_0 .net *"_ivl_6", 0 0, L_0x555557a106a0;  1 drivers
v0x5555578e9f90_0 .net *"_ivl_8", 0 0, L_0x555557a10710;  1 drivers
v0x5555578ea0c0_0 .net "c_in", 0 0, L_0x555557a10c10;  1 drivers
v0x5555578ea180_0 .net "c_out", 0 0, L_0x555557a10830;  1 drivers
v0x5555578ea240_0 .net "s", 0 0, L_0x555557a105c0;  1 drivers
v0x5555578ea300_0 .net "x", 0 0, L_0x555557a10940;  1 drivers
v0x5555578ea450_0 .net "y", 0 0, L_0x555557a10ae0;  1 drivers
S_0x5555578ea5b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578ea760 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578ea840 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ea5b0;
 .timescale -12 -12;
S_0x5555578eaa20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ea840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a10a70 .functor XOR 1, L_0x555557a11270, L_0x555557a113a0, C4<0>, C4<0>;
L_0x555557a10e50 .functor XOR 1, L_0x555557a10a70, L_0x555557a11560, C4<0>, C4<0>;
L_0x555557a10ec0 .functor AND 1, L_0x555557a113a0, L_0x555557a11560, C4<1>, C4<1>;
L_0x555557a10f30 .functor AND 1, L_0x555557a11270, L_0x555557a113a0, C4<1>, C4<1>;
L_0x555557a10fa0 .functor OR 1, L_0x555557a10ec0, L_0x555557a10f30, C4<0>, C4<0>;
L_0x555557a110b0 .functor AND 1, L_0x555557a11270, L_0x555557a11560, C4<1>, C4<1>;
L_0x555557a11160 .functor OR 1, L_0x555557a10fa0, L_0x555557a110b0, C4<0>, C4<0>;
v0x5555578eaca0_0 .net *"_ivl_0", 0 0, L_0x555557a10a70;  1 drivers
v0x5555578eada0_0 .net *"_ivl_10", 0 0, L_0x555557a110b0;  1 drivers
v0x5555578eae80_0 .net *"_ivl_4", 0 0, L_0x555557a10ec0;  1 drivers
v0x5555578eaf70_0 .net *"_ivl_6", 0 0, L_0x555557a10f30;  1 drivers
v0x5555578eb050_0 .net *"_ivl_8", 0 0, L_0x555557a10fa0;  1 drivers
v0x5555578eb180_0 .net "c_in", 0 0, L_0x555557a11560;  1 drivers
v0x5555578eb240_0 .net "c_out", 0 0, L_0x555557a11160;  1 drivers
v0x5555578eb300_0 .net "s", 0 0, L_0x555557a10e50;  1 drivers
v0x5555578eb3c0_0 .net "x", 0 0, L_0x555557a11270;  1 drivers
v0x5555578eb510_0 .net "y", 0 0, L_0x555557a113a0;  1 drivers
S_0x5555578eb670 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578eb820 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578eb900 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578eb670;
 .timescale -12 -12;
S_0x5555578ebae0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578eb900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a11690 .functor XOR 1, L_0x555557a11b70, L_0x555557a11d40, C4<0>, C4<0>;
L_0x555557a11700 .functor XOR 1, L_0x555557a11690, L_0x555557a11de0, C4<0>, C4<0>;
L_0x555557a11770 .functor AND 1, L_0x555557a11d40, L_0x555557a11de0, C4<1>, C4<1>;
L_0x555557a117e0 .functor AND 1, L_0x555557a11b70, L_0x555557a11d40, C4<1>, C4<1>;
L_0x555557a118a0 .functor OR 1, L_0x555557a11770, L_0x555557a117e0, C4<0>, C4<0>;
L_0x555557a119b0 .functor AND 1, L_0x555557a11b70, L_0x555557a11de0, C4<1>, C4<1>;
L_0x555557a11a60 .functor OR 1, L_0x555557a118a0, L_0x555557a119b0, C4<0>, C4<0>;
v0x5555578ebd60_0 .net *"_ivl_0", 0 0, L_0x555557a11690;  1 drivers
v0x5555578ebe60_0 .net *"_ivl_10", 0 0, L_0x555557a119b0;  1 drivers
v0x5555578ebf40_0 .net *"_ivl_4", 0 0, L_0x555557a11770;  1 drivers
v0x5555578ec030_0 .net *"_ivl_6", 0 0, L_0x555557a117e0;  1 drivers
v0x5555578ec110_0 .net *"_ivl_8", 0 0, L_0x555557a118a0;  1 drivers
v0x5555578ec240_0 .net "c_in", 0 0, L_0x555557a11de0;  1 drivers
v0x5555578ec300_0 .net "c_out", 0 0, L_0x555557a11a60;  1 drivers
v0x5555578ec3c0_0 .net "s", 0 0, L_0x555557a11700;  1 drivers
v0x5555578ec480_0 .net "x", 0 0, L_0x555557a11b70;  1 drivers
v0x5555578ec5d0_0 .net "y", 0 0, L_0x555557a11d40;  1 drivers
S_0x5555578ec730 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578ec8e0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578ec9c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ec730;
 .timescale -12 -12;
S_0x5555578ecba0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ec9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a11fc0 .functor XOR 1, L_0x555557a11ca0, L_0x555557a12640, C4<0>, C4<0>;
L_0x555557a12030 .functor XOR 1, L_0x555557a11fc0, L_0x555557a11f10, C4<0>, C4<0>;
L_0x555557a120a0 .functor AND 1, L_0x555557a12640, L_0x555557a11f10, C4<1>, C4<1>;
L_0x555557a12110 .functor AND 1, L_0x555557a11ca0, L_0x555557a12640, C4<1>, C4<1>;
L_0x555557a121d0 .functor OR 1, L_0x555557a120a0, L_0x555557a12110, C4<0>, C4<0>;
L_0x555557a122e0 .functor AND 1, L_0x555557a11ca0, L_0x555557a11f10, C4<1>, C4<1>;
L_0x555557a12390 .functor OR 1, L_0x555557a121d0, L_0x555557a122e0, C4<0>, C4<0>;
v0x5555578ece20_0 .net *"_ivl_0", 0 0, L_0x555557a11fc0;  1 drivers
v0x5555578ecf20_0 .net *"_ivl_10", 0 0, L_0x555557a122e0;  1 drivers
v0x5555578ed000_0 .net *"_ivl_4", 0 0, L_0x555557a120a0;  1 drivers
v0x5555578ed0f0_0 .net *"_ivl_6", 0 0, L_0x555557a12110;  1 drivers
v0x5555578ed1d0_0 .net *"_ivl_8", 0 0, L_0x555557a121d0;  1 drivers
v0x5555578ed300_0 .net "c_in", 0 0, L_0x555557a11f10;  1 drivers
v0x5555578ed3c0_0 .net "c_out", 0 0, L_0x555557a12390;  1 drivers
v0x5555578ed480_0 .net "s", 0 0, L_0x555557a12030;  1 drivers
v0x5555578ed540_0 .net "x", 0 0, L_0x555557a11ca0;  1 drivers
v0x5555578ed690_0 .net "y", 0 0, L_0x555557a12640;  1 drivers
S_0x5555578ed7f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555578e53b0;
 .timescale -12 -12;
P_0x5555578e9680 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555578edac0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ed7f0;
 .timescale -12 -12;
S_0x5555578edca0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578edac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557a128b0 .functor XOR 1, L_0x555557a12d90, L_0x555557a127f0, C4<0>, C4<0>;
L_0x555557a12920 .functor XOR 1, L_0x555557a128b0, L_0x555557a13020, C4<0>, C4<0>;
L_0x555557a12990 .functor AND 1, L_0x555557a127f0, L_0x555557a13020, C4<1>, C4<1>;
L_0x555557a12a00 .functor AND 1, L_0x555557a12d90, L_0x555557a127f0, C4<1>, C4<1>;
L_0x555557a12ac0 .functor OR 1, L_0x555557a12990, L_0x555557a12a00, C4<0>, C4<0>;
L_0x555557a12bd0 .functor AND 1, L_0x555557a12d90, L_0x555557a13020, C4<1>, C4<1>;
L_0x555557a12c80 .functor OR 1, L_0x555557a12ac0, L_0x555557a12bd0, C4<0>, C4<0>;
v0x5555578edf20_0 .net *"_ivl_0", 0 0, L_0x555557a128b0;  1 drivers
v0x5555578ee020_0 .net *"_ivl_10", 0 0, L_0x555557a12bd0;  1 drivers
v0x5555578ee100_0 .net *"_ivl_4", 0 0, L_0x555557a12990;  1 drivers
v0x5555578ee1f0_0 .net *"_ivl_6", 0 0, L_0x555557a12a00;  1 drivers
v0x5555578ee2d0_0 .net *"_ivl_8", 0 0, L_0x555557a12ac0;  1 drivers
v0x5555578ee400_0 .net "c_in", 0 0, L_0x555557a13020;  1 drivers
v0x5555578ee4c0_0 .net "c_out", 0 0, L_0x555557a12c80;  1 drivers
v0x5555578ee580_0 .net "s", 0 0, L_0x555557a12920;  1 drivers
v0x5555578ee640_0 .net "x", 0 0, L_0x555557a12d90;  1 drivers
v0x5555578ee790_0 .net "y", 0 0, L_0x555557a127f0;  1 drivers
S_0x5555578eedb0 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x5555578c8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555578eefe0 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x555557a13ee0 .functor NOT 8, L_0x555557a142b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555578ef170_0 .net *"_ivl_0", 7 0, L_0x555557a13ee0;  1 drivers
L_0x7f1d1dd8f0f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555578ef270_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8f0f8;  1 drivers
v0x5555578ef350_0 .net "neg", 7 0, L_0x555557a14070;  alias, 1 drivers
v0x5555578ef410_0 .net "pos", 7 0, L_0x555557a142b0;  alias, 1 drivers
L_0x555557a14070 .arith/sum 8, L_0x555557a13ee0, L_0x7f1d1dd8f0f8;
S_0x5555578ef550 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x5555578c8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555578ef730 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x555557a13dd0 .functor NOT 8, L_0x555557a14580, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555578ef840_0 .net *"_ivl_0", 7 0, L_0x555557a13dd0;  1 drivers
L_0x7f1d1dd8f0b0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555578ef940_0 .net/2u *"_ivl_2", 7 0, L_0x7f1d1dd8f0b0;  1 drivers
v0x5555578efa20_0 .net "neg", 7 0, L_0x555557a13e40;  alias, 1 drivers
v0x5555578efb10_0 .net "pos", 7 0, L_0x555557a14580;  alias, 1 drivers
L_0x555557a13e40 .arith/sum 8, L_0x555557a13dd0, L_0x7f1d1dd8f0b0;
S_0x5555578efc50 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x5555578c8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x5555578efe30 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x5555578efe70 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x5555578efeb0 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x5555578efef0 .param/l "IDLE" 1 19 133, C4<00>;
v0x55555791ff80_0 .net *"_ivl_1", 0 0, L_0x5555579e91d0;  1 drivers
v0x555557920060_0 .net *"_ivl_17", 0 0, L_0x5555579fe070;  1 drivers
v0x555557920140_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x555557920210_0 .var "data_valid", 0 0;
v0x5555579202b0_0 .net "i_c", 7 0, L_0x555557a146f0;  alias, 1 drivers
v0x5555579203e0_0 .net "i_c_minus_s", 8 0, L_0x555557a14870;  alias, 1 drivers
v0x5555579204c0_0 .net "i_c_plus_s", 8 0, L_0x555557a14620;  alias, 1 drivers
v0x5555579205a0_0 .net "i_x", 7 0, L_0x5555579fe4f0;  1 drivers
v0x555557920680_0 .net "i_y", 7 0, L_0x5555579fe620;  1 drivers
v0x555557920760_0 .var "o_Im_out", 7 0;
v0x555557920840_0 .var "o_Re_out", 7 0;
v0x555557920920_0 .var "reg_z", 16 0;
v0x555557920a00_0 .var "sel", 1 0;
v0x555557920ac0_0 .net "start", 0 0, v0x555557925940_0;  alias, 1 drivers
v0x555557920b60_0 .var "start_mult", 0 0;
v0x555557920c00_0 .var "state", 1 0;
v0x555557920cc0_0 .net "w_8Bit_mux", 7 0, v0x55555791e620_0;  1 drivers
v0x555557920ee0_0 .net "w_9Bit_mux", 8 0, v0x55555791ee80_0;  1 drivers
v0x555557920ff0_0 .net "w_add_answer", 8 0, L_0x5555579e86c0;  1 drivers
v0x5555579210b0_0 .net "w_i_out", 7 0, L_0x5555579f21d0;  1 drivers
v0x555557921150_0 .net "w_mult", 16 0, v0x55555791d890_0;  1 drivers
v0x5555579211f0_0 .net "w_mult_dv", 0 0, v0x55555791d500_0;  1 drivers
v0x5555579212c0_0 .net "w_neg_y", 8 0, L_0x5555579fdec0;  1 drivers
v0x5555579213b0_0 .net "w_neg_z", 16 0, L_0x5555579fe300;  1 drivers
v0x555557921450_0 .net "w_r_out", 7 0, L_0x5555579ed580;  1 drivers
v0x555557921520_0 .net "w_z", 16 0, v0x555557920920_0;  1 drivers
L_0x5555579e91d0 .part L_0x5555579fe4f0, 7, 1;
L_0x5555579e9270 .concat [ 8 1 0 0], L_0x5555579fe4f0, L_0x5555579e91d0;
L_0x5555579ed850 .part v0x55555791d890_0, 7, 8;
L_0x5555579eded0 .part v0x555557920920_0, 7, 8;
L_0x5555579f24a0 .part v0x55555791d890_0, 7, 8;
L_0x5555579f2ad0 .part L_0x5555579fe300, 7, 8;
L_0x5555579f2c00 .concat [ 8 8 8 0], L_0x555557a146f0, L_0x5555579fe620, L_0x5555579fe4f0;
L_0x5555579f2cf0 .concat [ 9 9 9 0], L_0x5555579e86c0, L_0x555557a14870, L_0x555557a14620;
L_0x5555579fe070 .part L_0x5555579fe620, 7, 1;
L_0x5555579fe160 .concat [ 8 1 0 0], L_0x5555579fe620, L_0x5555579fe070;
S_0x5555578f0200 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578f03e0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x5555578f96e0_0 .net "answer", 8 0, L_0x5555579e86c0;  alias, 1 drivers
v0x5555578f97e0_0 .net "carry", 8 0, L_0x5555579e8d70;  1 drivers
v0x5555578f98c0_0 .net "carry_out", 0 0, L_0x5555579e8a60;  1 drivers
v0x5555578f9960_0 .net "input1", 8 0, L_0x5555579e9270;  1 drivers
v0x5555578f9a40_0 .net "input2", 8 0, L_0x5555579fdec0;  alias, 1 drivers
L_0x5555579e4330 .part L_0x5555579e9270, 0, 1;
L_0x5555579e43d0 .part L_0x5555579fdec0, 0, 1;
L_0x5555579e4a00 .part L_0x5555579e9270, 1, 1;
L_0x5555579e4aa0 .part L_0x5555579fdec0, 1, 1;
L_0x5555579e4c60 .part L_0x5555579e8d70, 0, 1;
L_0x5555579e50b0 .part L_0x5555579e9270, 2, 1;
L_0x5555579e51e0 .part L_0x5555579fdec0, 2, 1;
L_0x5555579e5310 .part L_0x5555579e8d70, 1, 1;
L_0x5555579e5980 .part L_0x5555579e9270, 3, 1;
L_0x5555579e5b40 .part L_0x5555579fdec0, 3, 1;
L_0x5555579e5cd0 .part L_0x5555579e8d70, 2, 1;
L_0x5555579e6200 .part L_0x5555579e9270, 4, 1;
L_0x5555579e63a0 .part L_0x5555579fdec0, 4, 1;
L_0x5555579e64d0 .part L_0x5555579e8d70, 3, 1;
L_0x5555579e6af0 .part L_0x5555579e9270, 5, 1;
L_0x5555579e6c20 .part L_0x5555579fdec0, 5, 1;
L_0x5555579e6ef0 .part L_0x5555579e8d70, 4, 1;
L_0x5555579e7430 .part L_0x5555579e9270, 6, 1;
L_0x5555579e7600 .part L_0x5555579fdec0, 6, 1;
L_0x5555579e76a0 .part L_0x5555579e8d70, 5, 1;
L_0x5555579e7560 .part L_0x5555579e9270, 7, 1;
L_0x5555579e7ec0 .part L_0x5555579fdec0, 7, 1;
L_0x5555579e77d0 .part L_0x5555579e8d70, 6, 1;
L_0x5555579e8590 .part L_0x5555579e9270, 8, 1;
L_0x5555579e7f60 .part L_0x5555579fdec0, 8, 1;
L_0x5555579e8820 .part L_0x5555579e8d70, 7, 1;
LS_0x5555579e86c0_0_0 .concat8 [ 1 1 1 1], L_0x5555579e3b80, L_0x5555579e44e0, L_0x5555579e4e00, L_0x5555579e5500;
LS_0x5555579e86c0_0_4 .concat8 [ 1 1 1 1], L_0x5555579e5e70, L_0x5555579e6710, L_0x5555579e7000, L_0x5555579e78f0;
LS_0x5555579e86c0_0_8 .concat8 [ 1 0 0 0], L_0x5555579e8120;
L_0x5555579e86c0 .concat8 [ 4 4 1 0], LS_0x5555579e86c0_0_0, LS_0x5555579e86c0_0_4, LS_0x5555579e86c0_0_8;
LS_0x5555579e8d70_0_0 .concat8 [ 1 1 1 1], L_0x5555579e4220, L_0x5555579e48f0, L_0x5555579e4fa0, L_0x5555579e5870;
LS_0x5555579e8d70_0_4 .concat8 [ 1 1 1 1], L_0x5555579e60f0, L_0x5555579e69e0, L_0x5555579e7320, L_0x5555579e7c10;
LS_0x5555579e8d70_0_8 .concat8 [ 1 0 0 0], L_0x5555579e8480;
L_0x5555579e8d70 .concat8 [ 4 4 1 0], LS_0x5555579e8d70_0_0, LS_0x5555579e8d70_0_4, LS_0x5555579e8d70_0_8;
L_0x5555579e8a60 .part L_0x5555579e8d70, 8, 1;
S_0x5555578f0550 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f0770 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578f0850 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578f0550;
 .timescale -12 -12;
S_0x5555578f0a30 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578f0850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579e3b80 .functor XOR 1, L_0x5555579e4330, L_0x5555579e43d0, C4<0>, C4<0>;
L_0x5555579e4220 .functor AND 1, L_0x5555579e4330, L_0x5555579e43d0, C4<1>, C4<1>;
v0x5555578f0cd0_0 .net "c", 0 0, L_0x5555579e4220;  1 drivers
v0x5555578f0db0_0 .net "s", 0 0, L_0x5555579e3b80;  1 drivers
v0x5555578f0e70_0 .net "x", 0 0, L_0x5555579e4330;  1 drivers
v0x5555578f0f40_0 .net "y", 0 0, L_0x5555579e43d0;  1 drivers
S_0x5555578f10b0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f12d0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578f1390 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f10b0;
 .timescale -12 -12;
S_0x5555578f1570 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f1390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e4470 .functor XOR 1, L_0x5555579e4a00, L_0x5555579e4aa0, C4<0>, C4<0>;
L_0x5555579e44e0 .functor XOR 1, L_0x5555579e4470, L_0x5555579e4c60, C4<0>, C4<0>;
L_0x5555579e45a0 .functor AND 1, L_0x5555579e4aa0, L_0x5555579e4c60, C4<1>, C4<1>;
L_0x5555579e46b0 .functor AND 1, L_0x5555579e4a00, L_0x5555579e4aa0, C4<1>, C4<1>;
L_0x5555579e4770 .functor OR 1, L_0x5555579e45a0, L_0x5555579e46b0, C4<0>, C4<0>;
L_0x5555579e4880 .functor AND 1, L_0x5555579e4a00, L_0x5555579e4c60, C4<1>, C4<1>;
L_0x5555579e48f0 .functor OR 1, L_0x5555579e4770, L_0x5555579e4880, C4<0>, C4<0>;
v0x5555578f17f0_0 .net *"_ivl_0", 0 0, L_0x5555579e4470;  1 drivers
v0x5555578f18f0_0 .net *"_ivl_10", 0 0, L_0x5555579e4880;  1 drivers
v0x5555578f19d0_0 .net *"_ivl_4", 0 0, L_0x5555579e45a0;  1 drivers
v0x5555578f1ac0_0 .net *"_ivl_6", 0 0, L_0x5555579e46b0;  1 drivers
v0x5555578f1ba0_0 .net *"_ivl_8", 0 0, L_0x5555579e4770;  1 drivers
v0x5555578f1cd0_0 .net "c_in", 0 0, L_0x5555579e4c60;  1 drivers
v0x5555578f1d90_0 .net "c_out", 0 0, L_0x5555579e48f0;  1 drivers
v0x5555578f1e50_0 .net "s", 0 0, L_0x5555579e44e0;  1 drivers
v0x5555578f1f10_0 .net "x", 0 0, L_0x5555579e4a00;  1 drivers
v0x5555578f1fd0_0 .net "y", 0 0, L_0x5555579e4aa0;  1 drivers
S_0x5555578f2130 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f22e0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578f23a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f2130;
 .timescale -12 -12;
S_0x5555578f2580 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f23a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e4d90 .functor XOR 1, L_0x5555579e50b0, L_0x5555579e51e0, C4<0>, C4<0>;
L_0x5555579e4e00 .functor XOR 1, L_0x5555579e4d90, L_0x5555579e5310, C4<0>, C4<0>;
L_0x5555579e4e70 .functor AND 1, L_0x5555579e51e0, L_0x5555579e5310, C4<1>, C4<1>;
L_0x5555579e4ee0 .functor AND 1, L_0x5555579e50b0, L_0x5555579e51e0, C4<1>, C4<1>;
L_0x5555579a5440 .functor OR 1, L_0x5555579e4e70, L_0x5555579e4ee0, C4<0>, C4<0>;
L_0x5555579e0840 .functor AND 1, L_0x5555579e50b0, L_0x5555579e5310, C4<1>, C4<1>;
L_0x5555579e4fa0 .functor OR 1, L_0x5555579a5440, L_0x5555579e0840, C4<0>, C4<0>;
v0x5555578f2830_0 .net *"_ivl_0", 0 0, L_0x5555579e4d90;  1 drivers
v0x5555578f2930_0 .net *"_ivl_10", 0 0, L_0x5555579e0840;  1 drivers
v0x5555578f2a10_0 .net *"_ivl_4", 0 0, L_0x5555579e4e70;  1 drivers
v0x5555578f2b00_0 .net *"_ivl_6", 0 0, L_0x5555579e4ee0;  1 drivers
v0x5555578f2be0_0 .net *"_ivl_8", 0 0, L_0x5555579a5440;  1 drivers
v0x5555578f2d10_0 .net "c_in", 0 0, L_0x5555579e5310;  1 drivers
v0x5555578f2dd0_0 .net "c_out", 0 0, L_0x5555579e4fa0;  1 drivers
v0x5555578f2e90_0 .net "s", 0 0, L_0x5555579e4e00;  1 drivers
v0x5555578f2f50_0 .net "x", 0 0, L_0x5555579e50b0;  1 drivers
v0x5555578f30a0_0 .net "y", 0 0, L_0x5555579e51e0;  1 drivers
S_0x5555578f3200 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f33b0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578f3490 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f3200;
 .timescale -12 -12;
S_0x5555578f3670 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f3490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e5490 .functor XOR 1, L_0x5555579e5980, L_0x5555579e5b40, C4<0>, C4<0>;
L_0x5555579e5500 .functor XOR 1, L_0x5555579e5490, L_0x5555579e5cd0, C4<0>, C4<0>;
L_0x5555579e5570 .functor AND 1, L_0x5555579e5b40, L_0x5555579e5cd0, C4<1>, C4<1>;
L_0x5555579e5630 .functor AND 1, L_0x5555579e5980, L_0x5555579e5b40, C4<1>, C4<1>;
L_0x5555579e56f0 .functor OR 1, L_0x5555579e5570, L_0x5555579e5630, C4<0>, C4<0>;
L_0x5555579e5800 .functor AND 1, L_0x5555579e5980, L_0x5555579e5cd0, C4<1>, C4<1>;
L_0x5555579e5870 .functor OR 1, L_0x5555579e56f0, L_0x5555579e5800, C4<0>, C4<0>;
v0x5555578f38f0_0 .net *"_ivl_0", 0 0, L_0x5555579e5490;  1 drivers
v0x5555578f39f0_0 .net *"_ivl_10", 0 0, L_0x5555579e5800;  1 drivers
v0x5555578f3ad0_0 .net *"_ivl_4", 0 0, L_0x5555579e5570;  1 drivers
v0x5555578f3bc0_0 .net *"_ivl_6", 0 0, L_0x5555579e5630;  1 drivers
v0x5555578f3ca0_0 .net *"_ivl_8", 0 0, L_0x5555579e56f0;  1 drivers
v0x5555578f3dd0_0 .net "c_in", 0 0, L_0x5555579e5cd0;  1 drivers
v0x5555578f3e90_0 .net "c_out", 0 0, L_0x5555579e5870;  1 drivers
v0x5555578f3f50_0 .net "s", 0 0, L_0x5555579e5500;  1 drivers
v0x5555578f4010_0 .net "x", 0 0, L_0x5555579e5980;  1 drivers
v0x5555578f4160_0 .net "y", 0 0, L_0x5555579e5b40;  1 drivers
S_0x5555578f42c0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f44c0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578f45a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f42c0;
 .timescale -12 -12;
S_0x5555578f4780 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f45a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e5e00 .functor XOR 1, L_0x5555579e6200, L_0x5555579e63a0, C4<0>, C4<0>;
L_0x5555579e5e70 .functor XOR 1, L_0x5555579e5e00, L_0x5555579e64d0, C4<0>, C4<0>;
L_0x5555579e5ee0 .functor AND 1, L_0x5555579e63a0, L_0x5555579e64d0, C4<1>, C4<1>;
L_0x5555579e5f50 .functor AND 1, L_0x5555579e6200, L_0x5555579e63a0, C4<1>, C4<1>;
L_0x5555579e5fc0 .functor OR 1, L_0x5555579e5ee0, L_0x5555579e5f50, C4<0>, C4<0>;
L_0x5555579e6080 .functor AND 1, L_0x5555579e6200, L_0x5555579e64d0, C4<1>, C4<1>;
L_0x5555579e60f0 .functor OR 1, L_0x5555579e5fc0, L_0x5555579e6080, C4<0>, C4<0>;
v0x5555578f4a00_0 .net *"_ivl_0", 0 0, L_0x5555579e5e00;  1 drivers
v0x5555578f4b00_0 .net *"_ivl_10", 0 0, L_0x5555579e6080;  1 drivers
v0x5555578f4be0_0 .net *"_ivl_4", 0 0, L_0x5555579e5ee0;  1 drivers
v0x5555578f4ca0_0 .net *"_ivl_6", 0 0, L_0x5555579e5f50;  1 drivers
v0x5555578f4d80_0 .net *"_ivl_8", 0 0, L_0x5555579e5fc0;  1 drivers
v0x5555578f4eb0_0 .net "c_in", 0 0, L_0x5555579e64d0;  1 drivers
v0x5555578f4f70_0 .net "c_out", 0 0, L_0x5555579e60f0;  1 drivers
v0x5555578f5030_0 .net "s", 0 0, L_0x5555579e5e70;  1 drivers
v0x5555578f50f0_0 .net "x", 0 0, L_0x5555579e6200;  1 drivers
v0x5555578f5240_0 .net "y", 0 0, L_0x5555579e63a0;  1 drivers
S_0x5555578f53a0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f5550 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578f5630 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f53a0;
 .timescale -12 -12;
S_0x5555578f5810 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f5630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e6330 .functor XOR 1, L_0x5555579e6af0, L_0x5555579e6c20, C4<0>, C4<0>;
L_0x5555579e6710 .functor XOR 1, L_0x5555579e6330, L_0x5555579e6ef0, C4<0>, C4<0>;
L_0x5555579e6780 .functor AND 1, L_0x5555579e6c20, L_0x5555579e6ef0, C4<1>, C4<1>;
L_0x5555579e67f0 .functor AND 1, L_0x5555579e6af0, L_0x5555579e6c20, C4<1>, C4<1>;
L_0x5555579e6860 .functor OR 1, L_0x5555579e6780, L_0x5555579e67f0, C4<0>, C4<0>;
L_0x5555579e6970 .functor AND 1, L_0x5555579e6af0, L_0x5555579e6ef0, C4<1>, C4<1>;
L_0x5555579e69e0 .functor OR 1, L_0x5555579e6860, L_0x5555579e6970, C4<0>, C4<0>;
v0x5555578f5a90_0 .net *"_ivl_0", 0 0, L_0x5555579e6330;  1 drivers
v0x5555578f5b90_0 .net *"_ivl_10", 0 0, L_0x5555579e6970;  1 drivers
v0x5555578f5c70_0 .net *"_ivl_4", 0 0, L_0x5555579e6780;  1 drivers
v0x5555578f5d60_0 .net *"_ivl_6", 0 0, L_0x5555579e67f0;  1 drivers
v0x5555578f5e40_0 .net *"_ivl_8", 0 0, L_0x5555579e6860;  1 drivers
v0x5555578f5f70_0 .net "c_in", 0 0, L_0x5555579e6ef0;  1 drivers
v0x5555578f6030_0 .net "c_out", 0 0, L_0x5555579e69e0;  1 drivers
v0x5555578f60f0_0 .net "s", 0 0, L_0x5555579e6710;  1 drivers
v0x5555578f61b0_0 .net "x", 0 0, L_0x5555579e6af0;  1 drivers
v0x5555578f6300_0 .net "y", 0 0, L_0x5555579e6c20;  1 drivers
S_0x5555578f6460 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f6610 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555578f66f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f6460;
 .timescale -12 -12;
S_0x5555578f68d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f66f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e6f90 .functor XOR 1, L_0x5555579e7430, L_0x5555579e7600, C4<0>, C4<0>;
L_0x5555579e7000 .functor XOR 1, L_0x5555579e6f90, L_0x5555579e76a0, C4<0>, C4<0>;
L_0x5555579e7070 .functor AND 1, L_0x5555579e7600, L_0x5555579e76a0, C4<1>, C4<1>;
L_0x5555579e70e0 .functor AND 1, L_0x5555579e7430, L_0x5555579e7600, C4<1>, C4<1>;
L_0x5555579e71a0 .functor OR 1, L_0x5555579e7070, L_0x5555579e70e0, C4<0>, C4<0>;
L_0x5555579e72b0 .functor AND 1, L_0x5555579e7430, L_0x5555579e76a0, C4<1>, C4<1>;
L_0x5555579e7320 .functor OR 1, L_0x5555579e71a0, L_0x5555579e72b0, C4<0>, C4<0>;
v0x5555578f6b50_0 .net *"_ivl_0", 0 0, L_0x5555579e6f90;  1 drivers
v0x5555578f6c50_0 .net *"_ivl_10", 0 0, L_0x5555579e72b0;  1 drivers
v0x5555578f6d30_0 .net *"_ivl_4", 0 0, L_0x5555579e7070;  1 drivers
v0x5555578f6e20_0 .net *"_ivl_6", 0 0, L_0x5555579e70e0;  1 drivers
v0x5555578f6f00_0 .net *"_ivl_8", 0 0, L_0x5555579e71a0;  1 drivers
v0x5555578f7030_0 .net "c_in", 0 0, L_0x5555579e76a0;  1 drivers
v0x5555578f70f0_0 .net "c_out", 0 0, L_0x5555579e7320;  1 drivers
v0x5555578f71b0_0 .net "s", 0 0, L_0x5555579e7000;  1 drivers
v0x5555578f7270_0 .net "x", 0 0, L_0x5555579e7430;  1 drivers
v0x5555578f73c0_0 .net "y", 0 0, L_0x5555579e7600;  1 drivers
S_0x5555578f7520 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f76d0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555578f77b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f7520;
 .timescale -12 -12;
S_0x5555578f7990 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f77b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e7880 .functor XOR 1, L_0x5555579e7560, L_0x5555579e7ec0, C4<0>, C4<0>;
L_0x5555579e78f0 .functor XOR 1, L_0x5555579e7880, L_0x5555579e77d0, C4<0>, C4<0>;
L_0x5555579e7960 .functor AND 1, L_0x5555579e7ec0, L_0x5555579e77d0, C4<1>, C4<1>;
L_0x5555579e79d0 .functor AND 1, L_0x5555579e7560, L_0x5555579e7ec0, C4<1>, C4<1>;
L_0x5555579e7a90 .functor OR 1, L_0x5555579e7960, L_0x5555579e79d0, C4<0>, C4<0>;
L_0x5555579e7ba0 .functor AND 1, L_0x5555579e7560, L_0x5555579e77d0, C4<1>, C4<1>;
L_0x5555579e7c10 .functor OR 1, L_0x5555579e7a90, L_0x5555579e7ba0, C4<0>, C4<0>;
v0x5555578f7c10_0 .net *"_ivl_0", 0 0, L_0x5555579e7880;  1 drivers
v0x5555578f7d10_0 .net *"_ivl_10", 0 0, L_0x5555579e7ba0;  1 drivers
v0x5555578f7df0_0 .net *"_ivl_4", 0 0, L_0x5555579e7960;  1 drivers
v0x5555578f7ee0_0 .net *"_ivl_6", 0 0, L_0x5555579e79d0;  1 drivers
v0x5555578f7fc0_0 .net *"_ivl_8", 0 0, L_0x5555579e7a90;  1 drivers
v0x5555578f80f0_0 .net "c_in", 0 0, L_0x5555579e77d0;  1 drivers
v0x5555578f81b0_0 .net "c_out", 0 0, L_0x5555579e7c10;  1 drivers
v0x5555578f8270_0 .net "s", 0 0, L_0x5555579e78f0;  1 drivers
v0x5555578f8330_0 .net "x", 0 0, L_0x5555579e7560;  1 drivers
v0x5555578f8480_0 .net "y", 0 0, L_0x5555579e7ec0;  1 drivers
S_0x5555578f85e0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x5555578f0200;
 .timescale -12 -12;
P_0x5555578f4470 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555578f88b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578f85e0;
 .timescale -12 -12;
S_0x5555578f8a90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578f88b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e80b0 .functor XOR 1, L_0x5555579e8590, L_0x5555579e7f60, C4<0>, C4<0>;
L_0x5555579e8120 .functor XOR 1, L_0x5555579e80b0, L_0x5555579e8820, C4<0>, C4<0>;
L_0x5555579e8190 .functor AND 1, L_0x5555579e7f60, L_0x5555579e8820, C4<1>, C4<1>;
L_0x5555579e8200 .functor AND 1, L_0x5555579e8590, L_0x5555579e7f60, C4<1>, C4<1>;
L_0x5555579e82c0 .functor OR 1, L_0x5555579e8190, L_0x5555579e8200, C4<0>, C4<0>;
L_0x5555579e83d0 .functor AND 1, L_0x5555579e8590, L_0x5555579e8820, C4<1>, C4<1>;
L_0x5555579e8480 .functor OR 1, L_0x5555579e82c0, L_0x5555579e83d0, C4<0>, C4<0>;
v0x5555578f8d10_0 .net *"_ivl_0", 0 0, L_0x5555579e80b0;  1 drivers
v0x5555578f8e10_0 .net *"_ivl_10", 0 0, L_0x5555579e83d0;  1 drivers
v0x5555578f8ef0_0 .net *"_ivl_4", 0 0, L_0x5555579e8190;  1 drivers
v0x5555578f8fe0_0 .net *"_ivl_6", 0 0, L_0x5555579e8200;  1 drivers
v0x5555578f90c0_0 .net *"_ivl_8", 0 0, L_0x5555579e82c0;  1 drivers
v0x5555578f91f0_0 .net "c_in", 0 0, L_0x5555579e8820;  1 drivers
v0x5555578f92b0_0 .net "c_out", 0 0, L_0x5555579e8480;  1 drivers
v0x5555578f9370_0 .net "s", 0 0, L_0x5555579e8120;  1 drivers
v0x5555578f9430_0 .net "x", 0 0, L_0x5555579e8590;  1 drivers
v0x5555578f9580_0 .net "y", 0 0, L_0x5555579e7f60;  1 drivers
S_0x5555578f9ba0 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555578f9da0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x555557901fe0_0 .net "answer", 7 0, L_0x5555579f21d0;  alias, 1 drivers
v0x5555579020e0_0 .net "carry", 7 0, L_0x5555579f2110;  1 drivers
v0x5555579021c0_0 .net "carry_out", 0 0, L_0x5555579f2950;  1 drivers
v0x555557902260_0 .net "input1", 7 0, L_0x5555579f24a0;  1 drivers
v0x555557902340_0 .net "input2", 7 0, L_0x5555579f2ad0;  1 drivers
L_0x5555579ee140 .part L_0x5555579f24a0, 0, 1;
L_0x5555579ee1e0 .part L_0x5555579f2ad0, 0, 1;
L_0x5555579ee850 .part L_0x5555579f24a0, 1, 1;
L_0x5555579ee8f0 .part L_0x5555579f2ad0, 1, 1;
L_0x5555579eea20 .part L_0x5555579f2110, 0, 1;
L_0x5555579ef0d0 .part L_0x5555579f24a0, 2, 1;
L_0x5555579ef240 .part L_0x5555579f2ad0, 2, 1;
L_0x5555579ef370 .part L_0x5555579f2110, 1, 1;
L_0x5555579ef9e0 .part L_0x5555579f24a0, 3, 1;
L_0x5555579efba0 .part L_0x5555579f2ad0, 3, 1;
L_0x5555579efdc0 .part L_0x5555579f2110, 2, 1;
L_0x5555579f02e0 .part L_0x5555579f24a0, 4, 1;
L_0x5555579f0480 .part L_0x5555579f2ad0, 4, 1;
L_0x5555579f05b0 .part L_0x5555579f2110, 3, 1;
L_0x5555579f0b90 .part L_0x5555579f24a0, 5, 1;
L_0x5555579f0cc0 .part L_0x5555579f2ad0, 5, 1;
L_0x5555579f0e80 .part L_0x5555579f2110, 4, 1;
L_0x5555579f1490 .part L_0x5555579f24a0, 6, 1;
L_0x5555579f1660 .part L_0x5555579f2ad0, 6, 1;
L_0x5555579f1700 .part L_0x5555579f2110, 5, 1;
L_0x5555579f15c0 .part L_0x5555579f24a0, 7, 1;
L_0x5555579f1f60 .part L_0x5555579f2ad0, 7, 1;
L_0x5555579f1830 .part L_0x5555579f2110, 6, 1;
LS_0x5555579f21d0_0_0 .concat8 [ 1 1 1 1], L_0x5555579edfc0, L_0x5555579ee2f0, L_0x5555579eebc0, L_0x5555579ef560;
LS_0x5555579f21d0_0_4 .concat8 [ 1 1 1 1], L_0x5555579eff60, L_0x5555579f0770, L_0x5555579f1020, L_0x5555579f1950;
L_0x5555579f21d0 .concat8 [ 4 4 0 0], LS_0x5555579f21d0_0_0, LS_0x5555579f21d0_0_4;
LS_0x5555579f2110_0_0 .concat8 [ 1 1 1 1], L_0x5555579ee030, L_0x5555579ee740, L_0x5555579eefc0, L_0x5555579ef8d0;
LS_0x5555579f2110_0_4 .concat8 [ 1 1 1 1], L_0x5555579f01d0, L_0x5555579f0a80, L_0x5555579f1380, L_0x5555579f1cb0;
L_0x5555579f2110 .concat8 [ 4 4 0 0], LS_0x5555579f2110_0_0, LS_0x5555579f2110_0_4;
L_0x5555579f2950 .part L_0x5555579f2110, 7, 1;
S_0x5555578f9f70 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x5555578fa170 .param/l "i" 0 18 14, +C4<00>;
S_0x5555578fa250 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555578f9f70;
 .timescale -12 -12;
S_0x5555578fa430 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x5555578fa250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579edfc0 .functor XOR 1, L_0x5555579ee140, L_0x5555579ee1e0, C4<0>, C4<0>;
L_0x5555579ee030 .functor AND 1, L_0x5555579ee140, L_0x5555579ee1e0, C4<1>, C4<1>;
v0x5555578fa6d0_0 .net "c", 0 0, L_0x5555579ee030;  1 drivers
v0x5555578fa7b0_0 .net "s", 0 0, L_0x5555579edfc0;  1 drivers
v0x5555578fa870_0 .net "x", 0 0, L_0x5555579ee140;  1 drivers
v0x5555578fa940_0 .net "y", 0 0, L_0x5555579ee1e0;  1 drivers
S_0x5555578faab0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x5555578facd0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555578fad90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578faab0;
 .timescale -12 -12;
S_0x5555578faf70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578fad90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ee280 .functor XOR 1, L_0x5555579ee850, L_0x5555579ee8f0, C4<0>, C4<0>;
L_0x5555579ee2f0 .functor XOR 1, L_0x5555579ee280, L_0x5555579eea20, C4<0>, C4<0>;
L_0x5555579ee3b0 .functor AND 1, L_0x5555579ee8f0, L_0x5555579eea20, C4<1>, C4<1>;
L_0x5555579ee4c0 .functor AND 1, L_0x5555579ee850, L_0x5555579ee8f0, C4<1>, C4<1>;
L_0x5555579ee580 .functor OR 1, L_0x5555579ee3b0, L_0x5555579ee4c0, C4<0>, C4<0>;
L_0x5555579ee690 .functor AND 1, L_0x5555579ee850, L_0x5555579eea20, C4<1>, C4<1>;
L_0x5555579ee740 .functor OR 1, L_0x5555579ee580, L_0x5555579ee690, C4<0>, C4<0>;
v0x5555578fb1f0_0 .net *"_ivl_0", 0 0, L_0x5555579ee280;  1 drivers
v0x5555578fb2f0_0 .net *"_ivl_10", 0 0, L_0x5555579ee690;  1 drivers
v0x5555578fb3d0_0 .net *"_ivl_4", 0 0, L_0x5555579ee3b0;  1 drivers
v0x5555578fb4c0_0 .net *"_ivl_6", 0 0, L_0x5555579ee4c0;  1 drivers
v0x5555578fb5a0_0 .net *"_ivl_8", 0 0, L_0x5555579ee580;  1 drivers
v0x5555578fb6d0_0 .net "c_in", 0 0, L_0x5555579eea20;  1 drivers
v0x5555578fb790_0 .net "c_out", 0 0, L_0x5555579ee740;  1 drivers
v0x5555578fb850_0 .net "s", 0 0, L_0x5555579ee2f0;  1 drivers
v0x5555578fb910_0 .net "x", 0 0, L_0x5555579ee850;  1 drivers
v0x5555578fb9d0_0 .net "y", 0 0, L_0x5555579ee8f0;  1 drivers
S_0x5555578fbb30 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x5555578fbce0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555578fbda0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578fbb30;
 .timescale -12 -12;
S_0x5555578fbf80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578fbda0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579eeb50 .functor XOR 1, L_0x5555579ef0d0, L_0x5555579ef240, C4<0>, C4<0>;
L_0x5555579eebc0 .functor XOR 1, L_0x5555579eeb50, L_0x5555579ef370, C4<0>, C4<0>;
L_0x5555579eec30 .functor AND 1, L_0x5555579ef240, L_0x5555579ef370, C4<1>, C4<1>;
L_0x5555579eed40 .functor AND 1, L_0x5555579ef0d0, L_0x5555579ef240, C4<1>, C4<1>;
L_0x5555579eee00 .functor OR 1, L_0x5555579eec30, L_0x5555579eed40, C4<0>, C4<0>;
L_0x5555579eef10 .functor AND 1, L_0x5555579ef0d0, L_0x5555579ef370, C4<1>, C4<1>;
L_0x5555579eefc0 .functor OR 1, L_0x5555579eee00, L_0x5555579eef10, C4<0>, C4<0>;
v0x5555578fc230_0 .net *"_ivl_0", 0 0, L_0x5555579eeb50;  1 drivers
v0x5555578fc330_0 .net *"_ivl_10", 0 0, L_0x5555579eef10;  1 drivers
v0x5555578fc410_0 .net *"_ivl_4", 0 0, L_0x5555579eec30;  1 drivers
v0x5555578fc500_0 .net *"_ivl_6", 0 0, L_0x5555579eed40;  1 drivers
v0x5555578fc5e0_0 .net *"_ivl_8", 0 0, L_0x5555579eee00;  1 drivers
v0x5555578fc710_0 .net "c_in", 0 0, L_0x5555579ef370;  1 drivers
v0x5555578fc7d0_0 .net "c_out", 0 0, L_0x5555579eefc0;  1 drivers
v0x5555578fc890_0 .net "s", 0 0, L_0x5555579eebc0;  1 drivers
v0x5555578fc950_0 .net "x", 0 0, L_0x5555579ef0d0;  1 drivers
v0x5555578fcaa0_0 .net "y", 0 0, L_0x5555579ef240;  1 drivers
S_0x5555578fcc00 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x5555578fcdb0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555578fce90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578fcc00;
 .timescale -12 -12;
S_0x5555578fd070 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578fce90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ef4f0 .functor XOR 1, L_0x5555579ef9e0, L_0x5555579efba0, C4<0>, C4<0>;
L_0x5555579ef560 .functor XOR 1, L_0x5555579ef4f0, L_0x5555579efdc0, C4<0>, C4<0>;
L_0x5555579ef5d0 .functor AND 1, L_0x5555579efba0, L_0x5555579efdc0, C4<1>, C4<1>;
L_0x5555579ef690 .functor AND 1, L_0x5555579ef9e0, L_0x5555579efba0, C4<1>, C4<1>;
L_0x5555579ef750 .functor OR 1, L_0x5555579ef5d0, L_0x5555579ef690, C4<0>, C4<0>;
L_0x5555579ef860 .functor AND 1, L_0x5555579ef9e0, L_0x5555579efdc0, C4<1>, C4<1>;
L_0x5555579ef8d0 .functor OR 1, L_0x5555579ef750, L_0x5555579ef860, C4<0>, C4<0>;
v0x5555578fd2f0_0 .net *"_ivl_0", 0 0, L_0x5555579ef4f0;  1 drivers
v0x5555578fd3f0_0 .net *"_ivl_10", 0 0, L_0x5555579ef860;  1 drivers
v0x5555578fd4d0_0 .net *"_ivl_4", 0 0, L_0x5555579ef5d0;  1 drivers
v0x5555578fd5c0_0 .net *"_ivl_6", 0 0, L_0x5555579ef690;  1 drivers
v0x5555578fd6a0_0 .net *"_ivl_8", 0 0, L_0x5555579ef750;  1 drivers
v0x5555578fd7d0_0 .net "c_in", 0 0, L_0x5555579efdc0;  1 drivers
v0x5555578fd890_0 .net "c_out", 0 0, L_0x5555579ef8d0;  1 drivers
v0x5555578fd950_0 .net "s", 0 0, L_0x5555579ef560;  1 drivers
v0x5555578fda10_0 .net "x", 0 0, L_0x5555579ef9e0;  1 drivers
v0x5555578fdb60_0 .net "y", 0 0, L_0x5555579efba0;  1 drivers
S_0x5555578fdcc0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x5555578fdec0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555578fdfa0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578fdcc0;
 .timescale -12 -12;
S_0x5555578fe180 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578fdfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579efef0 .functor XOR 1, L_0x5555579f02e0, L_0x5555579f0480, C4<0>, C4<0>;
L_0x5555579eff60 .functor XOR 1, L_0x5555579efef0, L_0x5555579f05b0, C4<0>, C4<0>;
L_0x5555579effd0 .functor AND 1, L_0x5555579f0480, L_0x5555579f05b0, C4<1>, C4<1>;
L_0x5555579f0040 .functor AND 1, L_0x5555579f02e0, L_0x5555579f0480, C4<1>, C4<1>;
L_0x5555579f00b0 .functor OR 1, L_0x5555579effd0, L_0x5555579f0040, C4<0>, C4<0>;
L_0x5555579f0120 .functor AND 1, L_0x5555579f02e0, L_0x5555579f05b0, C4<1>, C4<1>;
L_0x5555579f01d0 .functor OR 1, L_0x5555579f00b0, L_0x5555579f0120, C4<0>, C4<0>;
v0x5555578fe400_0 .net *"_ivl_0", 0 0, L_0x5555579efef0;  1 drivers
v0x5555578fe500_0 .net *"_ivl_10", 0 0, L_0x5555579f0120;  1 drivers
v0x5555578fe5e0_0 .net *"_ivl_4", 0 0, L_0x5555579effd0;  1 drivers
v0x5555578fe6a0_0 .net *"_ivl_6", 0 0, L_0x5555579f0040;  1 drivers
v0x5555578fe780_0 .net *"_ivl_8", 0 0, L_0x5555579f00b0;  1 drivers
v0x5555578fe8b0_0 .net "c_in", 0 0, L_0x5555579f05b0;  1 drivers
v0x5555578fe970_0 .net "c_out", 0 0, L_0x5555579f01d0;  1 drivers
v0x5555578fea30_0 .net "s", 0 0, L_0x5555579eff60;  1 drivers
v0x5555578feaf0_0 .net "x", 0 0, L_0x5555579f02e0;  1 drivers
v0x5555578fec40_0 .net "y", 0 0, L_0x5555579f0480;  1 drivers
S_0x5555578feda0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x5555578fef50 .param/l "i" 0 18 14, +C4<0101>;
S_0x5555578ff030 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578feda0;
 .timescale -12 -12;
S_0x5555578ff210 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555578ff030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f0410 .functor XOR 1, L_0x5555579f0b90, L_0x5555579f0cc0, C4<0>, C4<0>;
L_0x5555579f0770 .functor XOR 1, L_0x5555579f0410, L_0x5555579f0e80, C4<0>, C4<0>;
L_0x5555579f07e0 .functor AND 1, L_0x5555579f0cc0, L_0x5555579f0e80, C4<1>, C4<1>;
L_0x5555579f0850 .functor AND 1, L_0x5555579f0b90, L_0x5555579f0cc0, C4<1>, C4<1>;
L_0x5555579f08c0 .functor OR 1, L_0x5555579f07e0, L_0x5555579f0850, C4<0>, C4<0>;
L_0x5555579f09d0 .functor AND 1, L_0x5555579f0b90, L_0x5555579f0e80, C4<1>, C4<1>;
L_0x5555579f0a80 .functor OR 1, L_0x5555579f08c0, L_0x5555579f09d0, C4<0>, C4<0>;
v0x5555578ff490_0 .net *"_ivl_0", 0 0, L_0x5555579f0410;  1 drivers
v0x5555578ff590_0 .net *"_ivl_10", 0 0, L_0x5555579f09d0;  1 drivers
v0x5555578ff670_0 .net *"_ivl_4", 0 0, L_0x5555579f07e0;  1 drivers
v0x5555578ff760_0 .net *"_ivl_6", 0 0, L_0x5555579f0850;  1 drivers
v0x5555578ff840_0 .net *"_ivl_8", 0 0, L_0x5555579f08c0;  1 drivers
v0x5555578ff970_0 .net "c_in", 0 0, L_0x5555579f0e80;  1 drivers
v0x5555578ffa30_0 .net "c_out", 0 0, L_0x5555579f0a80;  1 drivers
v0x5555578ffaf0_0 .net "s", 0 0, L_0x5555579f0770;  1 drivers
v0x5555578ffbb0_0 .net "x", 0 0, L_0x5555579f0b90;  1 drivers
v0x5555578ffd00_0 .net "y", 0 0, L_0x5555579f0cc0;  1 drivers
S_0x5555578ffe60 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x555557900010 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555579000f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555578ffe60;
 .timescale -12 -12;
S_0x5555579002d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579000f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f0fb0 .functor XOR 1, L_0x5555579f1490, L_0x5555579f1660, C4<0>, C4<0>;
L_0x5555579f1020 .functor XOR 1, L_0x5555579f0fb0, L_0x5555579f1700, C4<0>, C4<0>;
L_0x5555579f1090 .functor AND 1, L_0x5555579f1660, L_0x5555579f1700, C4<1>, C4<1>;
L_0x5555579f1100 .functor AND 1, L_0x5555579f1490, L_0x5555579f1660, C4<1>, C4<1>;
L_0x5555579f11c0 .functor OR 1, L_0x5555579f1090, L_0x5555579f1100, C4<0>, C4<0>;
L_0x5555579f12d0 .functor AND 1, L_0x5555579f1490, L_0x5555579f1700, C4<1>, C4<1>;
L_0x5555579f1380 .functor OR 1, L_0x5555579f11c0, L_0x5555579f12d0, C4<0>, C4<0>;
v0x555557900550_0 .net *"_ivl_0", 0 0, L_0x5555579f0fb0;  1 drivers
v0x555557900650_0 .net *"_ivl_10", 0 0, L_0x5555579f12d0;  1 drivers
v0x555557900730_0 .net *"_ivl_4", 0 0, L_0x5555579f1090;  1 drivers
v0x555557900820_0 .net *"_ivl_6", 0 0, L_0x5555579f1100;  1 drivers
v0x555557900900_0 .net *"_ivl_8", 0 0, L_0x5555579f11c0;  1 drivers
v0x555557900a30_0 .net "c_in", 0 0, L_0x5555579f1700;  1 drivers
v0x555557900af0_0 .net "c_out", 0 0, L_0x5555579f1380;  1 drivers
v0x555557900bb0_0 .net "s", 0 0, L_0x5555579f1020;  1 drivers
v0x555557900c70_0 .net "x", 0 0, L_0x5555579f1490;  1 drivers
v0x555557900dc0_0 .net "y", 0 0, L_0x5555579f1660;  1 drivers
S_0x555557900f20 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555578f9ba0;
 .timescale -12 -12;
P_0x5555579010d0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555579011b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557900f20;
 .timescale -12 -12;
S_0x555557901390 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579011b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f18e0 .functor XOR 1, L_0x5555579f15c0, L_0x5555579f1f60, C4<0>, C4<0>;
L_0x5555579f1950 .functor XOR 1, L_0x5555579f18e0, L_0x5555579f1830, C4<0>, C4<0>;
L_0x5555579f19c0 .functor AND 1, L_0x5555579f1f60, L_0x5555579f1830, C4<1>, C4<1>;
L_0x5555579f1a30 .functor AND 1, L_0x5555579f15c0, L_0x5555579f1f60, C4<1>, C4<1>;
L_0x5555579f1af0 .functor OR 1, L_0x5555579f19c0, L_0x5555579f1a30, C4<0>, C4<0>;
L_0x5555579f1c00 .functor AND 1, L_0x5555579f15c0, L_0x5555579f1830, C4<1>, C4<1>;
L_0x5555579f1cb0 .functor OR 1, L_0x5555579f1af0, L_0x5555579f1c00, C4<0>, C4<0>;
v0x555557901610_0 .net *"_ivl_0", 0 0, L_0x5555579f18e0;  1 drivers
v0x555557901710_0 .net *"_ivl_10", 0 0, L_0x5555579f1c00;  1 drivers
v0x5555579017f0_0 .net *"_ivl_4", 0 0, L_0x5555579f19c0;  1 drivers
v0x5555579018e0_0 .net *"_ivl_6", 0 0, L_0x5555579f1a30;  1 drivers
v0x5555579019c0_0 .net *"_ivl_8", 0 0, L_0x5555579f1af0;  1 drivers
v0x555557901af0_0 .net "c_in", 0 0, L_0x5555579f1830;  1 drivers
v0x555557901bb0_0 .net "c_out", 0 0, L_0x5555579f1cb0;  1 drivers
v0x555557901c70_0 .net "s", 0 0, L_0x5555579f1950;  1 drivers
v0x555557901d30_0 .net "x", 0 0, L_0x5555579f15c0;  1 drivers
v0x555557901e80_0 .net "y", 0 0, L_0x5555579f1f60;  1 drivers
S_0x5555579024a0 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557902680 .param/l "N" 0 18 2, +C4<00000000000000000000000000001000>;
v0x55555790a8f0_0 .net "answer", 7 0, L_0x5555579ed580;  alias, 1 drivers
v0x55555790a9f0_0 .net "carry", 7 0, L_0x5555579ed4c0;  1 drivers
v0x55555790aad0_0 .net "carry_out", 0 0, L_0x5555579edd00;  1 drivers
v0x55555790ab70_0 .net "input1", 7 0, L_0x5555579ed850;  1 drivers
v0x55555790ac50_0 .net "input2", 7 0, L_0x5555579eded0;  1 drivers
L_0x5555579e9530 .part L_0x5555579ed850, 0, 1;
L_0x5555579e95d0 .part L_0x5555579eded0, 0, 1;
L_0x5555579e9c00 .part L_0x5555579ed850, 1, 1;
L_0x5555579e9ca0 .part L_0x5555579eded0, 1, 1;
L_0x5555579e9dd0 .part L_0x5555579ed4c0, 0, 1;
L_0x5555579ea480 .part L_0x5555579ed850, 2, 1;
L_0x5555579ea5f0 .part L_0x5555579eded0, 2, 1;
L_0x5555579ea720 .part L_0x5555579ed4c0, 1, 1;
L_0x5555579ead90 .part L_0x5555579ed850, 3, 1;
L_0x5555579eaf50 .part L_0x5555579eded0, 3, 1;
L_0x5555579eb170 .part L_0x5555579ed4c0, 2, 1;
L_0x5555579eb690 .part L_0x5555579ed850, 4, 1;
L_0x5555579eb830 .part L_0x5555579eded0, 4, 1;
L_0x5555579eb960 .part L_0x5555579ed4c0, 3, 1;
L_0x5555579ebf40 .part L_0x5555579ed850, 5, 1;
L_0x5555579ec070 .part L_0x5555579eded0, 5, 1;
L_0x5555579ec230 .part L_0x5555579ed4c0, 4, 1;
L_0x5555579ec840 .part L_0x5555579ed850, 6, 1;
L_0x5555579eca10 .part L_0x5555579eded0, 6, 1;
L_0x5555579ecab0 .part L_0x5555579ed4c0, 5, 1;
L_0x5555579ec970 .part L_0x5555579ed850, 7, 1;
L_0x5555579ed310 .part L_0x5555579eded0, 7, 1;
L_0x5555579ecbe0 .part L_0x5555579ed4c0, 6, 1;
LS_0x5555579ed580_0_0 .concat8 [ 1 1 1 1], L_0x5555579e93b0, L_0x5555579e96e0, L_0x5555579e9f70, L_0x5555579ea910;
LS_0x5555579ed580_0_4 .concat8 [ 1 1 1 1], L_0x5555579eb310, L_0x5555579ebb20, L_0x5555579ec3d0, L_0x5555579ecd00;
L_0x5555579ed580 .concat8 [ 4 4 0 0], LS_0x5555579ed580_0_0, LS_0x5555579ed580_0_4;
LS_0x5555579ed4c0_0_0 .concat8 [ 1 1 1 1], L_0x5555579e9420, L_0x5555579e9af0, L_0x5555579ea370, L_0x5555579eac80;
LS_0x5555579ed4c0_0_4 .concat8 [ 1 1 1 1], L_0x5555579eb580, L_0x5555579ebe30, L_0x5555579ec730, L_0x5555579ed060;
L_0x5555579ed4c0 .concat8 [ 4 4 0 0], LS_0x5555579ed4c0_0_0, LS_0x5555579ed4c0_0_4;
L_0x5555579edd00 .part L_0x5555579ed4c0, 7, 1;
S_0x555557902880 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x555557902a80 .param/l "i" 0 18 14, +C4<00>;
S_0x555557902b60 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557902880;
 .timescale -12 -12;
S_0x555557902d40 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557902b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579e93b0 .functor XOR 1, L_0x5555579e9530, L_0x5555579e95d0, C4<0>, C4<0>;
L_0x5555579e9420 .functor AND 1, L_0x5555579e9530, L_0x5555579e95d0, C4<1>, C4<1>;
v0x555557902fe0_0 .net "c", 0 0, L_0x5555579e9420;  1 drivers
v0x5555579030c0_0 .net "s", 0 0, L_0x5555579e93b0;  1 drivers
v0x555557903180_0 .net "x", 0 0, L_0x5555579e9530;  1 drivers
v0x555557903250_0 .net "y", 0 0, L_0x5555579e95d0;  1 drivers
S_0x5555579033c0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x5555579035e0 .param/l "i" 0 18 14, +C4<01>;
S_0x5555579036a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555579033c0;
 .timescale -12 -12;
S_0x555557903880 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579036a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e9670 .functor XOR 1, L_0x5555579e9c00, L_0x5555579e9ca0, C4<0>, C4<0>;
L_0x5555579e96e0 .functor XOR 1, L_0x5555579e9670, L_0x5555579e9dd0, C4<0>, C4<0>;
L_0x5555579e97a0 .functor AND 1, L_0x5555579e9ca0, L_0x5555579e9dd0, C4<1>, C4<1>;
L_0x5555579e98b0 .functor AND 1, L_0x5555579e9c00, L_0x5555579e9ca0, C4<1>, C4<1>;
L_0x5555579e9970 .functor OR 1, L_0x5555579e97a0, L_0x5555579e98b0, C4<0>, C4<0>;
L_0x5555579e9a80 .functor AND 1, L_0x5555579e9c00, L_0x5555579e9dd0, C4<1>, C4<1>;
L_0x5555579e9af0 .functor OR 1, L_0x5555579e9970, L_0x5555579e9a80, C4<0>, C4<0>;
v0x555557903b00_0 .net *"_ivl_0", 0 0, L_0x5555579e9670;  1 drivers
v0x555557903c00_0 .net *"_ivl_10", 0 0, L_0x5555579e9a80;  1 drivers
v0x555557903ce0_0 .net *"_ivl_4", 0 0, L_0x5555579e97a0;  1 drivers
v0x555557903dd0_0 .net *"_ivl_6", 0 0, L_0x5555579e98b0;  1 drivers
v0x555557903eb0_0 .net *"_ivl_8", 0 0, L_0x5555579e9970;  1 drivers
v0x555557903fe0_0 .net "c_in", 0 0, L_0x5555579e9dd0;  1 drivers
v0x5555579040a0_0 .net "c_out", 0 0, L_0x5555579e9af0;  1 drivers
v0x555557904160_0 .net "s", 0 0, L_0x5555579e96e0;  1 drivers
v0x555557904220_0 .net "x", 0 0, L_0x5555579e9c00;  1 drivers
v0x5555579042e0_0 .net "y", 0 0, L_0x5555579e9ca0;  1 drivers
S_0x555557904440 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x5555579045f0 .param/l "i" 0 18 14, +C4<010>;
S_0x5555579046b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557904440;
 .timescale -12 -12;
S_0x555557904890 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579046b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579e9f00 .functor XOR 1, L_0x5555579ea480, L_0x5555579ea5f0, C4<0>, C4<0>;
L_0x5555579e9f70 .functor XOR 1, L_0x5555579e9f00, L_0x5555579ea720, C4<0>, C4<0>;
L_0x5555579e9fe0 .functor AND 1, L_0x5555579ea5f0, L_0x5555579ea720, C4<1>, C4<1>;
L_0x5555579ea0f0 .functor AND 1, L_0x5555579ea480, L_0x5555579ea5f0, C4<1>, C4<1>;
L_0x5555579ea1b0 .functor OR 1, L_0x5555579e9fe0, L_0x5555579ea0f0, C4<0>, C4<0>;
L_0x5555579ea2c0 .functor AND 1, L_0x5555579ea480, L_0x5555579ea720, C4<1>, C4<1>;
L_0x5555579ea370 .functor OR 1, L_0x5555579ea1b0, L_0x5555579ea2c0, C4<0>, C4<0>;
v0x555557904b40_0 .net *"_ivl_0", 0 0, L_0x5555579e9f00;  1 drivers
v0x555557904c40_0 .net *"_ivl_10", 0 0, L_0x5555579ea2c0;  1 drivers
v0x555557904d20_0 .net *"_ivl_4", 0 0, L_0x5555579e9fe0;  1 drivers
v0x555557904e10_0 .net *"_ivl_6", 0 0, L_0x5555579ea0f0;  1 drivers
v0x555557904ef0_0 .net *"_ivl_8", 0 0, L_0x5555579ea1b0;  1 drivers
v0x555557905020_0 .net "c_in", 0 0, L_0x5555579ea720;  1 drivers
v0x5555579050e0_0 .net "c_out", 0 0, L_0x5555579ea370;  1 drivers
v0x5555579051a0_0 .net "s", 0 0, L_0x5555579e9f70;  1 drivers
v0x555557905260_0 .net "x", 0 0, L_0x5555579ea480;  1 drivers
v0x5555579053b0_0 .net "y", 0 0, L_0x5555579ea5f0;  1 drivers
S_0x555557905510 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x5555579056c0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555579057a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557905510;
 .timescale -12 -12;
S_0x555557905980 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579057a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ea8a0 .functor XOR 1, L_0x5555579ead90, L_0x5555579eaf50, C4<0>, C4<0>;
L_0x5555579ea910 .functor XOR 1, L_0x5555579ea8a0, L_0x5555579eb170, C4<0>, C4<0>;
L_0x5555579ea980 .functor AND 1, L_0x5555579eaf50, L_0x5555579eb170, C4<1>, C4<1>;
L_0x5555579eaa40 .functor AND 1, L_0x5555579ead90, L_0x5555579eaf50, C4<1>, C4<1>;
L_0x5555579eab00 .functor OR 1, L_0x5555579ea980, L_0x5555579eaa40, C4<0>, C4<0>;
L_0x5555579eac10 .functor AND 1, L_0x5555579ead90, L_0x5555579eb170, C4<1>, C4<1>;
L_0x5555579eac80 .functor OR 1, L_0x5555579eab00, L_0x5555579eac10, C4<0>, C4<0>;
v0x555557905c00_0 .net *"_ivl_0", 0 0, L_0x5555579ea8a0;  1 drivers
v0x555557905d00_0 .net *"_ivl_10", 0 0, L_0x5555579eac10;  1 drivers
v0x555557905de0_0 .net *"_ivl_4", 0 0, L_0x5555579ea980;  1 drivers
v0x555557905ed0_0 .net *"_ivl_6", 0 0, L_0x5555579eaa40;  1 drivers
v0x555557905fb0_0 .net *"_ivl_8", 0 0, L_0x5555579eab00;  1 drivers
v0x5555579060e0_0 .net "c_in", 0 0, L_0x5555579eb170;  1 drivers
v0x5555579061a0_0 .net "c_out", 0 0, L_0x5555579eac80;  1 drivers
v0x555557906260_0 .net "s", 0 0, L_0x5555579ea910;  1 drivers
v0x555557906320_0 .net "x", 0 0, L_0x5555579ead90;  1 drivers
v0x555557906470_0 .net "y", 0 0, L_0x5555579eaf50;  1 drivers
S_0x5555579065d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x5555579067d0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555579068b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555579065d0;
 .timescale -12 -12;
S_0x555557906a90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579068b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579eb2a0 .functor XOR 1, L_0x5555579eb690, L_0x5555579eb830, C4<0>, C4<0>;
L_0x5555579eb310 .functor XOR 1, L_0x5555579eb2a0, L_0x5555579eb960, C4<0>, C4<0>;
L_0x5555579eb380 .functor AND 1, L_0x5555579eb830, L_0x5555579eb960, C4<1>, C4<1>;
L_0x5555579eb3f0 .functor AND 1, L_0x5555579eb690, L_0x5555579eb830, C4<1>, C4<1>;
L_0x5555579eb460 .functor OR 1, L_0x5555579eb380, L_0x5555579eb3f0, C4<0>, C4<0>;
L_0x5555579eb4d0 .functor AND 1, L_0x5555579eb690, L_0x5555579eb960, C4<1>, C4<1>;
L_0x5555579eb580 .functor OR 1, L_0x5555579eb460, L_0x5555579eb4d0, C4<0>, C4<0>;
v0x555557906d10_0 .net *"_ivl_0", 0 0, L_0x5555579eb2a0;  1 drivers
v0x555557906e10_0 .net *"_ivl_10", 0 0, L_0x5555579eb4d0;  1 drivers
v0x555557906ef0_0 .net *"_ivl_4", 0 0, L_0x5555579eb380;  1 drivers
v0x555557906fb0_0 .net *"_ivl_6", 0 0, L_0x5555579eb3f0;  1 drivers
v0x555557907090_0 .net *"_ivl_8", 0 0, L_0x5555579eb460;  1 drivers
v0x5555579071c0_0 .net "c_in", 0 0, L_0x5555579eb960;  1 drivers
v0x555557907280_0 .net "c_out", 0 0, L_0x5555579eb580;  1 drivers
v0x555557907340_0 .net "s", 0 0, L_0x5555579eb310;  1 drivers
v0x555557907400_0 .net "x", 0 0, L_0x5555579eb690;  1 drivers
v0x555557907550_0 .net "y", 0 0, L_0x5555579eb830;  1 drivers
S_0x5555579076b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x555557907860 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557907940 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555579076b0;
 .timescale -12 -12;
S_0x555557907b20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557907940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579eb7c0 .functor XOR 1, L_0x5555579ebf40, L_0x5555579ec070, C4<0>, C4<0>;
L_0x5555579ebb20 .functor XOR 1, L_0x5555579eb7c0, L_0x5555579ec230, C4<0>, C4<0>;
L_0x5555579ebb90 .functor AND 1, L_0x5555579ec070, L_0x5555579ec230, C4<1>, C4<1>;
L_0x5555579ebc00 .functor AND 1, L_0x5555579ebf40, L_0x5555579ec070, C4<1>, C4<1>;
L_0x5555579ebc70 .functor OR 1, L_0x5555579ebb90, L_0x5555579ebc00, C4<0>, C4<0>;
L_0x5555579ebd80 .functor AND 1, L_0x5555579ebf40, L_0x5555579ec230, C4<1>, C4<1>;
L_0x5555579ebe30 .functor OR 1, L_0x5555579ebc70, L_0x5555579ebd80, C4<0>, C4<0>;
v0x555557907da0_0 .net *"_ivl_0", 0 0, L_0x5555579eb7c0;  1 drivers
v0x555557907ea0_0 .net *"_ivl_10", 0 0, L_0x5555579ebd80;  1 drivers
v0x555557907f80_0 .net *"_ivl_4", 0 0, L_0x5555579ebb90;  1 drivers
v0x555557908070_0 .net *"_ivl_6", 0 0, L_0x5555579ebc00;  1 drivers
v0x555557908150_0 .net *"_ivl_8", 0 0, L_0x5555579ebc70;  1 drivers
v0x555557908280_0 .net "c_in", 0 0, L_0x5555579ec230;  1 drivers
v0x555557908340_0 .net "c_out", 0 0, L_0x5555579ebe30;  1 drivers
v0x555557908400_0 .net "s", 0 0, L_0x5555579ebb20;  1 drivers
v0x5555579084c0_0 .net "x", 0 0, L_0x5555579ebf40;  1 drivers
v0x555557908610_0 .net "y", 0 0, L_0x5555579ec070;  1 drivers
S_0x555557908770 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x555557908920 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557908a00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557908770;
 .timescale -12 -12;
S_0x555557908be0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557908a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ec360 .functor XOR 1, L_0x5555579ec840, L_0x5555579eca10, C4<0>, C4<0>;
L_0x5555579ec3d0 .functor XOR 1, L_0x5555579ec360, L_0x5555579ecab0, C4<0>, C4<0>;
L_0x5555579ec440 .functor AND 1, L_0x5555579eca10, L_0x5555579ecab0, C4<1>, C4<1>;
L_0x5555579ec4b0 .functor AND 1, L_0x5555579ec840, L_0x5555579eca10, C4<1>, C4<1>;
L_0x5555579ec570 .functor OR 1, L_0x5555579ec440, L_0x5555579ec4b0, C4<0>, C4<0>;
L_0x5555579ec680 .functor AND 1, L_0x5555579ec840, L_0x5555579ecab0, C4<1>, C4<1>;
L_0x5555579ec730 .functor OR 1, L_0x5555579ec570, L_0x5555579ec680, C4<0>, C4<0>;
v0x555557908e60_0 .net *"_ivl_0", 0 0, L_0x5555579ec360;  1 drivers
v0x555557908f60_0 .net *"_ivl_10", 0 0, L_0x5555579ec680;  1 drivers
v0x555557909040_0 .net *"_ivl_4", 0 0, L_0x5555579ec440;  1 drivers
v0x555557909130_0 .net *"_ivl_6", 0 0, L_0x5555579ec4b0;  1 drivers
v0x555557909210_0 .net *"_ivl_8", 0 0, L_0x5555579ec570;  1 drivers
v0x555557909340_0 .net "c_in", 0 0, L_0x5555579ecab0;  1 drivers
v0x555557909400_0 .net "c_out", 0 0, L_0x5555579ec730;  1 drivers
v0x5555579094c0_0 .net "s", 0 0, L_0x5555579ec3d0;  1 drivers
v0x555557909580_0 .net "x", 0 0, L_0x5555579ec840;  1 drivers
v0x5555579096d0_0 .net "y", 0 0, L_0x5555579eca10;  1 drivers
S_0x555557909830 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x5555579024a0;
 .timescale -12 -12;
P_0x5555579099e0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557909ac0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557909830;
 .timescale -12 -12;
S_0x555557909ca0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557909ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579ecc90 .functor XOR 1, L_0x5555579ec970, L_0x5555579ed310, C4<0>, C4<0>;
L_0x5555579ecd00 .functor XOR 1, L_0x5555579ecc90, L_0x5555579ecbe0, C4<0>, C4<0>;
L_0x5555579ecd70 .functor AND 1, L_0x5555579ed310, L_0x5555579ecbe0, C4<1>, C4<1>;
L_0x5555579ecde0 .functor AND 1, L_0x5555579ec970, L_0x5555579ed310, C4<1>, C4<1>;
L_0x5555579ecea0 .functor OR 1, L_0x5555579ecd70, L_0x5555579ecde0, C4<0>, C4<0>;
L_0x5555579ecfb0 .functor AND 1, L_0x5555579ec970, L_0x5555579ecbe0, C4<1>, C4<1>;
L_0x5555579ed060 .functor OR 1, L_0x5555579ecea0, L_0x5555579ecfb0, C4<0>, C4<0>;
v0x555557909f20_0 .net *"_ivl_0", 0 0, L_0x5555579ecc90;  1 drivers
v0x55555790a020_0 .net *"_ivl_10", 0 0, L_0x5555579ecfb0;  1 drivers
v0x55555790a100_0 .net *"_ivl_4", 0 0, L_0x5555579ecd70;  1 drivers
v0x55555790a1f0_0 .net *"_ivl_6", 0 0, L_0x5555579ecde0;  1 drivers
v0x55555790a2d0_0 .net *"_ivl_8", 0 0, L_0x5555579ecea0;  1 drivers
v0x55555790a400_0 .net "c_in", 0 0, L_0x5555579ecbe0;  1 drivers
v0x55555790a4c0_0 .net "c_out", 0 0, L_0x5555579ed060;  1 drivers
v0x55555790a580_0 .net "s", 0 0, L_0x5555579ecd00;  1 drivers
v0x55555790a640_0 .net "x", 0 0, L_0x5555579ec970;  1 drivers
v0x55555790a790_0 .net "y", 0 0, L_0x5555579ed310;  1 drivers
S_0x55555790adb0 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 1 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x5555577ce570 .param/l "END" 1 20 33, C4<10>;
P_0x5555577ce5b0 .param/l "INIT" 1 20 31, C4<00>;
P_0x5555577ce5f0 .param/l "M" 0 20 3, +C4<00000000000000000000000000001001>;
P_0x5555577ce630 .param/l "MULT" 1 20 32, C4<01>;
P_0x5555577ce670 .param/l "N" 0 20 2, +C4<00000000000000000000000000001000>;
v0x55555791d360_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x55555791d420_0 .var "count", 4 0;
v0x55555791d500_0 .var "data_valid", 0 0;
v0x55555791d5a0_0 .net "input_0", 7 0, v0x55555791e620_0;  alias, 1 drivers
v0x55555791d680_0 .var "input_0_exp", 16 0;
v0x55555791d7b0_0 .net "input_1", 8 0, v0x55555791ee80_0;  alias, 1 drivers
v0x55555791d890_0 .var "out", 16 0;
v0x55555791d970_0 .var "p", 16 0;
v0x55555791da50_0 .net "start", 0 0, v0x555557920b60_0;  1 drivers
v0x55555791dba0_0 .var "state", 1 0;
v0x55555791dc80_0 .var "t", 16 0;
v0x55555791dd60_0 .net "w_o", 16 0, L_0x5555579fcea0;  1 drivers
v0x55555791de20_0 .net "w_p", 16 0, v0x55555791d970_0;  1 drivers
v0x55555791def0_0 .net "w_t", 16 0, v0x55555791dc80_0;  1 drivers
S_0x55555790b340 .scope module, "Bit_adder" "N_bit_adder" 20 25, 18 1 0, S_0x55555790adb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555790b520 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x55555791cea0_0 .net "answer", 16 0, L_0x5555579fcea0;  alias, 1 drivers
v0x55555791cfa0_0 .net "carry", 16 0, L_0x5555579fd490;  1 drivers
v0x55555791d080_0 .net "carry_out", 0 0, L_0x5555579fdcd0;  1 drivers
v0x55555791d120_0 .net "input1", 16 0, v0x55555791d970_0;  alias, 1 drivers
v0x55555791d200_0 .net "input2", 16 0, v0x55555791dc80_0;  alias, 1 drivers
L_0x5555579f3000 .part v0x55555791d970_0, 0, 1;
L_0x5555579f30f0 .part v0x55555791dc80_0, 0, 1;
L_0x5555579f3770 .part v0x55555791d970_0, 1, 1;
L_0x5555579f3810 .part v0x55555791dc80_0, 1, 1;
L_0x5555579f3940 .part L_0x5555579fd490, 0, 1;
L_0x5555579f3f50 .part v0x55555791d970_0, 2, 1;
L_0x5555579f4150 .part v0x55555791dc80_0, 2, 1;
L_0x5555579f4310 .part L_0x5555579fd490, 1, 1;
L_0x5555579f48e0 .part v0x55555791d970_0, 3, 1;
L_0x5555579f4a10 .part v0x55555791dc80_0, 3, 1;
L_0x5555579f4ba0 .part L_0x5555579fd490, 2, 1;
L_0x5555579f5160 .part v0x55555791d970_0, 4, 1;
L_0x5555579f5300 .part v0x55555791dc80_0, 4, 1;
L_0x5555579f5430 .part L_0x5555579fd490, 3, 1;
L_0x5555579f5a10 .part v0x55555791d970_0, 5, 1;
L_0x5555579f5b40 .part v0x55555791dc80_0, 5, 1;
L_0x5555579f5d00 .part L_0x5555579fd490, 4, 1;
L_0x5555579f6310 .part v0x55555791d970_0, 6, 1;
L_0x5555579f65f0 .part v0x55555791dc80_0, 6, 1;
L_0x5555579f67a0 .part L_0x5555579fd490, 5, 1;
L_0x5555579f6550 .part v0x55555791d970_0, 7, 1;
L_0x5555579f6dd0 .part v0x55555791dc80_0, 7, 1;
L_0x5555579f6840 .part L_0x5555579fd490, 6, 1;
L_0x5555579f7530 .part v0x55555791d970_0, 8, 1;
L_0x5555579f6f00 .part v0x55555791dc80_0, 8, 1;
L_0x5555579f77c0 .part L_0x5555579fd490, 7, 1;
L_0x5555579f7f00 .part v0x55555791d970_0, 9, 1;
L_0x5555579f7fa0 .part v0x55555791dc80_0, 9, 1;
L_0x5555579f7a00 .part L_0x5555579fd490, 8, 1;
L_0x5555579f8740 .part v0x55555791d970_0, 10, 1;
L_0x5555579f8970 .part v0x55555791dc80_0, 10, 1;
L_0x5555579f8aa0 .part L_0x5555579fd490, 9, 1;
L_0x5555579f91c0 .part v0x55555791d970_0, 11, 1;
L_0x5555579f92f0 .part v0x55555791dc80_0, 11, 1;
L_0x5555579f9540 .part L_0x5555579fd490, 10, 1;
L_0x5555579f9b50 .part v0x55555791d970_0, 12, 1;
L_0x5555579f9420 .part v0x55555791dc80_0, 12, 1;
L_0x5555579f9e40 .part L_0x5555579fd490, 11, 1;
L_0x5555579fa520 .part v0x55555791d970_0, 13, 1;
L_0x5555579fa650 .part v0x55555791dc80_0, 13, 1;
L_0x5555579f9f70 .part L_0x5555579fd490, 12, 1;
L_0x5555579fadb0 .part v0x55555791d970_0, 14, 1;
L_0x5555579fa780 .part v0x55555791dc80_0, 14, 1;
L_0x5555579fb460 .part L_0x5555579fd490, 13, 1;
L_0x5555579fbbe0 .part v0x55555791d970_0, 15, 1;
L_0x5555579fbd10 .part v0x55555791dc80_0, 15, 1;
L_0x5555579fbfc0 .part L_0x5555579fd490, 14, 1;
L_0x5555579fc5d0 .part v0x55555791d970_0, 16, 1;
L_0x5555579fc890 .part v0x55555791dc80_0, 16, 1;
L_0x5555579fc9c0 .part L_0x5555579fd490, 15, 1;
LS_0x5555579fcea0_0_0 .concat8 [ 1 1 1 1], L_0x5555579f2e80, L_0x5555579f3250, L_0x5555579f3ae0, L_0x5555579f4500;
LS_0x5555579fcea0_0_4 .concat8 [ 1 1 1 1], L_0x5555579f4d40, L_0x5555579f55f0, L_0x5555579f5ea0, L_0x5555579f6960;
LS_0x5555579fcea0_0_8 .concat8 [ 1 1 1 1], L_0x5555579f70c0, L_0x5555579f7ae0, L_0x5555579f82c0, L_0x5555579f8d50;
LS_0x5555579fcea0_0_12 .concat8 [ 1 1 1 1], L_0x5555579f96e0, L_0x5555579fa0b0, L_0x5555579fa940, L_0x5555579fb770;
LS_0x5555579fcea0_0_16 .concat8 [ 1 0 0 0], L_0x5555579fc160;
LS_0x5555579fcea0_1_0 .concat8 [ 4 4 4 4], LS_0x5555579fcea0_0_0, LS_0x5555579fcea0_0_4, LS_0x5555579fcea0_0_8, LS_0x5555579fcea0_0_12;
LS_0x5555579fcea0_1_4 .concat8 [ 1 0 0 0], LS_0x5555579fcea0_0_16;
L_0x5555579fcea0 .concat8 [ 16 1 0 0], LS_0x5555579fcea0_1_0, LS_0x5555579fcea0_1_4;
LS_0x5555579fd490_0_0 .concat8 [ 1 1 1 1], L_0x5555579f2ef0, L_0x5555579f3660, L_0x5555579f3e40, L_0x5555579f47d0;
LS_0x5555579fd490_0_4 .concat8 [ 1 1 1 1], L_0x5555579f5050, L_0x5555579f5900, L_0x5555579f6200, L_0x5555579f6cc0;
LS_0x5555579fd490_0_8 .concat8 [ 1 1 1 1], L_0x5555579f7420, L_0x5555579f7df0, L_0x5555579f8630, L_0x5555579f90b0;
LS_0x5555579fd490_0_12 .concat8 [ 1 1 1 1], L_0x5555579f9a40, L_0x5555579fa410, L_0x5555579faca0, L_0x5555579fbad0;
LS_0x5555579fd490_0_16 .concat8 [ 1 0 0 0], L_0x5555579fc4c0;
LS_0x5555579fd490_1_0 .concat8 [ 4 4 4 4], LS_0x5555579fd490_0_0, LS_0x5555579fd490_0_4, LS_0x5555579fd490_0_8, LS_0x5555579fd490_0_12;
LS_0x5555579fd490_1_4 .concat8 [ 1 0 0 0], LS_0x5555579fd490_0_16;
L_0x5555579fd490 .concat8 [ 16 1 0 0], LS_0x5555579fd490_1_0, LS_0x5555579fd490_1_4;
L_0x5555579fdcd0 .part L_0x5555579fd490, 16, 1;
S_0x55555790b690 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555790b8b0 .param/l "i" 0 18 14, +C4<00>;
S_0x55555790b990 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x55555790b690;
 .timescale -12 -12;
S_0x55555790bb70 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555790b990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555579f2e80 .functor XOR 1, L_0x5555579f3000, L_0x5555579f30f0, C4<0>, C4<0>;
L_0x5555579f2ef0 .functor AND 1, L_0x5555579f3000, L_0x5555579f30f0, C4<1>, C4<1>;
v0x55555790be10_0 .net "c", 0 0, L_0x5555579f2ef0;  1 drivers
v0x55555790bef0_0 .net "s", 0 0, L_0x5555579f2e80;  1 drivers
v0x55555790bfb0_0 .net "x", 0 0, L_0x5555579f3000;  1 drivers
v0x55555790c080_0 .net "y", 0 0, L_0x5555579f30f0;  1 drivers
S_0x55555790c1f0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555790c410 .param/l "i" 0 18 14, +C4<01>;
S_0x55555790c4d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555790c1f0;
 .timescale -12 -12;
S_0x55555790c6b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555790c4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f31e0 .functor XOR 1, L_0x5555579f3770, L_0x5555579f3810, C4<0>, C4<0>;
L_0x5555579f3250 .functor XOR 1, L_0x5555579f31e0, L_0x5555579f3940, C4<0>, C4<0>;
L_0x5555579f3310 .functor AND 1, L_0x5555579f3810, L_0x5555579f3940, C4<1>, C4<1>;
L_0x5555579f3420 .functor AND 1, L_0x5555579f3770, L_0x5555579f3810, C4<1>, C4<1>;
L_0x5555579f34e0 .functor OR 1, L_0x5555579f3310, L_0x5555579f3420, C4<0>, C4<0>;
L_0x5555579f35f0 .functor AND 1, L_0x5555579f3770, L_0x5555579f3940, C4<1>, C4<1>;
L_0x5555579f3660 .functor OR 1, L_0x5555579f34e0, L_0x5555579f35f0, C4<0>, C4<0>;
v0x55555790c930_0 .net *"_ivl_0", 0 0, L_0x5555579f31e0;  1 drivers
v0x55555790ca30_0 .net *"_ivl_10", 0 0, L_0x5555579f35f0;  1 drivers
v0x55555790cb10_0 .net *"_ivl_4", 0 0, L_0x5555579f3310;  1 drivers
v0x55555790cc00_0 .net *"_ivl_6", 0 0, L_0x5555579f3420;  1 drivers
v0x55555790cce0_0 .net *"_ivl_8", 0 0, L_0x5555579f34e0;  1 drivers
v0x55555790ce10_0 .net "c_in", 0 0, L_0x5555579f3940;  1 drivers
v0x55555790ced0_0 .net "c_out", 0 0, L_0x5555579f3660;  1 drivers
v0x55555790cf90_0 .net "s", 0 0, L_0x5555579f3250;  1 drivers
v0x55555790d050_0 .net "x", 0 0, L_0x5555579f3770;  1 drivers
v0x55555790d110_0 .net "y", 0 0, L_0x5555579f3810;  1 drivers
S_0x55555790d270 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555790d420 .param/l "i" 0 18 14, +C4<010>;
S_0x55555790d4e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555790d270;
 .timescale -12 -12;
S_0x55555790d6c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555790d4e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f3a70 .functor XOR 1, L_0x5555579f3f50, L_0x5555579f4150, C4<0>, C4<0>;
L_0x5555579f3ae0 .functor XOR 1, L_0x5555579f3a70, L_0x5555579f4310, C4<0>, C4<0>;
L_0x5555579f3b50 .functor AND 1, L_0x5555579f4150, L_0x5555579f4310, C4<1>, C4<1>;
L_0x5555579f3bc0 .functor AND 1, L_0x5555579f3f50, L_0x5555579f4150, C4<1>, C4<1>;
L_0x5555579f3c80 .functor OR 1, L_0x5555579f3b50, L_0x5555579f3bc0, C4<0>, C4<0>;
L_0x5555579f3d90 .functor AND 1, L_0x5555579f3f50, L_0x5555579f4310, C4<1>, C4<1>;
L_0x5555579f3e40 .functor OR 1, L_0x5555579f3c80, L_0x5555579f3d90, C4<0>, C4<0>;
v0x55555790d970_0 .net *"_ivl_0", 0 0, L_0x5555579f3a70;  1 drivers
v0x55555790da70_0 .net *"_ivl_10", 0 0, L_0x5555579f3d90;  1 drivers
v0x55555790db50_0 .net *"_ivl_4", 0 0, L_0x5555579f3b50;  1 drivers
v0x55555790dc40_0 .net *"_ivl_6", 0 0, L_0x5555579f3bc0;  1 drivers
v0x55555790dd20_0 .net *"_ivl_8", 0 0, L_0x5555579f3c80;  1 drivers
v0x55555790de50_0 .net "c_in", 0 0, L_0x5555579f4310;  1 drivers
v0x55555790df10_0 .net "c_out", 0 0, L_0x5555579f3e40;  1 drivers
v0x55555790dfd0_0 .net "s", 0 0, L_0x5555579f3ae0;  1 drivers
v0x55555790e090_0 .net "x", 0 0, L_0x5555579f3f50;  1 drivers
v0x55555790e1e0_0 .net "y", 0 0, L_0x5555579f4150;  1 drivers
S_0x55555790e340 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555790e4f0 .param/l "i" 0 18 14, +C4<011>;
S_0x55555790e5d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555790e340;
 .timescale -12 -12;
S_0x55555790e7b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555790e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f4490 .functor XOR 1, L_0x5555579f48e0, L_0x5555579f4a10, C4<0>, C4<0>;
L_0x5555579f4500 .functor XOR 1, L_0x5555579f4490, L_0x5555579f4ba0, C4<0>, C4<0>;
L_0x5555579f4570 .functor AND 1, L_0x5555579f4a10, L_0x5555579f4ba0, C4<1>, C4<1>;
L_0x5555579f45e0 .functor AND 1, L_0x5555579f48e0, L_0x5555579f4a10, C4<1>, C4<1>;
L_0x5555579f4650 .functor OR 1, L_0x5555579f4570, L_0x5555579f45e0, C4<0>, C4<0>;
L_0x5555579f4760 .functor AND 1, L_0x5555579f48e0, L_0x5555579f4ba0, C4<1>, C4<1>;
L_0x5555579f47d0 .functor OR 1, L_0x5555579f4650, L_0x5555579f4760, C4<0>, C4<0>;
v0x55555790ea30_0 .net *"_ivl_0", 0 0, L_0x5555579f4490;  1 drivers
v0x55555790eb30_0 .net *"_ivl_10", 0 0, L_0x5555579f4760;  1 drivers
v0x55555790ec10_0 .net *"_ivl_4", 0 0, L_0x5555579f4570;  1 drivers
v0x55555790ed00_0 .net *"_ivl_6", 0 0, L_0x5555579f45e0;  1 drivers
v0x55555790ede0_0 .net *"_ivl_8", 0 0, L_0x5555579f4650;  1 drivers
v0x55555790ef10_0 .net "c_in", 0 0, L_0x5555579f4ba0;  1 drivers
v0x55555790efd0_0 .net "c_out", 0 0, L_0x5555579f47d0;  1 drivers
v0x55555790f090_0 .net "s", 0 0, L_0x5555579f4500;  1 drivers
v0x55555790f150_0 .net "x", 0 0, L_0x5555579f48e0;  1 drivers
v0x55555790f2a0_0 .net "y", 0 0, L_0x5555579f4a10;  1 drivers
S_0x55555790f400 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555790f600 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555790f6e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555790f400;
 .timescale -12 -12;
S_0x55555790f8c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555790f6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f4cd0 .functor XOR 1, L_0x5555579f5160, L_0x5555579f5300, C4<0>, C4<0>;
L_0x5555579f4d40 .functor XOR 1, L_0x5555579f4cd0, L_0x5555579f5430, C4<0>, C4<0>;
L_0x5555579f4db0 .functor AND 1, L_0x5555579f5300, L_0x5555579f5430, C4<1>, C4<1>;
L_0x5555579f4e20 .functor AND 1, L_0x5555579f5160, L_0x5555579f5300, C4<1>, C4<1>;
L_0x5555579f4e90 .functor OR 1, L_0x5555579f4db0, L_0x5555579f4e20, C4<0>, C4<0>;
L_0x5555579f4fa0 .functor AND 1, L_0x5555579f5160, L_0x5555579f5430, C4<1>, C4<1>;
L_0x5555579f5050 .functor OR 1, L_0x5555579f4e90, L_0x5555579f4fa0, C4<0>, C4<0>;
v0x55555790fb40_0 .net *"_ivl_0", 0 0, L_0x5555579f4cd0;  1 drivers
v0x55555790fc40_0 .net *"_ivl_10", 0 0, L_0x5555579f4fa0;  1 drivers
v0x55555790fd20_0 .net *"_ivl_4", 0 0, L_0x5555579f4db0;  1 drivers
v0x55555790fde0_0 .net *"_ivl_6", 0 0, L_0x5555579f4e20;  1 drivers
v0x55555790fec0_0 .net *"_ivl_8", 0 0, L_0x5555579f4e90;  1 drivers
v0x55555790fff0_0 .net "c_in", 0 0, L_0x5555579f5430;  1 drivers
v0x5555579100b0_0 .net "c_out", 0 0, L_0x5555579f5050;  1 drivers
v0x555557910170_0 .net "s", 0 0, L_0x5555579f4d40;  1 drivers
v0x555557910230_0 .net "x", 0 0, L_0x5555579f5160;  1 drivers
v0x555557910380_0 .net "y", 0 0, L_0x5555579f5300;  1 drivers
S_0x5555579104e0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557910690 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557910770 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555579104e0;
 .timescale -12 -12;
S_0x555557910950 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557910770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f5290 .functor XOR 1, L_0x5555579f5a10, L_0x5555579f5b40, C4<0>, C4<0>;
L_0x5555579f55f0 .functor XOR 1, L_0x5555579f5290, L_0x5555579f5d00, C4<0>, C4<0>;
L_0x5555579f5660 .functor AND 1, L_0x5555579f5b40, L_0x5555579f5d00, C4<1>, C4<1>;
L_0x5555579f56d0 .functor AND 1, L_0x5555579f5a10, L_0x5555579f5b40, C4<1>, C4<1>;
L_0x5555579f5740 .functor OR 1, L_0x5555579f5660, L_0x5555579f56d0, C4<0>, C4<0>;
L_0x5555579f5850 .functor AND 1, L_0x5555579f5a10, L_0x5555579f5d00, C4<1>, C4<1>;
L_0x5555579f5900 .functor OR 1, L_0x5555579f5740, L_0x5555579f5850, C4<0>, C4<0>;
v0x555557910bd0_0 .net *"_ivl_0", 0 0, L_0x5555579f5290;  1 drivers
v0x555557910cd0_0 .net *"_ivl_10", 0 0, L_0x5555579f5850;  1 drivers
v0x555557910db0_0 .net *"_ivl_4", 0 0, L_0x5555579f5660;  1 drivers
v0x555557910ea0_0 .net *"_ivl_6", 0 0, L_0x5555579f56d0;  1 drivers
v0x555557910f80_0 .net *"_ivl_8", 0 0, L_0x5555579f5740;  1 drivers
v0x5555579110b0_0 .net "c_in", 0 0, L_0x5555579f5d00;  1 drivers
v0x555557911170_0 .net "c_out", 0 0, L_0x5555579f5900;  1 drivers
v0x555557911230_0 .net "s", 0 0, L_0x5555579f55f0;  1 drivers
v0x5555579112f0_0 .net "x", 0 0, L_0x5555579f5a10;  1 drivers
v0x555557911440_0 .net "y", 0 0, L_0x5555579f5b40;  1 drivers
S_0x5555579115a0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557911750 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557911830 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555579115a0;
 .timescale -12 -12;
S_0x555557911a10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557911830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f5e30 .functor XOR 1, L_0x5555579f6310, L_0x5555579f65f0, C4<0>, C4<0>;
L_0x5555579f5ea0 .functor XOR 1, L_0x5555579f5e30, L_0x5555579f67a0, C4<0>, C4<0>;
L_0x5555579f5f10 .functor AND 1, L_0x5555579f65f0, L_0x5555579f67a0, C4<1>, C4<1>;
L_0x5555579f5f80 .functor AND 1, L_0x5555579f6310, L_0x5555579f65f0, C4<1>, C4<1>;
L_0x5555579f6040 .functor OR 1, L_0x5555579f5f10, L_0x5555579f5f80, C4<0>, C4<0>;
L_0x5555579f6150 .functor AND 1, L_0x5555579f6310, L_0x5555579f67a0, C4<1>, C4<1>;
L_0x5555579f6200 .functor OR 1, L_0x5555579f6040, L_0x5555579f6150, C4<0>, C4<0>;
v0x555557911c90_0 .net *"_ivl_0", 0 0, L_0x5555579f5e30;  1 drivers
v0x555557911d90_0 .net *"_ivl_10", 0 0, L_0x5555579f6150;  1 drivers
v0x555557911e70_0 .net *"_ivl_4", 0 0, L_0x5555579f5f10;  1 drivers
v0x555557911f60_0 .net *"_ivl_6", 0 0, L_0x5555579f5f80;  1 drivers
v0x555557912040_0 .net *"_ivl_8", 0 0, L_0x5555579f6040;  1 drivers
v0x555557912170_0 .net "c_in", 0 0, L_0x5555579f67a0;  1 drivers
v0x555557912230_0 .net "c_out", 0 0, L_0x5555579f6200;  1 drivers
v0x5555579122f0_0 .net "s", 0 0, L_0x5555579f5ea0;  1 drivers
v0x5555579123b0_0 .net "x", 0 0, L_0x5555579f6310;  1 drivers
v0x555557912500_0 .net "y", 0 0, L_0x5555579f65f0;  1 drivers
S_0x555557912660 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557912810 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555579128f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557912660;
 .timescale -12 -12;
S_0x555557912ad0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579128f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f68f0 .functor XOR 1, L_0x5555579f6550, L_0x5555579f6dd0, C4<0>, C4<0>;
L_0x5555579f6960 .functor XOR 1, L_0x5555579f68f0, L_0x5555579f6840, C4<0>, C4<0>;
L_0x5555579f69d0 .functor AND 1, L_0x5555579f6dd0, L_0x5555579f6840, C4<1>, C4<1>;
L_0x5555579f6a40 .functor AND 1, L_0x5555579f6550, L_0x5555579f6dd0, C4<1>, C4<1>;
L_0x5555579f6b00 .functor OR 1, L_0x5555579f69d0, L_0x5555579f6a40, C4<0>, C4<0>;
L_0x5555579f6c10 .functor AND 1, L_0x5555579f6550, L_0x5555579f6840, C4<1>, C4<1>;
L_0x5555579f6cc0 .functor OR 1, L_0x5555579f6b00, L_0x5555579f6c10, C4<0>, C4<0>;
v0x555557912d50_0 .net *"_ivl_0", 0 0, L_0x5555579f68f0;  1 drivers
v0x555557912e50_0 .net *"_ivl_10", 0 0, L_0x5555579f6c10;  1 drivers
v0x555557912f30_0 .net *"_ivl_4", 0 0, L_0x5555579f69d0;  1 drivers
v0x555557913020_0 .net *"_ivl_6", 0 0, L_0x5555579f6a40;  1 drivers
v0x555557913100_0 .net *"_ivl_8", 0 0, L_0x5555579f6b00;  1 drivers
v0x555557913230_0 .net "c_in", 0 0, L_0x5555579f6840;  1 drivers
v0x5555579132f0_0 .net "c_out", 0 0, L_0x5555579f6cc0;  1 drivers
v0x5555579133b0_0 .net "s", 0 0, L_0x5555579f6960;  1 drivers
v0x555557913470_0 .net "x", 0 0, L_0x5555579f6550;  1 drivers
v0x5555579135c0_0 .net "y", 0 0, L_0x5555579f6dd0;  1 drivers
S_0x555557913720 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555790f5b0 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555579139f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557913720;
 .timescale -12 -12;
S_0x555557913bd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555579139f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f7050 .functor XOR 1, L_0x5555579f7530, L_0x5555579f6f00, C4<0>, C4<0>;
L_0x5555579f70c0 .functor XOR 1, L_0x5555579f7050, L_0x5555579f77c0, C4<0>, C4<0>;
L_0x5555579f7130 .functor AND 1, L_0x5555579f6f00, L_0x5555579f77c0, C4<1>, C4<1>;
L_0x5555579f71a0 .functor AND 1, L_0x5555579f7530, L_0x5555579f6f00, C4<1>, C4<1>;
L_0x5555579f7260 .functor OR 1, L_0x5555579f7130, L_0x5555579f71a0, C4<0>, C4<0>;
L_0x5555579f7370 .functor AND 1, L_0x5555579f7530, L_0x5555579f77c0, C4<1>, C4<1>;
L_0x5555579f7420 .functor OR 1, L_0x5555579f7260, L_0x5555579f7370, C4<0>, C4<0>;
v0x555557913e50_0 .net *"_ivl_0", 0 0, L_0x5555579f7050;  1 drivers
v0x555557913f50_0 .net *"_ivl_10", 0 0, L_0x5555579f7370;  1 drivers
v0x555557914030_0 .net *"_ivl_4", 0 0, L_0x5555579f7130;  1 drivers
v0x555557914120_0 .net *"_ivl_6", 0 0, L_0x5555579f71a0;  1 drivers
v0x555557914200_0 .net *"_ivl_8", 0 0, L_0x5555579f7260;  1 drivers
v0x555557914330_0 .net "c_in", 0 0, L_0x5555579f77c0;  1 drivers
v0x5555579143f0_0 .net "c_out", 0 0, L_0x5555579f7420;  1 drivers
v0x5555579144b0_0 .net "s", 0 0, L_0x5555579f70c0;  1 drivers
v0x555557914570_0 .net "x", 0 0, L_0x5555579f7530;  1 drivers
v0x5555579146c0_0 .net "y", 0 0, L_0x5555579f6f00;  1 drivers
S_0x555557914820 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x5555579149d0 .param/l "i" 0 18 14, +C4<01001>;
S_0x555557914ab0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557914820;
 .timescale -12 -12;
S_0x555557914c90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557914ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f7660 .functor XOR 1, L_0x5555579f7f00, L_0x5555579f7fa0, C4<0>, C4<0>;
L_0x5555579f7ae0 .functor XOR 1, L_0x5555579f7660, L_0x5555579f7a00, C4<0>, C4<0>;
L_0x5555579f7b50 .functor AND 1, L_0x5555579f7fa0, L_0x5555579f7a00, C4<1>, C4<1>;
L_0x5555579f7bc0 .functor AND 1, L_0x5555579f7f00, L_0x5555579f7fa0, C4<1>, C4<1>;
L_0x5555579f7c30 .functor OR 1, L_0x5555579f7b50, L_0x5555579f7bc0, C4<0>, C4<0>;
L_0x5555579f7d40 .functor AND 1, L_0x5555579f7f00, L_0x5555579f7a00, C4<1>, C4<1>;
L_0x5555579f7df0 .functor OR 1, L_0x5555579f7c30, L_0x5555579f7d40, C4<0>, C4<0>;
v0x555557914f10_0 .net *"_ivl_0", 0 0, L_0x5555579f7660;  1 drivers
v0x555557915010_0 .net *"_ivl_10", 0 0, L_0x5555579f7d40;  1 drivers
v0x5555579150f0_0 .net *"_ivl_4", 0 0, L_0x5555579f7b50;  1 drivers
v0x5555579151e0_0 .net *"_ivl_6", 0 0, L_0x5555579f7bc0;  1 drivers
v0x5555579152c0_0 .net *"_ivl_8", 0 0, L_0x5555579f7c30;  1 drivers
v0x5555579153f0_0 .net "c_in", 0 0, L_0x5555579f7a00;  1 drivers
v0x5555579154b0_0 .net "c_out", 0 0, L_0x5555579f7df0;  1 drivers
v0x555557915570_0 .net "s", 0 0, L_0x5555579f7ae0;  1 drivers
v0x555557915630_0 .net "x", 0 0, L_0x5555579f7f00;  1 drivers
v0x555557915780_0 .net "y", 0 0, L_0x5555579f7fa0;  1 drivers
S_0x5555579158e0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557915a90 .param/l "i" 0 18 14, +C4<01010>;
S_0x555557915b70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555579158e0;
 .timescale -12 -12;
S_0x555557915d50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557915b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f8250 .functor XOR 1, L_0x5555579f8740, L_0x5555579f8970, C4<0>, C4<0>;
L_0x5555579f82c0 .functor XOR 1, L_0x5555579f8250, L_0x5555579f8aa0, C4<0>, C4<0>;
L_0x5555579f8330 .functor AND 1, L_0x5555579f8970, L_0x5555579f8aa0, C4<1>, C4<1>;
L_0x5555579f83f0 .functor AND 1, L_0x5555579f8740, L_0x5555579f8970, C4<1>, C4<1>;
L_0x5555579f84b0 .functor OR 1, L_0x5555579f8330, L_0x5555579f83f0, C4<0>, C4<0>;
L_0x5555579f85c0 .functor AND 1, L_0x5555579f8740, L_0x5555579f8aa0, C4<1>, C4<1>;
L_0x5555579f8630 .functor OR 1, L_0x5555579f84b0, L_0x5555579f85c0, C4<0>, C4<0>;
v0x555557915fd0_0 .net *"_ivl_0", 0 0, L_0x5555579f8250;  1 drivers
v0x5555579160d0_0 .net *"_ivl_10", 0 0, L_0x5555579f85c0;  1 drivers
v0x5555579161b0_0 .net *"_ivl_4", 0 0, L_0x5555579f8330;  1 drivers
v0x5555579162a0_0 .net *"_ivl_6", 0 0, L_0x5555579f83f0;  1 drivers
v0x555557916380_0 .net *"_ivl_8", 0 0, L_0x5555579f84b0;  1 drivers
v0x5555579164b0_0 .net "c_in", 0 0, L_0x5555579f8aa0;  1 drivers
v0x555557916570_0 .net "c_out", 0 0, L_0x5555579f8630;  1 drivers
v0x555557916630_0 .net "s", 0 0, L_0x5555579f82c0;  1 drivers
v0x5555579166f0_0 .net "x", 0 0, L_0x5555579f8740;  1 drivers
v0x555557916840_0 .net "y", 0 0, L_0x5555579f8970;  1 drivers
S_0x5555579169a0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557916b50 .param/l "i" 0 18 14, +C4<01011>;
S_0x555557916c30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555579169a0;
 .timescale -12 -12;
S_0x555557916e10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557916c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f8ce0 .functor XOR 1, L_0x5555579f91c0, L_0x5555579f92f0, C4<0>, C4<0>;
L_0x5555579f8d50 .functor XOR 1, L_0x5555579f8ce0, L_0x5555579f9540, C4<0>, C4<0>;
L_0x5555579f8dc0 .functor AND 1, L_0x5555579f92f0, L_0x5555579f9540, C4<1>, C4<1>;
L_0x5555579f8e30 .functor AND 1, L_0x5555579f91c0, L_0x5555579f92f0, C4<1>, C4<1>;
L_0x5555579f8ef0 .functor OR 1, L_0x5555579f8dc0, L_0x5555579f8e30, C4<0>, C4<0>;
L_0x5555579f9000 .functor AND 1, L_0x5555579f91c0, L_0x5555579f9540, C4<1>, C4<1>;
L_0x5555579f90b0 .functor OR 1, L_0x5555579f8ef0, L_0x5555579f9000, C4<0>, C4<0>;
v0x555557917090_0 .net *"_ivl_0", 0 0, L_0x5555579f8ce0;  1 drivers
v0x555557917190_0 .net *"_ivl_10", 0 0, L_0x5555579f9000;  1 drivers
v0x555557917270_0 .net *"_ivl_4", 0 0, L_0x5555579f8dc0;  1 drivers
v0x555557917360_0 .net *"_ivl_6", 0 0, L_0x5555579f8e30;  1 drivers
v0x555557917440_0 .net *"_ivl_8", 0 0, L_0x5555579f8ef0;  1 drivers
v0x555557917570_0 .net "c_in", 0 0, L_0x5555579f9540;  1 drivers
v0x555557917630_0 .net "c_out", 0 0, L_0x5555579f90b0;  1 drivers
v0x5555579176f0_0 .net "s", 0 0, L_0x5555579f8d50;  1 drivers
v0x5555579177b0_0 .net "x", 0 0, L_0x5555579f91c0;  1 drivers
v0x555557917900_0 .net "y", 0 0, L_0x5555579f92f0;  1 drivers
S_0x555557917a60 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557917c10 .param/l "i" 0 18 14, +C4<01100>;
S_0x555557917cf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557917a60;
 .timescale -12 -12;
S_0x555557917ed0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557917cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f9670 .functor XOR 1, L_0x5555579f9b50, L_0x5555579f9420, C4<0>, C4<0>;
L_0x5555579f96e0 .functor XOR 1, L_0x5555579f9670, L_0x5555579f9e40, C4<0>, C4<0>;
L_0x5555579f9750 .functor AND 1, L_0x5555579f9420, L_0x5555579f9e40, C4<1>, C4<1>;
L_0x5555579f97c0 .functor AND 1, L_0x5555579f9b50, L_0x5555579f9420, C4<1>, C4<1>;
L_0x5555579f9880 .functor OR 1, L_0x5555579f9750, L_0x5555579f97c0, C4<0>, C4<0>;
L_0x5555579f9990 .functor AND 1, L_0x5555579f9b50, L_0x5555579f9e40, C4<1>, C4<1>;
L_0x5555579f9a40 .functor OR 1, L_0x5555579f9880, L_0x5555579f9990, C4<0>, C4<0>;
v0x555557918150_0 .net *"_ivl_0", 0 0, L_0x5555579f9670;  1 drivers
v0x555557918250_0 .net *"_ivl_10", 0 0, L_0x5555579f9990;  1 drivers
v0x555557918330_0 .net *"_ivl_4", 0 0, L_0x5555579f9750;  1 drivers
v0x555557918420_0 .net *"_ivl_6", 0 0, L_0x5555579f97c0;  1 drivers
v0x555557918500_0 .net *"_ivl_8", 0 0, L_0x5555579f9880;  1 drivers
v0x555557918630_0 .net "c_in", 0 0, L_0x5555579f9e40;  1 drivers
v0x5555579186f0_0 .net "c_out", 0 0, L_0x5555579f9a40;  1 drivers
v0x5555579187b0_0 .net "s", 0 0, L_0x5555579f96e0;  1 drivers
v0x555557918870_0 .net "x", 0 0, L_0x5555579f9b50;  1 drivers
v0x5555579189c0_0 .net "y", 0 0, L_0x5555579f9420;  1 drivers
S_0x555557918b20 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557918cd0 .param/l "i" 0 18 14, +C4<01101>;
S_0x555557918db0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557918b20;
 .timescale -12 -12;
S_0x555557918f90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557918db0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579f94c0 .functor XOR 1, L_0x5555579fa520, L_0x5555579fa650, C4<0>, C4<0>;
L_0x5555579fa0b0 .functor XOR 1, L_0x5555579f94c0, L_0x5555579f9f70, C4<0>, C4<0>;
L_0x5555579fa120 .functor AND 1, L_0x5555579fa650, L_0x5555579f9f70, C4<1>, C4<1>;
L_0x5555579fa190 .functor AND 1, L_0x5555579fa520, L_0x5555579fa650, C4<1>, C4<1>;
L_0x5555579fa250 .functor OR 1, L_0x5555579fa120, L_0x5555579fa190, C4<0>, C4<0>;
L_0x5555579fa360 .functor AND 1, L_0x5555579fa520, L_0x5555579f9f70, C4<1>, C4<1>;
L_0x5555579fa410 .functor OR 1, L_0x5555579fa250, L_0x5555579fa360, C4<0>, C4<0>;
v0x555557919210_0 .net *"_ivl_0", 0 0, L_0x5555579f94c0;  1 drivers
v0x555557919310_0 .net *"_ivl_10", 0 0, L_0x5555579fa360;  1 drivers
v0x5555579193f0_0 .net *"_ivl_4", 0 0, L_0x5555579fa120;  1 drivers
v0x5555579194e0_0 .net *"_ivl_6", 0 0, L_0x5555579fa190;  1 drivers
v0x5555579195c0_0 .net *"_ivl_8", 0 0, L_0x5555579fa250;  1 drivers
v0x5555579196f0_0 .net "c_in", 0 0, L_0x5555579f9f70;  1 drivers
v0x5555579197b0_0 .net "c_out", 0 0, L_0x5555579fa410;  1 drivers
v0x555557919870_0 .net "s", 0 0, L_0x5555579fa0b0;  1 drivers
v0x555557919930_0 .net "x", 0 0, L_0x5555579fa520;  1 drivers
v0x555557919a80_0 .net "y", 0 0, L_0x5555579fa650;  1 drivers
S_0x555557919be0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x555557919d90 .param/l "i" 0 18 14, +C4<01110>;
S_0x555557919e70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557919be0;
 .timescale -12 -12;
S_0x55555791a050 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557919e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579fa8d0 .functor XOR 1, L_0x5555579fadb0, L_0x5555579fa780, C4<0>, C4<0>;
L_0x5555579fa940 .functor XOR 1, L_0x5555579fa8d0, L_0x5555579fb460, C4<0>, C4<0>;
L_0x5555579fa9b0 .functor AND 1, L_0x5555579fa780, L_0x5555579fb460, C4<1>, C4<1>;
L_0x5555579faa20 .functor AND 1, L_0x5555579fadb0, L_0x5555579fa780, C4<1>, C4<1>;
L_0x5555579faae0 .functor OR 1, L_0x5555579fa9b0, L_0x5555579faa20, C4<0>, C4<0>;
L_0x5555579fabf0 .functor AND 1, L_0x5555579fadb0, L_0x5555579fb460, C4<1>, C4<1>;
L_0x5555579faca0 .functor OR 1, L_0x5555579faae0, L_0x5555579fabf0, C4<0>, C4<0>;
v0x55555791a2d0_0 .net *"_ivl_0", 0 0, L_0x5555579fa8d0;  1 drivers
v0x55555791a3d0_0 .net *"_ivl_10", 0 0, L_0x5555579fabf0;  1 drivers
v0x55555791a4b0_0 .net *"_ivl_4", 0 0, L_0x5555579fa9b0;  1 drivers
v0x55555791a5a0_0 .net *"_ivl_6", 0 0, L_0x5555579faa20;  1 drivers
v0x55555791a680_0 .net *"_ivl_8", 0 0, L_0x5555579faae0;  1 drivers
v0x55555791a7b0_0 .net "c_in", 0 0, L_0x5555579fb460;  1 drivers
v0x55555791a870_0 .net "c_out", 0 0, L_0x5555579faca0;  1 drivers
v0x55555791a930_0 .net "s", 0 0, L_0x5555579fa940;  1 drivers
v0x55555791a9f0_0 .net "x", 0 0, L_0x5555579fadb0;  1 drivers
v0x55555791ab40_0 .net "y", 0 0, L_0x5555579fa780;  1 drivers
S_0x55555791aca0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555791ae50 .param/l "i" 0 18 14, +C4<01111>;
S_0x55555791af30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555791aca0;
 .timescale -12 -12;
S_0x55555791b110 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555791af30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579fb700 .functor XOR 1, L_0x5555579fbbe0, L_0x5555579fbd10, C4<0>, C4<0>;
L_0x5555579fb770 .functor XOR 1, L_0x5555579fb700, L_0x5555579fbfc0, C4<0>, C4<0>;
L_0x5555579fb7e0 .functor AND 1, L_0x5555579fbd10, L_0x5555579fbfc0, C4<1>, C4<1>;
L_0x5555579fb850 .functor AND 1, L_0x5555579fbbe0, L_0x5555579fbd10, C4<1>, C4<1>;
L_0x5555579fb910 .functor OR 1, L_0x5555579fb7e0, L_0x5555579fb850, C4<0>, C4<0>;
L_0x5555579fba20 .functor AND 1, L_0x5555579fbbe0, L_0x5555579fbfc0, C4<1>, C4<1>;
L_0x5555579fbad0 .functor OR 1, L_0x5555579fb910, L_0x5555579fba20, C4<0>, C4<0>;
v0x55555791b390_0 .net *"_ivl_0", 0 0, L_0x5555579fb700;  1 drivers
v0x55555791b490_0 .net *"_ivl_10", 0 0, L_0x5555579fba20;  1 drivers
v0x55555791b570_0 .net *"_ivl_4", 0 0, L_0x5555579fb7e0;  1 drivers
v0x55555791b660_0 .net *"_ivl_6", 0 0, L_0x5555579fb850;  1 drivers
v0x55555791b740_0 .net *"_ivl_8", 0 0, L_0x5555579fb910;  1 drivers
v0x55555791b870_0 .net "c_in", 0 0, L_0x5555579fbfc0;  1 drivers
v0x55555791b930_0 .net "c_out", 0 0, L_0x5555579fbad0;  1 drivers
v0x55555791b9f0_0 .net "s", 0 0, L_0x5555579fb770;  1 drivers
v0x55555791bab0_0 .net "x", 0 0, L_0x5555579fbbe0;  1 drivers
v0x55555791bc00_0 .net "y", 0 0, L_0x5555579fbd10;  1 drivers
S_0x55555791bd60 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x55555790b340;
 .timescale -12 -12;
P_0x55555791c020 .param/l "i" 0 18 14, +C4<010000>;
S_0x55555791c100 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555791bd60;
 .timescale -12 -12;
S_0x55555791c2e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555791c100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555579fc0f0 .functor XOR 1, L_0x5555579fc5d0, L_0x5555579fc890, C4<0>, C4<0>;
L_0x5555579fc160 .functor XOR 1, L_0x5555579fc0f0, L_0x5555579fc9c0, C4<0>, C4<0>;
L_0x5555579fc1d0 .functor AND 1, L_0x5555579fc890, L_0x5555579fc9c0, C4<1>, C4<1>;
L_0x5555579fc240 .functor AND 1, L_0x5555579fc5d0, L_0x5555579fc890, C4<1>, C4<1>;
L_0x5555579fc300 .functor OR 1, L_0x5555579fc1d0, L_0x5555579fc240, C4<0>, C4<0>;
L_0x5555579fc410 .functor AND 1, L_0x5555579fc5d0, L_0x5555579fc9c0, C4<1>, C4<1>;
L_0x5555579fc4c0 .functor OR 1, L_0x5555579fc300, L_0x5555579fc410, C4<0>, C4<0>;
v0x55555791c560_0 .net *"_ivl_0", 0 0, L_0x5555579fc0f0;  1 drivers
v0x55555791c660_0 .net *"_ivl_10", 0 0, L_0x5555579fc410;  1 drivers
v0x55555791c740_0 .net *"_ivl_4", 0 0, L_0x5555579fc1d0;  1 drivers
v0x55555791c830_0 .net *"_ivl_6", 0 0, L_0x5555579fc240;  1 drivers
v0x55555791c910_0 .net *"_ivl_8", 0 0, L_0x5555579fc300;  1 drivers
v0x55555791ca40_0 .net "c_in", 0 0, L_0x5555579fc9c0;  1 drivers
v0x55555791cb00_0 .net "c_out", 0 0, L_0x5555579fc4c0;  1 drivers
v0x55555791cbc0_0 .net "s", 0 0, L_0x5555579fc160;  1 drivers
v0x55555791cc80_0 .net "x", 0 0, L_0x5555579fc5d0;  1 drivers
v0x55555791cd40_0 .net "y", 0 0, L_0x5555579fc890;  1 drivers
S_0x55555791e0a0 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x55555791e280 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x55555791e2c0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x55555791e520_0 .net "data_bus", 23 0, L_0x5555579f2c00;  1 drivers
v0x55555791e620_0 .var "data_out", 7 0;
v0x55555791e710_0 .var/i "i", 31 0;
v0x55555791e7e0_0 .net "sel", 1 0, v0x555557920a00_0;  1 drivers
E_0x55555790b260 .event anyedge, v0x55555791e7e0_0, v0x55555791e520_0;
S_0x55555791e940 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x55555791e360 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x55555791e3a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x55555791ed80_0 .net "data_bus", 26 0, L_0x5555579f2cf0;  1 drivers
v0x55555791ee80_0 .var "data_out", 8 0;
v0x55555791ef70_0 .var/i "i", 31 0;
v0x55555791f040_0 .net "sel", 1 0, v0x555557920a00_0;  alias, 1 drivers
E_0x55555791ed00 .event anyedge, v0x55555791e7e0_0, v0x55555791ed80_0;
S_0x55555791f190 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x55555791f370 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x5555579fde50 .functor NOT 9, L_0x5555579fe160, C4<000000000>, C4<000000000>, C4<000000000>;
v0x55555791f480_0 .net *"_ivl_0", 8 0, L_0x5555579fde50;  1 drivers
L_0x7f1d1dd8f020 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55555791f580_0 .net/2u *"_ivl_2", 8 0, L_0x7f1d1dd8f020;  1 drivers
v0x55555791f660_0 .net "neg", 8 0, L_0x5555579fdec0;  alias, 1 drivers
v0x55555791f760_0 .net "pos", 8 0, L_0x5555579fe160;  1 drivers
L_0x5555579fdec0 .arith/sum 9, L_0x5555579fde50, L_0x7f1d1dd8f020;
S_0x55555791f880 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x5555578efc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x55555791fa60 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x5555579fdf60 .functor NOT 17, v0x555557920920_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x55555791fb70_0 .net *"_ivl_0", 16 0, L_0x5555579fdf60;  1 drivers
L_0x7f1d1dd8f068 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555791fc70_0 .net/2u *"_ivl_2", 16 0, L_0x7f1d1dd8f068;  1 drivers
v0x55555791fd50_0 .net "neg", 16 0, L_0x5555579fe300;  alias, 1 drivers
v0x55555791fe40_0 .net "pos", 16 0, v0x555557920920_0;  alias, 1 drivers
L_0x5555579fe300 .arith/sum 17, L_0x5555579fdf60, L_0x7f1d1dd8f068;
S_0x555557926070 .scope module, "sinus" "sinus_8" 8 29, 5 18 0, S_0x555557822fb0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555557926320_0 .net "addr", 2 0, v0x55555792e770_0;  alias, 1 drivers
v0x555557926400 .array "data", 0 7, 15 0;
v0x5555579265f0_0 .var "out", 15 0;
v0x555557926400_0 .array/port v0x555557926400, 0;
v0x555557926400_1 .array/port v0x555557926400, 1;
v0x555557926400_2 .array/port v0x555557926400, 2;
E_0x555557926270/0 .event anyedge, v0x555557925180_0, v0x555557926400_0, v0x555557926400_1, v0x555557926400_2;
v0x555557926400_3 .array/port v0x555557926400, 3;
v0x555557926400_4 .array/port v0x555557926400, 4;
v0x555557926400_5 .array/port v0x555557926400, 5;
v0x555557926400_6 .array/port v0x555557926400, 6;
E_0x555557926270/1 .event anyedge, v0x555557926400_3, v0x555557926400_4, v0x555557926400_5, v0x555557926400_6;
v0x555557926400_7 .array/port v0x555557926400, 7;
E_0x555557926270/2 .event anyedge, v0x555557926400_7;
E_0x555557926270 .event/or E_0x555557926270/0, E_0x555557926270/1, E_0x555557926270/2;
S_0x5555579266d0 .scope module, "spi_out" "fft_spi_out" 8 36, 21 1 0, S_0x555557822fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /INPUT 1 "start_spi";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /OUTPUT 1 "w_tx_ready";
P_0x555556f133b0 .param/l "IDLE" 1 21 13, C4<00>;
P_0x555556f133f0 .param/l "MSB_2" 0 21 2, +C4<00000000000000000000000000001000>;
P_0x555556f13430 .param/l "N" 0 21 2, +C4<00000000000000000000000000001000>;
P_0x555556f13470 .param/l "SENDING" 1 21 15, C4<10>;
P_0x555556f134b0 .param/l "SET_TX" 1 21 14, C4<01>;
P_0x555556f134f0 .param/l "WAIT" 1 21 16, C4<11>;
P_0x555556f13530 .param/l "WAIT_TIL_NEXT" 0 21 2, +C4<00000000000000000000000001000000>;
v0x55555792d240_0 .var "addr", 4 0;
v0x55555792d340_0 .net "clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x55555792d400_0 .var "count_spi", 5 0;
v0x55555792d4d0_0 .net "cs", 0 0, L_0x555557a177a0;  alias, 1 drivers
v0x55555792d5a0_0 .net "data_bus", 127 0, L_0x555557a16e70;  alias, 1 drivers
v0x55555792d640 .array "data_out", 0 15;
v0x55555792d640_0 .net v0x55555792d640 0, 7 0, L_0x555557a16ee0; 1 drivers
v0x55555792d640_1 .net v0x55555792d640 1, 7 0, L_0x555557a17010; 1 drivers
v0x55555792d640_2 .net v0x55555792d640 2, 7 0, L_0x555557a170b0; 1 drivers
v0x55555792d640_3 .net v0x55555792d640 3, 7 0, L_0x555557a17150; 1 drivers
v0x55555792d640_4 .net v0x55555792d640 4, 7 0, L_0x555557a171f0; 1 drivers
v0x55555792d640_5 .net v0x55555792d640 5, 7 0, L_0x555557a17290; 1 drivers
v0x55555792d640_6 .net v0x55555792d640 6, 7 0, L_0x555557a17330; 1 drivers
v0x55555792d640_7 .net v0x55555792d640 7, 7 0, L_0x555557a173d0; 1 drivers
v0x55555792d640_8 .net v0x55555792d640 8, 7 0, L_0x555557a174c0; 1 drivers
v0x55555792d640_9 .net v0x55555792d640 9, 7 0, L_0x555557a17560; 1 drivers
v0x55555792d640_10 .net v0x55555792d640 10, 7 0, L_0x555557a17660; 1 drivers
v0x55555792d640_11 .net v0x55555792d640 11, 7 0, L_0x555557a17700; 1 drivers
v0x55555792d640_12 .net v0x55555792d640 12, 7 0, L_0x555557a17810; 1 drivers
v0x55555792d640_13 .net v0x55555792d640 13, 7 0, L_0x555557a178b0; 1 drivers
v0x55555792d640_14 .net v0x55555792d640 14, 7 0, L_0x555557a179d0; 1 drivers
v0x55555792d640_15 .net v0x55555792d640 15, 7 0, L_0x555557a17a70; 1 drivers
v0x55555792d8e0_0 .net "mosi", 0 0, v0x55555792ac10_0;  alias, 1 drivers
v0x55555792d9d0_0 .net "sclk", 0 0, v0x55555792ab50_0;  alias, 1 drivers
v0x55555792dac0_0 .var "send_data", 7 0;
v0x55555792dc10_0 .net "start_spi", 0 0, v0x5555579255b0_0;  alias, 1 drivers
v0x55555792dcb0_0 .var "start_tx", 0 0;
v0x55555792dd50_0 .var "state", 1 0;
v0x55555792ddf0_0 .net "w_tx_ready", 0 0, L_0x555557a18120;  1 drivers
L_0x555557a16ee0 .part L_0x555557a16e70, 0, 8;
L_0x555557a17010 .part L_0x555557a16e70, 8, 8;
L_0x555557a170b0 .part L_0x555557a16e70, 16, 8;
L_0x555557a17150 .part L_0x555557a16e70, 24, 8;
L_0x555557a171f0 .part L_0x555557a16e70, 32, 8;
L_0x555557a17290 .part L_0x555557a16e70, 40, 8;
L_0x555557a17330 .part L_0x555557a16e70, 48, 8;
L_0x555557a173d0 .part L_0x555557a16e70, 56, 8;
L_0x555557a174c0 .part L_0x555557a16e70, 64, 8;
L_0x555557a17560 .part L_0x555557a16e70, 72, 8;
L_0x555557a17660 .part L_0x555557a16e70, 80, 8;
L_0x555557a17700 .part L_0x555557a16e70, 88, 8;
L_0x555557a17810 .part L_0x555557a16e70, 96, 8;
L_0x555557a178b0 .part L_0x555557a16e70, 104, 8;
L_0x555557a179d0 .part L_0x555557a16e70, 112, 8;
L_0x555557a17a70 .part L_0x555557a16e70, 120, 8;
S_0x555557926b80 .scope generate, "genblk1[0]" "genblk1[0]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557926d80 .param/l "i" 0 21 43, +C4<00>;
S_0x555557926e60 .scope generate, "genblk1[1]" "genblk1[1]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557927060 .param/l "i" 0 21 43, +C4<01>;
S_0x555557927120 .scope generate, "genblk1[2]" "genblk1[2]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557927300 .param/l "i" 0 21 43, +C4<010>;
S_0x5555579273c0 .scope generate, "genblk1[3]" "genblk1[3]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x5555579275a0 .param/l "i" 0 21 43, +C4<011>;
S_0x555557927680 .scope generate, "genblk1[4]" "genblk1[4]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x5555579278b0 .param/l "i" 0 21 43, +C4<0100>;
S_0x555557927990 .scope generate, "genblk1[5]" "genblk1[5]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557927b70 .param/l "i" 0 21 43, +C4<0101>;
S_0x555557927c50 .scope generate, "genblk1[6]" "genblk1[6]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557927e30 .param/l "i" 0 21 43, +C4<0110>;
S_0x555557927f10 .scope generate, "genblk1[7]" "genblk1[7]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x5555579280f0 .param/l "i" 0 21 43, +C4<0111>;
S_0x5555579281d0 .scope generate, "genblk1[8]" "genblk1[8]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557927860 .param/l "i" 0 21 43, +C4<01000>;
S_0x555557928440 .scope generate, "genblk1[9]" "genblk1[9]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557928620 .param/l "i" 0 21 43, +C4<01001>;
S_0x555557928700 .scope generate, "genblk1[10]" "genblk1[10]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x5555579288e0 .param/l "i" 0 21 43, +C4<01010>;
S_0x5555579289c0 .scope generate, "genblk1[11]" "genblk1[11]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557928ba0 .param/l "i" 0 21 43, +C4<01011>;
S_0x555557928c80 .scope generate, "genblk1[12]" "genblk1[12]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557928e60 .param/l "i" 0 21 43, +C4<01100>;
S_0x555557928f40 .scope generate, "genblk1[13]" "genblk1[13]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x555557929120 .param/l "i" 0 21 43, +C4<01101>;
S_0x555557929200 .scope generate, "genblk1[14]" "genblk1[14]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x5555579293e0 .param/l "i" 0 21 43, +C4<01110>;
S_0x5555579294c0 .scope generate, "genblk1[15]" "genblk1[15]" 21 43, 21 43 0, S_0x5555579266d0;
 .timescale -12 -12;
P_0x5555579296a0 .param/l "i" 0 21 43, +C4<01111>;
S_0x555557929780 .scope module, "spi_master" "SPI_Master_With_Single_CS" 21 23, 22 35 0, S_0x5555579266d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 2 "o_RX_Count";
    .port_info 6 /OUTPUT 1 "o_RX_DV";
    .port_info 7 /OUTPUT 8 "o_RX_Byte";
    .port_info 8 /OUTPUT 1 "master_ready";
    .port_info 9 /OUTPUT 1 "o_SPI_Clk";
    .port_info 10 /INPUT 1 "i_SPI_MISO";
    .port_info 11 /OUTPUT 1 "o_SPI_MOSI";
    .port_info 12 /OUTPUT 1 "o_SPI_CS_n";
P_0x555557929a70 .param/l "CLKS_PER_HALF_BIT" 0 22 37, +C4<00000000000000000000000000000100>;
P_0x555557929ab0 .param/l "CS_INACTIVE" 1 22 66, C4<11>;
P_0x555557929af0 .param/l "CS_INACTIVE_CLKS" 0 22 39, +C4<00000000000000000000000000001010>;
P_0x555557929b30 .param/l "IDLE" 1 22 63, C4<00>;
P_0x555557929b70 .param/l "MAX_BYTES_PER_CS" 0 22 38, +C4<00000000000000000000000000000010>;
P_0x555557929bb0 .param/l "SPI_MODE" 0 22 36, +C4<00000000000000000000000000000000>;
P_0x555557929bf0 .param/l "TRANSFER" 1 22 65, C4<10>;
P_0x555557929c30 .param/l "TRANSFER_2" 1 22 64, C4<01>;
L_0x555557a177a0 .functor BUFZ 1, v0x55555792cd20_0, C4<0>, C4<0>, C4<0>;
L_0x7f1d1dd8f380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555557a17d30 .functor XNOR 1, v0x55555792acd0_0, L_0x7f1d1dd8f380, C4<0>, C4<0>;
L_0x555557a17e40 .functor AND 1, L_0x555557a17c40, L_0x555557a17d30, C4<1>, C4<1>;
L_0x555557a17f50 .functor OR 1, L_0x555557a17ba0, L_0x555557a17e40, C4<0>, C4<0>;
L_0x555557a18060 .functor NOT 1, v0x55555792dcb0_0, C4<0>, C4<0>, C4<0>;
L_0x555557a18120 .functor AND 1, L_0x555557a17f50, L_0x555557a18060, C4<1>, C4<1>;
L_0x555557a18230 .functor BUFZ 1, v0x55555792acd0_0, C4<0>, C4<0>, C4<0>;
L_0x555557a182a0 .functor BUFZ 1, v0x55555792aa90_0, C4<0>, C4<0>, C4<0>;
v0x55555792b8c0_0 .net/2u *"_ivl_10", 0 0, L_0x7f1d1dd8f380;  1 drivers
v0x55555792b9c0_0 .net *"_ivl_12", 0 0, L_0x555557a17d30;  1 drivers
v0x55555792ba80_0 .net *"_ivl_15", 0 0, L_0x555557a17e40;  1 drivers
v0x55555792bb20_0 .net *"_ivl_16", 0 0, L_0x555557a17f50;  1 drivers
v0x55555792bc00_0 .net *"_ivl_18", 0 0, L_0x555557a18060;  1 drivers
L_0x7f1d1dd8f2f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555792bce0_0 .net/2u *"_ivl_2", 1 0, L_0x7f1d1dd8f2f0;  1 drivers
v0x55555792bdc0_0 .net *"_ivl_4", 0 0, L_0x555557a17ba0;  1 drivers
L_0x7f1d1dd8f338 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55555792be80_0 .net/2u *"_ivl_6", 1 0, L_0x7f1d1dd8f338;  1 drivers
v0x55555792bf60_0 .net *"_ivl_8", 0 0, L_0x555557a17c40;  1 drivers
v0x55555792c020_0 .var "count", 1 0;
v0x55555792c100_0 .net "data_valid_pulse", 0 0, v0x55555792aa90_0;  1 drivers
v0x55555792c1a0_0 .net "i_Clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
L_0x7f1d1dd8f3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555792c240_0 .net "i_Rst_L", 0 0, L_0x7f1d1dd8f3c8;  1 drivers
o0x7f1d1ddf6a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555792c310_0 .net "i_SPI_MISO", 0 0, o0x7f1d1ddf6a28;  0 drivers
v0x55555792c3e0_0 .net "i_TX_Byte", 7 0, v0x55555792dac0_0;  1 drivers
v0x55555792c4b0_0 .net "i_TX_DV", 0 0, v0x55555792dcb0_0;  1 drivers
v0x55555792c550_0 .net "master_ready", 0 0, L_0x555557a18230;  1 drivers
v0x55555792c700_0 .net "o_RX_Byte", 7 0, v0x55555792a9b0_0;  1 drivers
v0x55555792c7d0_0 .var "o_RX_Count", 1 0;
v0x55555792c890_0 .net "o_RX_DV", 0 0, L_0x555557a182a0;  1 drivers
v0x55555792c950_0 .net "o_SPI_CS_n", 0 0, L_0x555557a177a0;  alias, 1 drivers
v0x55555792ca10_0 .net "o_SPI_Clk", 0 0, v0x55555792ab50_0;  alias, 1 drivers
v0x55555792cae0_0 .net "o_SPI_MOSI", 0 0, v0x55555792ac10_0;  alias, 1 drivers
v0x55555792cbb0_0 .net "o_TX_Ready", 0 0, L_0x555557a18120;  alias, 1 drivers
v0x55555792cc80_0 .var "r_CS_Inactive_Count", 5 0;
v0x55555792cd20_0 .var "r_CS_n", 0 0;
v0x55555792cdc0_0 .var "r_SM_CS", 1 0;
v0x55555792cea0_0 .net "w_Master_Ready", 0 0, v0x55555792acd0_0;  1 drivers
v0x55555792cf70_0 .var "wait_idle", 3 0;
L_0x555557a17ba0 .cmp/eq 2, v0x55555792cdc0_0, L_0x7f1d1dd8f2f0;
L_0x555557a17c40 .cmp/eq 2, v0x55555792cdc0_0, L_0x7f1d1dd8f338;
S_0x55555792a080 .scope module, "SPI_Master_Inst" "SPI_Master" 22 84, 23 33 0, S_0x555557929780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 1 "o_RX_DV";
    .port_info 6 /OUTPUT 8 "o_RX_Byte";
    .port_info 7 /OUTPUT 1 "o_SPI_Clk";
    .port_info 8 /INPUT 1 "i_SPI_MISO";
    .port_info 9 /OUTPUT 1 "o_SPI_MOSI";
P_0x55555791eb70 .param/l "CLKS_PER_HALF_BIT" 0 23 35, +C4<00000000000000000000000000000100>;
P_0x55555791ebb0 .param/l "SPI_MODE" 0 23 34, +C4<00000000000000000000000000000000>;
v0x55555792a570_0 .net "i_Clk", 0 0, o0x7f1d1de198f8;  alias, 0 drivers
v0x55555792a630_0 .net "i_Rst_L", 0 0, L_0x7f1d1dd8f3c8;  alias, 1 drivers
v0x55555792a6f0_0 .net "i_SPI_MISO", 0 0, o0x7f1d1ddf6a28;  alias, 0 drivers
v0x55555792a7c0_0 .net "i_TX_Byte", 7 0, v0x55555792dac0_0;  alias, 1 drivers
v0x55555792a8a0_0 .net "i_TX_DV", 0 0, L_0x555557a18120;  alias, 1 drivers
v0x55555792a9b0_0 .var "o_RX_Byte", 7 0;
v0x55555792aa90_0 .var "o_RX_DV", 0 0;
v0x55555792ab50_0 .var "o_SPI_Clk", 0 0;
v0x55555792ac10_0 .var "o_SPI_MOSI", 0 0;
v0x55555792acd0_0 .var "o_TX_Ready", 0 0;
v0x55555792ad90_0 .var "r_Leading_Edge", 0 0;
v0x55555792ae50_0 .var "r_RX_Bit_Count", 2 0;
v0x55555792af30_0 .var "r_SPI_Clk", 0 0;
v0x55555792aff0_0 .var "r_SPI_Clk_Count", 2 0;
v0x55555792b0d0_0 .var "r_SPI_Clk_Edges", 4 0;
v0x55555792b1b0_0 .var "r_TX_Bit_Count", 2 0;
v0x55555792b290_0 .var "r_TX_Byte", 7 0;
v0x55555792b480_0 .var "r_TX_DV", 0 0;
v0x55555792b540_0 .var "r_Trailing_Edge", 0 0;
L_0x7f1d1dd8f2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555792b600_0 .net "w_CPHA", 0 0, L_0x7f1d1dd8f2a8;  1 drivers
L_0x7f1d1dd8f260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555792b6c0_0 .net "w_CPOL", 0 0, L_0x7f1d1dd8f260;  1 drivers
E_0x55555792a4f0/0 .event negedge, v0x55555792a630_0;
E_0x55555792a4f0/1 .event posedge, v0x55555773d050_0;
E_0x55555792a4f0 .event/or E_0x55555792a4f0/0, E_0x55555792a4f0/1;
    .scope S_0x555557825dd0;
T_2 ;
    %wait E_0x5555577af7e0;
    %load/vec4 v0x5555573f50c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5555573f4220_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5555573f5ff0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555573f4220_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5555573f4220_0;
    %assign/vec4 v0x5555573f4220_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555557005590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555749c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555557519cb0_0, 0, 9;
    %end;
    .thread T_3;
    .scope S_0x555557005590;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555576ea820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555573f2600_0, 0;
    %end;
    .thread T_4;
    .scope S_0x555557005590;
T_5 ;
    %wait E_0x5555577ac9c0;
    %load/vec4 v0x55555749c8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555573f2600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555576ea820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555749c8b0_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x555557438800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555749c8b0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557455b00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555557519cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555576ea820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555573f2600_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x555557519cb0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v0x555557519cb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x5555576ea820_0;
    %inv;
    %assign/vec4 v0x5555576ea820_0, 0;
T_5.8 ;
T_5.6 ;
    %load/vec4 v0x555557519cb0_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557455b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555573f2600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555576ea820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555749c8b0_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555573f2600_0, 0;
    %load/vec4 v0x555557519cb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555557519cb0_0, 0;
    %load/vec4 v0x555557435200_0;
    %assign/vec4 v0x5555573f17f0_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555557866ab0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556fdb790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556fdc120_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555557866ab0;
T_7 ;
    %wait E_0x55555711fd80;
    %load/vec4 v0x55555711d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5555570f7060_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x555556fc33a0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x555556fdb790_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555557866ab0;
T_8 ;
    %wait E_0x5555571200d0;
    %load/vec4 v0x5555570f7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fdc120_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55555711d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555556fc33a0_0;
    %assign/vec4 v0x555556fdc120_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555557828bf0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556fdfc50_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x555556fdfc50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556fdfc50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555556fdfc50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556fdee30, 4, 0;
    %load/vec4 v0x555556fdfc50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556fdfc50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x555557828bf0;
T_10 ;
    %wait E_0x55555711fd00;
    %load/vec4 v0x555556fe69e0_0;
    %load/vec4 v0x555556fd8940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 0, 4;
T_10.2 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.4 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.6 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.8 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.10 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.12 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.14 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.16 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.18 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.20 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.22 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.24 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.26 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.28 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.30 ;
    %load/vec4 v0x555556fdf2c0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %load/vec4 v0x555556fdf0c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556fd7c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556fdee30, 4, 5;
T_10.32 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555557828bf0;
T_11 ;
    %wait E_0x555557120eb0;
    %load/vec4 v0x555556fd8110_0;
    %load/vec4 v0x555556fdb450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x555556fdbfc0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556fdee30, 4;
    %load/vec4 v0x555556fd8aa0_0;
    %inv;
    %and;
    %assign/vec4 v0x555556fdef80_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5555577c9490;
T_12 ;
    %wait E_0x555556fd2e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555761dce0, 4, 0;
    %load/vec4 v0x55555761da70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55555761dce0, 4;
    %store/vec4 v0x555557637b10_0, 0, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5555577cd970;
T_13 ;
    %wait E_0x555556f5bc50;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 129, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555763e1f0, 4, 0;
    %load/vec4 v0x55555763b3d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55555763e1f0, 4;
    %store/vec4 v0x555557641010_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5555573a8ba0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557657230_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5555573a8ba0;
T_15 ;
    %wait E_0x55555712ea20;
    %load/vec4 v0x555557654410_0;
    %assign/vec4 v0x555557657230_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5555573a91c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557662ab0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5555573a91c0;
T_17 ;
    %wait E_0x55555712c990;
    %load/vec4 v0x55555765fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55555765ce70_0;
    %assign/vec4 v0x555557662ab0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5555573a6350;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557668e60_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5555573a6350;
T_19 ;
    %wait E_0x55555712c180;
    %load/vec4 v0x55555758ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557668e60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555557668bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5555576686f0_0;
    %assign/vec4 v0x555557668e60_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5555577c62f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575972e0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5555577c62f0;
T_21 ;
    %wait E_0x555557504140;
    %load/vec4 v0x55555759a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555575972e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5555575944c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5555575916a0_0;
    %assign/vec4 v0x5555575972e0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5555577b2010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575a0240_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5555577b2010;
T_23 ;
    %wait E_0x5555574fe520;
    %load/vec4 v0x555557588d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5555575a04b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555575a0240_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55555759fd40_0;
    %assign/vec4 v0x5555575a0240_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5555577b4e30;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575bfba0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5555577b4e30;
T_25 ;
    %wait E_0x5555574f2c80;
    %load/vec4 v0x5555575bcd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5555575c29c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555575bfba0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x5555575b9f60_0;
    %assign/vec4 v0x5555575bfba0_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5555577b7c50;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575cb420_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5555577b7c50;
T_27 ;
    %wait E_0x5555574ed040;
    %load/vec4 v0x5555575c8600_0;
    %assign/vec4 v0x5555575cb420_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5555577baa70;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575a9fe0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5555577baa70;
T_29 ;
    %wait E_0x5555575c58c0;
    %load/vec4 v0x5555575a71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5555575a43a0_0;
    %assign/vec4 v0x5555575a9fe0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5555577bd890;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575b5860_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5555577bd890;
T_31 ;
    %wait E_0x5555575cb500;
    %load/vec4 v0x5555575b6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555575b5860_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5555575b2a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5555575afc20_0;
    %assign/vec4 v0x5555575b5860_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5555577c06b0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575daa50_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x5555577c06b0;
T_33 ;
    %wait E_0x5555574c5030;
    %load/vec4 v0x5555575dd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555575daa50_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5555575d7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5555575d4e10_0;
    %assign/vec4 v0x5555575daa50_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5555577c34d0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575e90f0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x5555577c34d0;
T_35 ;
    %wait E_0x5555574bf3f0;
    %load/vec4 v0x5555575e62d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5555575ebf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555575e90f0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x5555575e34b0_0;
    %assign/vec4 v0x5555575e90f0_0, 0;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5555577af1f0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575f7790_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5555577af1f0;
T_37 ;
    %wait E_0x5555574b97d0;
    %load/vec4 v0x5555575f4970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5555575fa5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555575f7790_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x5555575f1b50_0;
    %assign/vec4 v0x5555575f7790_0, 0;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5555577815a0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575cbe50_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x5555577815a0;
T_39 ;
    %wait E_0x5555574d4fb0;
    %load/vec4 v0x55555766bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555575cbe50_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5555575b6290_0;
    %assign/vec4 v0x5555575cbe50_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55555779dd30;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555766d1e0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x55555779dd30;
T_41 ;
    %wait E_0x5555574d21b0;
    %load/vec4 v0x555557704a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555766d1e0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55555766cf80_0;
    %assign/vec4 v0x55555766d1e0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5555577a0b50;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555770e170_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x5555577a0b50;
T_43 ;
    %wait E_0x5555574b24e0;
    %load/vec4 v0x555557710f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555770e170_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55555770b350_0;
    %assign/vec4 v0x55555770e170_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5555577a3970;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555577199f0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x5555577a3970;
T_45 ;
    %wait E_0x5555574ac8a0;
    %load/vec4 v0x55555771c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555577199f0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x555557716bd0_0;
    %assign/vec4 v0x5555577199f0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5555577a6790;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555576ef460_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x5555577a6790;
T_47 ;
    %wait E_0x5555574a9aa0;
    %load/vec4 v0x5555576f2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555576ef460_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55555771cf80_0;
    %assign/vec4 v0x5555576ef460_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5555577a95b0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555576face0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x5555577a95b0;
T_49 ;
    %wait E_0x5555574a1020;
    %load/vec4 v0x5555576fdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555576face0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5555576f7ec0_0;
    %assign/vec4 v0x5555576face0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5555577ac3d0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557703c40_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x5555577ac3d0;
T_51 ;
    %wait E_0x55555757e070;
    %load/vec4 v0x555557703eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557703c40_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x555557703740_0;
    %assign/vec4 v0x555557703c40_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55555777e780;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555577243f0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x55555777e780;
T_53 ;
    %wait E_0x55555757ad00;
    %load/vec4 v0x555557727210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555577243f0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5555577215d0_0;
    %assign/vec4 v0x5555577243f0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55555780fbb0;
T_54 ;
    %wait E_0x555557529f20;
    %load/vec4 v0x555557671d50_0;
    %assign/vec4 v0x555557674b70_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55555780fbb0;
T_55 ;
    %wait E_0x555557529f20;
    %load/vec4 v0x555557671d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x55555774e8f0_0;
    %assign/vec4 v0x555557683210_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55555780fbb0;
T_56 ;
    %wait E_0x55555752cd40;
    %load/vec4 v0x555557674b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x55555774e8f0_0;
    %assign/vec4 v0x555557686030_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55555780fbb0;
T_57 ;
    %wait E_0x555557532ef0;
    %load/vec4 v0x555557671d50_0;
    %assign/vec4 v0x555557677990_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55555780fbb0;
T_58 ;
    %wait E_0x555557532ef0;
    %load/vec4 v0x555557671d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x55555773d430_0;
    %assign/vec4 v0x555557686530_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55555780fbb0;
T_59 ;
    %wait E_0x55555752fb60;
    %load/vec4 v0x555557677990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x555557740250_0;
    %assign/vec4 v0x5555576867a0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55555780fbb0;
T_60 ;
    %wait E_0x555557532ef0;
    %load/vec4 v0x555557671d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x55555774bad0_0;
    %assign/vec4 v0x5555576a2f50_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55555780cd90;
T_61 ;
    %wait E_0x555557556420;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555557745e90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_61.0, 9;
    %load/vec4 v0x555557683210_0;
    %store/vec4 v0x55555767a7b0_0, 0, 1;
T_61.0 ;
    %load/vec4 v0x555557686030_0;
    %store/vec4 v0x55555767d5d0_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55555780cd90;
T_62 ;
    %wait E_0x555557559240;
    %load/vec4 v0x555557748cb0_0;
    %assign/vec4 v0x55555769c840_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55555780cd90;
T_63 ;
    %wait E_0x55555755c060;
    %load/vec4 v0x55555769c840_0;
    %assign/vec4 v0x5555576a0130_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x55555780cd90;
T_64 ;
    %wait E_0x55555755ee80;
    %load/vec4 v0x5555576a0130_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_64.0, 9;
    %load/vec4 v0x555557686530_0;
    %jmp/1 T_64.1, 9;
T_64.0 ; End of true expr.
    %load/vec4 v0x5555576867a0_0;
    %jmp/0 T_64.1, 9;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x55555766f040_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x5555577e0890;
T_65 ;
    %wait E_0x5555577c3100;
    %load/vec4 v0x555557810310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x555557823710_0;
    %assign/vec4 v0x555557831db0_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5555577e0890;
T_66 ;
    %wait E_0x5555577c5f20;
    %load/vec4 v0x555557810310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x555557823710_0;
    %assign/vec4 v0x555557834bd0_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5555577e0890;
T_67 ;
    %wait E_0x5555577c92d0;
    %load/vec4 v0x555557810310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555557818d70_0;
    %assign/vec4 v0x555557757f00_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5555577e0890;
T_68 ;
    %wait E_0x5555577c8d20;
    %load/vec4 v0x555557810310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x55555781bb90_0;
    %assign/vec4 v0x55555775ad20_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5555577e0890;
T_69 ;
    %wait E_0x5555577c92d0;
    %load/vec4 v0x555557810310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x5555578208f0_0;
    %assign/vec4 v0x555557763780_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x555557778b40;
T_70 ;
    %wait E_0x555557803a30;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x55555781c300_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_70.0, 9;
    %load/vec4 v0x555557831db0_0;
    %store/vec4 v0x55555782c170_0, 0, 1;
T_70.0 ;
    %load/vec4 v0x555557834bd0_0;
    %store/vec4 v0x55555782ef90_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x555557778b40;
T_71 ;
    %wait E_0x55555781caa0;
    %load/vec4 v0x55555781d030_0;
    %assign/vec4 v0x55555775db40_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x555557778b40;
T_72 ;
    %wait E_0x555557587810;
    %load/vec4 v0x55555775db40_0;
    %assign/vec4 v0x555557760960_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x555557778b40;
T_73 ;
    %wait E_0x555557838810;
    %load/vec4 v0x555557760960_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_73.0, 9;
    %load/vec4 v0x555557757f00_0;
    %jmp/1 T_73.1, 9;
T_73.0 ; End of true expr.
    %load/vec4 v0x55555775ad20_0;
    %jmp/0 T_73.1, 9;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x5555578350d0_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x5555577fc750;
T_74 ;
    %wait E_0x55555779d960;
    %load/vec4 v0x5555577665a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x55555778c040_0;
    %assign/vec4 v0x555557794aa0_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5555577fc750;
T_75 ;
    %wait E_0x5555577a0780;
    %load/vec4 v0x5555577665a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x55555778c040_0;
    %assign/vec4 v0x5555577978c0_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5555577fc750;
T_76 ;
    %wait E_0x5555577a63c0;
    %load/vec4 v0x5555577665a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x5555577551f0_0;
    %assign/vec4 v0x555557770840_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5555577fc750;
T_77 ;
    %wait E_0x5555577a35a0;
    %load/vec4 v0x5555577665a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x55555776c6e0_0;
    %assign/vec4 v0x555557773660_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5555577fc750;
T_78 ;
    %wait E_0x5555577a63c0;
    %load/vec4 v0x5555577665a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x555557789220_0;
    %assign/vec4 v0x55555777eee0_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55555777b960;
T_79 ;
    %wait E_0x5555577ac000;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555557782b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_79.0, 9;
    %load/vec4 v0x555557794aa0_0;
    %store/vec4 v0x55555778ee60_0, 0, 1;
T_79.0 ;
    %load/vec4 v0x5555577978c0_0;
    %store/vec4 v0x555557791c80_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55555777b960;
T_80 ;
    %wait E_0x5555577aee20;
    %load/vec4 v0x555557786400_0;
    %assign/vec4 v0x5555577792a0_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55555777b960;
T_81 ;
    %wait E_0x5555577b1c40;
    %load/vec4 v0x5555577792a0_0;
    %assign/vec4 v0x55555777c0c0_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55555777b960;
T_82 ;
    %wait E_0x5555577b78a0;
    %load/vec4 v0x55555777c0c0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_82.0, 9;
    %load/vec4 v0x555557770840_0;
    %jmp/1 T_82.1, 9;
T_82.0 ; End of true expr.
    %load/vec4 v0x555557773660_0;
    %jmp/0 T_82.1, 9;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0x5555577980b0_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x555557785ca0;
T_83 ;
    %wait E_0x55555785bd70;
    %load/vec4 v0x555557779720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575faa30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575d5290_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x5555577afdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x5555577acfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x5555577b2bf0_0;
    %assign/vec4 v0x5555575faa30_0, 0;
T_83.4 ;
    %load/vec4 v0x5555574b5cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %load/vec4 v0x55555785e390_0;
    %assign/vec4 v0x5555575d5290_0, 0;
T_83.6 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x555557785ca0;
T_84 ;
    %wait E_0x55555785c2c0;
    %load/vec4 v0x55555777f360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575d2470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575f7c10_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x5555577afdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x5555577bb650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x5555577be470_0;
    %assign/vec4 v0x5555575d2470_0, 0;
T_84.4 ;
    %load/vec4 v0x5555577c40b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.6, 8;
    %load/vec4 v0x5555577c6ed0_0;
    %assign/vec4 v0x5555575f7c10_0, 0;
T_84.6 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x555557785ca0;
T_85 ;
    %wait E_0x55555785bd70;
    %load/vec4 v0x555557779720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575f7cb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575ad280_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5555577afdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x5555575e6750_0;
    %assign/vec4 v0x5555575f7cb0_0, 0;
    %load/vec4 v0x5555575daed0_0;
    %assign/vec4 v0x5555575ad280_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555557785ca0;
T_86 ;
    %wait E_0x55555785c2c0;
    %load/vec4 v0x55555777f360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575a7640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575ce210_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x5555577afdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x5555575ddcf0_0;
    %assign/vec4 v0x5555575a7640_0, 0;
    %load/vec4 v0x5555575d80b0_0;
    %assign/vec4 v0x5555575ce210_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x555557785ca0;
T_87 ;
    %wait E_0x55555785c2c0;
    %load/vec4 v0x55555777f360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555575b2ec0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x5555577afdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x555557717050_0;
    %assign/vec4 v0x5555575b2ec0_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x555557785ca0;
T_88 ;
    %wait E_0x55555785c7b0;
    %load/vec4 v0x555557769840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575a4820_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x5555577afdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x555557792100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x555557714230_0;
    %assign/vec4 v0x5555575a4820_0, 0;
T_88.4 ;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555557785ca0;
T_89 ;
    %wait E_0x55555785a0f0;
    %load/vec4 v0x555557786880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555575a0b90_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x5555577afdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x555557794f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x55555770b7d0_0;
    %assign/vec4 v0x5555575a0b90_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5555577ff570;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555769bf10_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x55555769bf10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_90.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555769bf10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x55555769bf10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555576b1ad0, 4, 0;
    %load/vec4 v0x55555769bf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555769bf10_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %end;
    .thread T_90;
    .scope S_0x5555577ff570;
T_91 ;
    %wait E_0x55555785afc0;
    %load/vec4 v0x555557537e10_0;
    %load/vec4 v0x555557543690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 0, 4;
T_91.2 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.4 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.6 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.8, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.8 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.10 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.12, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.12 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.14, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.14 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.16, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.16 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.18, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.18 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.20, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.20 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.22, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.22 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.24, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.24 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.26, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.26 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.28, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.28 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.30, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.30 ;
    %load/vec4 v0x555557492540_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.32, 8;
    %load/vec4 v0x55555753ac30_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5555575492d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576b1ad0, 4, 5;
T_91.32 ;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x5555577ff570;
T_92 ;
    %wait E_0x55555785b4b0;
    %load/vec4 v0x55555751ed70_0;
    %load/vec4 v0x55555752a690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x55555752d410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555576b1ad0, 4;
    %load/vec4 v0x55555751a9b0_0;
    %inv;
    %and;
    %assign/vec4 v0x555557521b90_0, 0;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5555577dda70;
T_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555779b4c0_0, 0, 32;
T_93.0 ;
    %load/vec4 v0x55555779b4c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_93.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555779b4c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x55555779b4c0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555779b580, 4, 0;
    %load/vec4 v0x55555779b4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555779b4c0_0, 0, 32;
    %jmp T_93.0;
T_93.1 ;
    %end;
    .thread T_93;
    .scope S_0x5555577dda70;
T_94 ;
    %wait E_0x55555785a570;
    %load/vec4 v0x55555779e0b0_0;
    %load/vec4 v0x5555577a3cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 0, 4;
T_94.2 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.4 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.6 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.8 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.10, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.10 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.12 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.14 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.16 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.18, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.18 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.20 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.22, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.22 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.24, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.24 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.26, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.26 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.28, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.28 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.30, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.30 ;
    %load/vec4 v0x55555779e170_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.32, 8;
    %load/vec4 v0x5555577a0ed0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5555577a6b10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555779b580, 4, 5;
T_94.32 ;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5555577dda70;
T_95 ;
    %wait E_0x55555785aad0;
    %load/vec4 v0x5555577a9930_0;
    %load/vec4 v0x5555577af570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x5555577b51b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55555779b580, 4;
    %load/vec4 v0x5555577a99f0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555577ac750_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x5555577ee0b0;
T_96 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557828f70_0, 0, 32;
T_96.0 ;
    %load/vec4 v0x555557828f70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_96.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555557828f70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555557828f70_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555557826150, 4, 0;
    %load/vec4 v0x555557828f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557828f70_0, 0, 32;
    %jmp T_96.0;
T_96.1 ;
    %end;
    .thread T_96;
    .scope S_0x5555577ee0b0;
T_97 ;
    %wait E_0x55555767caa0;
    %load/vec4 v0x55555782bd90_0;
    %load/vec4 v0x5555578348b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 0, 4;
T_97.2 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.4 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.6 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.8, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.8 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.10, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.10 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.12, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.12 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.14, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.14 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.16, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.16 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.18, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.18 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.20, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.20 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.22, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.22 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.24 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.26 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.28 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.30 ;
    %load/vec4 v0x55555782be50_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %load/vec4 v0x55555782ebb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555557754c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557826150, 4, 5;
T_97.32 ;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5555577ee0b0;
T_98 ;
    %wait E_0x5555577634b0;
    %load/vec4 v0x555557754f70_0;
    %load/vec4 v0x55555775a940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555557760640_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555557826150, 4;
    %load/vec4 v0x555557755030_0;
    %inv;
    %and;
    %assign/vec4 v0x555557757b20_0, 0;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5555578157f0;
T_99 ;
    %wait E_0x5555575fc8a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555576e3280_0, 0, 32;
T_99.0 ;
    %load/vec4 v0x5555576e3280_0;
    %cmpi/s 16383, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_99.1, 5;
    %pushi/vec4 65535, 65535, 16;
    %ix/getv/s 4, v0x5555576e3280_0;
    %store/vec4a v0x5555576e03a0, 4, 0;
    %load/vec4 v0x5555576e3280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555576e3280_0, 0, 32;
    %jmp T_99.0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5555578157f0;
T_100 ;
    %wait E_0x5555575fce30;
    %load/vec4 v0x5555576e0440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555576b2f70_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x5555576c6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x5555576b2f70_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0x555557686aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x5555576c6d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x55555769c650_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x5555576e03a0, 4;
    %assign/vec4 v0x5555576b2f70_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x5555576b21e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.8, 8;
    %load/vec4 v0x5555576b4140_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55555769c650_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576e03a0, 0, 4;
T_100.8 ;
    %load/vec4 v0x5555576b21e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.10, 8;
    %load/vec4 v0x5555576b4140_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x55555769c650_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576e03a0, 4, 5;
T_100.10 ;
    %load/vec4 v0x5555576b21e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.12, 8;
    %load/vec4 v0x5555576b4140_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0x55555769c650_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576e03a0, 4, 5;
T_100.12 ;
    %load/vec4 v0x5555576b21e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.14, 8;
    %load/vec4 v0x5555576b4140_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x55555769c650_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555576e03a0, 4, 5;
T_100.14 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x5555576b2f70_0, 0;
T_100.7 ;
T_100.4 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x55555781b430;
T_101 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555576d1d00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555576d4b20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555576d7a00_0, 0, 16;
    %end;
    .thread T_101;
    .scope S_0x55555781b430;
T_102 ;
    %wait E_0x5555575e57a0;
    %load/vec4 v0x5555576bda20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x5555576ceee0_0;
    %assign/vec4 v0x5555576d1d00_0, 0;
    %load/vec4 v0x5555576c92a0_0;
    %assign/vec4 v0x5555576d4b20_0, 0;
    %load/vec4 v0x5555576cc0c0_0;
    %assign/vec4 v0x5555576d7a00_0, 0;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555557820190;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555576b4720_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x555557820190;
T_104 ;
    %wait E_0x5555575dcd40;
    %load/vec4 v0x555557692cb0_0;
    %nor/r;
    %load/vec4 v0x55555768cfb0_0;
    %and;
    %load/vec4 v0x5555576b1210_0;
    %and;
    %assign/vec4 v0x5555576b4720_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555557820190;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555576b47e0_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x555557820190;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555768d050_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x555557820190;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555768cfb0_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x555557820190;
T_108 ;
    %wait E_0x5555575dcd40;
    %load/vec4 v0x555557692cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555576b47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555768d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555768cfb0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x55555768cfb0_0;
    %nor/r;
    %load/vec4 v0x55555768fdd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555768d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555768cfb0_0, 0;
    %load/vec4 v0x555557695a10_0;
    %assign/vec4 v0x5555576b47e0_0, 0;
    %jmp T_108.3;
T_108.2 ;
    %load/vec4 v0x55555768cfb0_0;
    %load/vec4 v0x5555576b4720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555768d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555768cfb0_0, 0;
    %jmp T_108.5;
T_108.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555768d050_0, 0;
T_108.5 ;
T_108.3 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555557820190;
T_109 ;
    %wait E_0x5555575dcd40;
    %load/vec4 v0x55555768cfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55555769b650_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x555557687010_0, 0;
    %load/vec4 v0x555557698830_0;
    %assign/vec4 v0x555557687870_0, 0;
    %load/vec4 v0x555557695ad0_0;
    %assign/vec4 v0x555557687550_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555557687550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555557687550_0, 0;
    %load/vec4 v0x555557687010_0;
    %parti/s 8, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557687010_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5555576b1210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555557687010_0;
    %parti/s 9, 9, 5;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555576b12d0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555576b12d0_0;
    %parti/s 8, 0, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557687010_0, 4, 5;
    %jmp T_109.3;
T_109.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555557687010_0;
    %parti/s 9, 9, 5;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555576b12d0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555576b12d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557687010_0, 4, 5;
T_109.3 ;
    %load/vec4 v0x55555769b650_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55555769b650_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555557820190;
T_110 ;
    %wait E_0x5555575dcd40;
    %load/vec4 v0x5555576b4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x555557687010_0;
    %addi 131584, 0, 18;
    %assign/vec4 v0x55555768a190_0, 0;
    %load/vec4 v0x5555576b47e0_0;
    %assign/vec4 v0x55555768fe90_0, 0;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x555557772760;
T_111 ;
    %wait E_0x555557630c40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557783a00_0, 0, 32;
T_111.0 ;
    %load/vec4 v0x555557783a00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_111.1, 5;
    %load/vec4 v0x55555776f940_0;
    %load/vec4 v0x555557783a00_0;
    %load/vec4 v0x555557783ad0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555557783a00_0;
    %store/vec4 v0x55555776fa40_0, 4, 1;
    %load/vec4 v0x555557783a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557783a00_0, 0, 32;
    %jmp T_111.0;
T_111.1 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x555557795590;
T_112 ;
    %wait E_0x5555577087a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557793ba0_0, 0, 32;
T_112.0 ;
    %load/vec4 v0x555557793ba0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_112.1, 5;
    %load/vec4 v0x555557792770_0;
    %load/vec4 v0x555557793ba0_0;
    %load/vec4 v0x555557793c70_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555557793ba0_0;
    %store/vec4 v0x555557792870_0, 4, 1;
    %load/vec4 v0x555557793ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557793ba0_0, 0, 32;
    %jmp T_112.0;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555557542ab0;
T_113 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55555777e0a0_0, 0, 5;
    %end;
    .thread T_113;
    .scope S_0x555557542ab0;
T_114 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557779d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555777e0a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557774150_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555577783a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555557774210_0, 0;
    %end;
    .thread T_114;
    .scope S_0x555557542ab0;
T_115 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x555557774150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_115.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_115.1, 6;
    %jmp T_115.2;
T_115.0 ;
    %load/vec4 v0x555557778460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.3, 8;
    %load/vec4 v0x555557779e30_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_115.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x555557779e30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555777b1c0_0, 0;
T_115.5 ;
    %load/vec4 v0x555557779e30_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_115.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x555557779e30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555777b1c0_0, 0;
T_115.7 ;
    %load/vec4 v0x555557776f70_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_115.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x555557776f70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557774210_0, 0;
T_115.9 ;
    %load/vec4 v0x555557776f70_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_115.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555557776f70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557774210_0, 0;
T_115.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555777e0a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555577783a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557774150_0, 0;
    %jmp T_115.4;
T_115.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557779d90_0, 0;
T_115.4 ;
    %jmp T_115.2;
T_115.1 ;
    %load/vec4 v0x55555777e0a0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_115.13, 4;
    %load/vec4 v0x5555577783a0_0;
    %assign/vec4 v0x555557777050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557779d90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557774150_0, 0;
    %jmp T_115.14;
T_115.13 ;
    %load/vec4 v0x55555777b1c0_0;
    %load/vec4 v0x55555777e0a0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_115.15, 4;
    %load/vec4 v0x555557775580_0;
    %assign/vec4 v0x5555577783a0_0, 0;
T_115.15 ;
T_115.14 ;
    %load/vec4 v0x555557774210_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555557774210_0, 0;
    %load/vec4 v0x55555777e0a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55555777e0a0_0, 0;
    %jmp T_115.2;
T_115.2 ;
    %pop/vec4 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55555760e770;
T_116 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555776b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55555776b2e0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557767150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555577684c0_0, 0, 2;
    %end;
    .thread T_116;
    .scope S_0x55555760e770;
T_117 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555577684c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_117.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_117.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_117.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_117.3, 6;
    %jmp T_117.4;
T_117.0 ;
    %load/vec4 v0x555557767090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557767150_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555577684c0_0, 0, 2;
    %jmp T_117.6;
T_117.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557767150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555776b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555577883c0_0, 0;
T_117.6 ;
    %jmp T_117.4;
T_117.1 ;
    %load/vec4 v0x555557762880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.7, 8;
    %load/vec4 v0x5555577614f0_0;
    %assign/vec4 v0x55555776b2e0_0, 0;
    %load/vec4 v0x55555776b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55555776b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557767150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555577684c0_0, 0;
    %jmp T_117.8;
T_117.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557767150_0, 0;
T_117.8 ;
    %jmp T_117.4;
T_117.2 ;
    %load/vec4 v0x555557762880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.9, 8;
    %load/vec4 v0x55555775e6d0_0;
    %assign/vec4 v0x555557769f90_0, 0;
    %load/vec4 v0x55555776b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55555776b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557767150_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555577684c0_0, 0;
    %jmp T_117.10;
T_117.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557767150_0, 0;
T_117.10 ;
    %jmp T_117.4;
T_117.3 ;
    %load/vec4 v0x555557762880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.11, 8;
    %load/vec4 v0x555557761450_0;
    %assign/vec4 v0x555557769eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555577883c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555577684c0_0, 0;
    %jmp T_117.12;
T_117.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557767150_0, 0;
T_117.12 ;
    %jmp T_117.4;
T_117.4 ;
    %pop/vec4 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x5555576ab250;
T_118 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557830f50_0, 0, 8;
    %end;
    .thread T_118;
    .scope S_0x5555576ab250;
T_119 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x55555782cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x55555782cd30_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555557759e20_0, 0;
    %load/vec4 v0x55555782e090_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555557759ec0_0, 0;
T_119.0 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x555556fe7e00;
T_120 ;
    %wait E_0x5555575455c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557063090_0, 0, 32;
T_120.0 ;
    %load/vec4 v0x555557063090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_120.1, 5;
    %load/vec4 v0x555557062ea0_0;
    %load/vec4 v0x555557063090_0;
    %load/vec4 v0x555557063160_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555557063090_0;
    %store/vec4 v0x555557062fa0_0, 4, 1;
    %load/vec4 v0x555557063090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557063090_0, 0, 32;
    %jmp T_120.0;
T_120.1 ;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x5555570751e0;
T_121 ;
    %wait E_0x5555575fd700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555709ea00_0, 0, 32;
T_121.0 ;
    %load/vec4 v0x55555709ea00_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_121.1, 5;
    %load/vec4 v0x555557075590_0;
    %load/vec4 v0x55555709ea00_0;
    %load/vec4 v0x55555709eaa0_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55555709ea00_0;
    %store/vec4 v0x5555570632c0_0, 4, 1;
    %load/vec4 v0x55555709ea00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555709ea00_0, 0, 32;
    %jmp T_121.0;
T_121.1 ;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x555557517140;
T_122 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556ff6770_0, 0, 5;
    %end;
    .thread T_122;
    .scope S_0x555557517140;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ff6830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556ff6770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556fe8b90_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556ffe500_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556fe8c70_0, 0;
    %end;
    .thread T_123;
    .scope S_0x555557517140;
T_124 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x555556fe8b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_124.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_124.1, 6;
    %jmp T_124.2;
T_124.0 ;
    %load/vec4 v0x555556fe8ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.3, 8;
    %load/vec4 v0x555556ffe150_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_124.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x555556ffe150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556ffe210_0, 0;
T_124.5 ;
    %load/vec4 v0x555556ffe150_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_124.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x555556ffe150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556ffe210_0, 0;
T_124.7 ;
    %load/vec4 v0x555556ffe340_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_124.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x555556ffe340_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556fe8c70_0, 0;
T_124.9 ;
    %load/vec4 v0x555556ffe340_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_124.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555556ffe340_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556fe8c70_0, 0;
T_124.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556ff6770_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556ffe500_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556fe8b90_0, 0;
    %jmp T_124.4;
T_124.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ff6830_0, 0;
T_124.4 ;
    %jmp T_124.2;
T_124.1 ;
    %load/vec4 v0x555556ff6770_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_124.13, 4;
    %load/vec4 v0x555556ffe500_0;
    %assign/vec4 v0x555556ffe420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ff6830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556fe8b90_0, 0;
    %jmp T_124.14;
T_124.13 ;
    %load/vec4 v0x555556ffe210_0;
    %load/vec4 v0x555556ff6770_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_124.15, 4;
    %load/vec4 v0x555556fe8d50_0;
    %assign/vec4 v0x555556ffe500_0, 0;
T_124.15 ;
T_124.14 ;
    %load/vec4 v0x555556fe8c70_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556fe8c70_0, 0;
    %load/vec4 v0x555556ff6770_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556ff6770_0, 0;
    %jmp T_124.2;
T_124.2 ;
    %pop/vec4 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x555557608390;
T_125 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555570ce2b0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5555570ce1d0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570ce460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555570d7590_0, 0, 2;
    %end;
    .thread T_125;
    .scope S_0x555557608390;
T_126 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555570d7590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_126.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_126.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_126.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_126.3, 6;
    %jmp T_126.4;
T_126.0 ;
    %load/vec4 v0x5555570ce370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570ce460_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555570d7590_0, 0, 2;
    %jmp T_126.6;
T_126.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570ce460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555570ce2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570b85c0_0, 0;
T_126.6 ;
    %jmp T_126.4;
T_126.1 ;
    %load/vec4 v0x5555570e2460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.7, 8;
    %load/vec4 v0x5555570e23c0_0;
    %assign/vec4 v0x5555570ce1d0_0, 0;
    %load/vec4 v0x5555570ce2b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555570ce2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570ce460_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555570d7590_0, 0;
    %jmp T_126.8;
T_126.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570ce460_0, 0;
T_126.8 ;
    %jmp T_126.4;
T_126.2 ;
    %load/vec4 v0x5555570e2460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.9, 8;
    %load/vec4 v0x5555570e2690_0;
    %assign/vec4 v0x5555570ce0f0_0, 0;
    %load/vec4 v0x5555570ce2b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555570ce2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570ce460_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555570d7590_0, 0;
    %jmp T_126.10;
T_126.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570ce460_0, 0;
T_126.10 ;
    %jmp T_126.4;
T_126.3 ;
    %load/vec4 v0x5555570e2460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.11, 8;
    %load/vec4 v0x5555570e2320_0;
    %assign/vec4 v0x5555570ce030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570b85c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555570d7590_0, 0;
    %jmp T_126.12;
T_126.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570ce460_0, 0;
T_126.12 ;
    %jmp T_126.4;
T_126.4 ;
    %pop/vec4 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555557828450;
T_127 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555570feef0_0, 0, 8;
    %end;
    .thread T_127;
    .scope S_0x555557828450;
T_128 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555570fefb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %load/vec4 v0x5555570ff050_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555708b970_0, 0;
    %load/vec4 v0x5555570ff140_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555708ba30_0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x5555578c2f40;
T_129 ;
    %wait E_0x5555574a91c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555578c35b0_0, 0, 32;
T_129.0 ;
    %load/vec4 v0x5555578c35b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_129.1, 5;
    %load/vec4 v0x5555578c33c0_0;
    %load/vec4 v0x5555578c35b0_0;
    %load/vec4 v0x5555578c3680_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555578c35b0_0;
    %store/vec4 v0x5555578c34c0_0, 4, 1;
    %load/vec4 v0x5555578c35b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555578c35b0_0, 0, 32;
    %jmp T_129.0;
T_129.1 ;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x5555578c37e0;
T_130 ;
    %wait E_0x5555578c3ba0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555578c3e10_0, 0, 32;
T_130.0 ;
    %load/vec4 v0x5555578c3e10_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_130.1, 5;
    %load/vec4 v0x5555578c3c20_0;
    %load/vec4 v0x5555578c3e10_0;
    %load/vec4 v0x5555578c3ee0_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555578c3e10_0;
    %store/vec4 v0x5555578c3d20_0, 4, 1;
    %load/vec4 v0x5555578c3e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555578c3e10_0, 0, 32;
    %jmp T_130.0;
T_130.1 ;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x5555578afc90;
T_131 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555578c22c0_0, 0, 5;
    %end;
    .thread T_131;
    .scope S_0x5555578afc90;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555578c23a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555578c22c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555578c2a40_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555578c2810_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555578c2b20_0, 0;
    %end;
    .thread T_132;
    .scope S_0x5555578afc90;
T_133 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555578c2a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_133.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_133.1, 6;
    %jmp T_133.2;
T_133.0 ;
    %load/vec4 v0x5555578c28f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.3, 8;
    %load/vec4 v0x5555578c2440_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x5555578c2440_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555578c2520_0, 0;
T_133.5 ;
    %load/vec4 v0x5555578c2440_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_133.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x5555578c2440_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555578c2520_0, 0;
T_133.7 ;
    %load/vec4 v0x5555578c2650_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x5555578c2650_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555578c2b20_0, 0;
T_133.9 ;
    %load/vec4 v0x5555578c2650_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_133.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5555578c2650_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555578c2b20_0, 0;
T_133.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555578c22c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555578c2810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555578c2a40_0, 0;
    %jmp T_133.4;
T_133.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555578c23a0_0, 0;
T_133.4 ;
    %jmp T_133.2;
T_133.1 ;
    %load/vec4 v0x5555578c22c0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_133.13, 4;
    %load/vec4 v0x5555578c2810_0;
    %assign/vec4 v0x5555578c2730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555578c23a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555578c2a40_0, 0;
    %jmp T_133.14;
T_133.13 ;
    %load/vec4 v0x5555578c2520_0;
    %load/vec4 v0x5555578c22c0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.15, 4;
    %load/vec4 v0x5555578c2c00_0;
    %assign/vec4 v0x5555578c2810_0, 0;
T_133.15 ;
T_133.14 ;
    %load/vec4 v0x5555578c2b20_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x5555578c2b20_0, 0;
    %load/vec4 v0x5555578c22c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555578c22c0_0, 0;
    %jmp T_133.2;
T_133.2 ;
    %pop/vec4 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x555557894b30;
T_134 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555578c58a0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5555578c57c0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555578c5a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555578c5b30_0, 0, 2;
    %end;
    .thread T_134;
    .scope S_0x555557894b30;
T_135 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555578c5b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_135.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_135.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %jmp T_135.4;
T_135.0 ;
    %load/vec4 v0x5555578c5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555578c5a90_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555578c5b30_0, 0, 2;
    %jmp T_135.6;
T_135.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555578c5a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555578c58a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555578c50b0_0, 0;
T_135.6 ;
    %jmp T_135.4;
T_135.1 ;
    %load/vec4 v0x5555578c60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.7, 8;
    %load/vec4 v0x5555578c6030_0;
    %assign/vec4 v0x5555578c57c0_0, 0;
    %load/vec4 v0x5555578c58a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555578c58a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555578c5a90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555578c5b30_0, 0;
    %jmp T_135.8;
T_135.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555578c5a90_0, 0;
T_135.8 ;
    %jmp T_135.4;
T_135.2 ;
    %load/vec4 v0x5555578c60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.9, 8;
    %load/vec4 v0x5555578c6330_0;
    %assign/vec4 v0x5555578c56e0_0, 0;
    %load/vec4 v0x5555578c58a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555578c58a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555578c5a90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555578c5b30_0, 0;
    %jmp T_135.10;
T_135.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555578c5a90_0, 0;
T_135.10 ;
    %jmp T_135.4;
T_135.3 ;
    %load/vec4 v0x5555578c60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.11, 8;
    %load/vec4 v0x5555578c5f90_0;
    %assign/vec4 v0x5555578c5600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555578c50b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555578c5b30_0, 0;
    %jmp T_135.12;
T_135.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555578c5a90_0, 0;
T_135.12 ;
    %jmp T_135.4;
T_135.4 ;
    %pop/vec4 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55555786f3c0;
T_136 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555578c78f0_0, 0, 8;
    %end;
    .thread T_136;
    .scope S_0x55555786f3c0;
T_137 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555578c79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x5555578c7a50_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x5555578c6b60_0, 0;
    %load/vec4 v0x5555578c7b40_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x5555578c6c20_0, 0;
T_137.0 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x55555791e0a0;
T_138 ;
    %wait E_0x55555790b260;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555791e710_0, 0, 32;
T_138.0 ;
    %load/vec4 v0x55555791e710_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_138.1, 5;
    %load/vec4 v0x55555791e520_0;
    %load/vec4 v0x55555791e710_0;
    %load/vec4 v0x55555791e7e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55555791e710_0;
    %store/vec4 v0x55555791e620_0, 4, 1;
    %load/vec4 v0x55555791e710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555791e710_0, 0, 32;
    %jmp T_138.0;
T_138.1 ;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x55555791e940;
T_139 ;
    %wait E_0x55555791ed00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555791ef70_0, 0, 32;
T_139.0 ;
    %load/vec4 v0x55555791ef70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_139.1, 5;
    %load/vec4 v0x55555791ed80_0;
    %load/vec4 v0x55555791ef70_0;
    %load/vec4 v0x55555791f040_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55555791ef70_0;
    %store/vec4 v0x55555791ee80_0, 4, 1;
    %load/vec4 v0x55555791ef70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555791ef70_0, 0, 32;
    %jmp T_139.0;
T_139.1 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x55555790adb0;
T_140 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55555791d420_0, 0, 5;
    %end;
    .thread T_140;
    .scope S_0x55555790adb0;
T_141 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555791d500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555791d420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555791dba0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555791d970_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555791dc80_0, 0;
    %end;
    .thread T_141;
    .scope S_0x55555790adb0;
T_142 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x55555791dba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %jmp T_142.2;
T_142.0 ;
    %load/vec4 v0x55555791da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.3, 8;
    %load/vec4 v0x55555791d5a0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_142.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x55555791d5a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555791d680_0, 0;
T_142.5 ;
    %load/vec4 v0x55555791d5a0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_142.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x55555791d5a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555791d680_0, 0;
T_142.7 ;
    %load/vec4 v0x55555791d7b0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_142.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x55555791d7b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555791dc80_0, 0;
T_142.9 ;
    %load/vec4 v0x55555791d7b0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_142.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55555791d7b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555791dc80_0, 0;
T_142.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555791d420_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555791d970_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55555791dba0_0, 0;
    %jmp T_142.4;
T_142.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555791d500_0, 0;
T_142.4 ;
    %jmp T_142.2;
T_142.1 ;
    %load/vec4 v0x55555791d420_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_142.13, 4;
    %load/vec4 v0x55555791d970_0;
    %assign/vec4 v0x55555791d890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555791d500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555791dba0_0, 0;
    %jmp T_142.14;
T_142.13 ;
    %load/vec4 v0x55555791d680_0;
    %load/vec4 v0x55555791d420_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_142.15, 4;
    %load/vec4 v0x55555791dd60_0;
    %assign/vec4 v0x55555791d970_0, 0;
T_142.15 ;
T_142.14 ;
    %load/vec4 v0x55555791dc80_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x55555791dc80_0, 0;
    %load/vec4 v0x55555791d420_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55555791d420_0, 0;
    %jmp T_142.2;
T_142.2 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x5555578efc50;
T_143 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557920a00_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555557920920_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557920b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557920c00_0, 0, 2;
    %end;
    .thread T_143;
    .scope S_0x5555578efc50;
T_144 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x555557920c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_144.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_144.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_144.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_144.3, 6;
    %jmp T_144.4;
T_144.0 ;
    %load/vec4 v0x555557920ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557920b60_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555557920c00_0, 0, 2;
    %jmp T_144.6;
T_144.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557920b60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557920a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557920210_0, 0;
T_144.6 ;
    %jmp T_144.4;
T_144.1 ;
    %load/vec4 v0x5555579211f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.7, 8;
    %load/vec4 v0x555557921150_0;
    %assign/vec4 v0x555557920920_0, 0;
    %load/vec4 v0x555557920a00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555557920a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557920b60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557920c00_0, 0;
    %jmp T_144.8;
T_144.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557920b60_0, 0;
T_144.8 ;
    %jmp T_144.4;
T_144.2 ;
    %load/vec4 v0x5555579211f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.9, 8;
    %load/vec4 v0x555557921450_0;
    %assign/vec4 v0x555557920840_0, 0;
    %load/vec4 v0x555557920a00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555557920a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557920b60_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555557920c00_0, 0;
    %jmp T_144.10;
T_144.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557920b60_0, 0;
T_144.10 ;
    %jmp T_144.4;
T_144.3 ;
    %load/vec4 v0x5555579211f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.11, 8;
    %load/vec4 v0x5555579210b0_0;
    %assign/vec4 v0x555557920760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557920210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557920c00_0, 0;
    %jmp T_144.12;
T_144.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557920b60_0, 0;
T_144.12 ;
    %jmp T_144.4;
T_144.4 ;
    %pop/vec4 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x5555578c8400;
T_145 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557922a10_0, 0, 8;
    %end;
    .thread T_145;
    .scope S_0x5555578c8400;
T_146 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x555557922ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x555557922b70_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555557921c80_0, 0;
    %load/vec4 v0x555557922c60_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555557921d40_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x55555736c100;
T_147 ;
    %wait E_0x555557613fe0;
    %load/vec4 v0x55555772f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x555557742c90_0;
    %load/vec4 v0x555557745b70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557737050, 0, 4;
    %load/vec4 v0x5555577354d0_0;
    %load/vec4 v0x555557745b70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557737500, 0, 4;
    %load/vec4 v0x55555773d110_0;
    %load/vec4 v0x555557745b70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557737820, 0, 4;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x5555576cbd40;
T_148 ;
    %wait E_0x5555574ec760;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557726e30, 4, 0;
    %load/vec4 v0x555557729c50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555557726e30, 4;
    %store/vec4 v0x555557724010_0, 0, 16;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x5555576d1980;
T_149 ;
    %wait E_0x5555574d74f0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %pushi/vec4 385, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %pushi/vec4 334, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e0d0, 4, 0;
    %load/vec4 v0x55555771e010_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55555771e0d0, 4;
    %store/vec4 v0x5555576fdf60_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x5555576ceb60;
T_150 ;
    %wait E_0x5555574c1930;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %pushi/vec4 178, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555771e7e0, 4, 0;
    %load/vec4 v0x5555577211f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55555771e7e0, 4;
    %store/vec4 v0x55555771e4c0_0, 0, 16;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x5555576c8f20;
T_151 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555576f4cc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555576ec080_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555576eba60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555576f1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557719610_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x5555576c8f20;
T_152 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555576eba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %jmp T_152.2;
T_152.0 ;
    %load/vec4 v0x5555576eb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.3, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555576f4cc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555576ec080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557719610_0, 0;
    %load/vec4 v0x5555576ec530_0;
    %pad/u 32;
    %store/vec4 v0x5555576ef080_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555576eba60_0, 0, 2;
    %jmp T_152.4;
T_152.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555576f1ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557719610_0, 0;
T_152.4 ;
    %jmp T_152.2;
T_152.1 ;
    %load/vec4 v0x5555576f4cc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_152.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555576f1ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555576eba60_0, 0;
    %jmp T_152.6;
T_152.5 ;
    %load/vec4 v0x5555576f4cc0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5555576f4cc0_0, 0, 2;
    %load/vec4 v0x5555576f4cc0_0;
    %ix/getv 4, v0x5555576ec530_0;
    %shiftl 4;
    %store/vec4 v0x5555576ec080_0, 0, 2;
T_152.6 ;
    %jmp T_152.2;
T_152.2 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x55555768fa50;
T_153 ;
    %wait E_0x555557613fe0;
    %load/vec4 v0x555557604d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x555557637230_0;
    %load/vec4 v0x5555576502a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555761e7e0, 0, 4;
T_153.0 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x5555576bd6a0;
T_154 ;
    %wait E_0x55555757a400;
    %load/vec4 v0x55555770dd90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55555770af70_0, 0;
    %load/vec4 v0x55555770dd90_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_154.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555577167f0_0, 0, 32;
T_154.2 ;
    %load/vec4 v0x5555577167f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_154.3, 5;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55555770af70_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x5555577167f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_154.4, 5;
    %load/vec4 v0x5555577139d0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55555770af70_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5555577167f0_0;
    %sub;
    %add;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555577167f0_0;
    %assign/vec4/off/d v0x555557708150_0, 4, 5;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x5555577167f0_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55555770af70_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_154.6, 5;
    %load/vec4 v0x5555577139d0_0;
    %load/vec4 v0x5555577167f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555577167f0_0;
    %assign/vec4/off/d v0x555557708150_0, 4, 5;
T_154.6 ;
T_154.5 ;
    %load/vec4 v0x5555577167f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555577167f0_0, 0, 32;
    %jmp T_154.2;
T_154.3 ;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x5555577139d0_0;
    %parti/s 2, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557708150_0, 4, 5;
    %load/vec4 v0x5555577139d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557708150_0, 4, 5;
    %load/vec4 v0x5555577139d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557708150_0, 4, 5;
T_154.1 ;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x5555576e2e40;
T_155 ;
    %wait E_0x555557651130;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557682e30_0, 0, 32;
T_155.0 ;
    %load/vec4 v0x555557682e30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_155.1, 5;
    %load/vec4 v0x555557696270_0;
    %load/vec4 v0x555557682e30_0;
    %load/vec4 v0x555557680010_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555557682e30_0;
    %store/vec4 v0x555557685c50_0, 4, 1;
    %load/vec4 v0x555557682e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557682e30_0, 0, 32;
    %jmp T_155.0;
T_155.1 ;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x5555576e0020;
T_156 ;
    %wait E_0x555557664da0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555769d010_0, 0, 32;
T_156.0 ;
    %load/vec4 v0x55555769d010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_156.1, 5;
    %load/vec4 v0x55555769fd50_0;
    %load/vec4 v0x55555769d010_0;
    %load/vec4 v0x55555769cb60_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55555769d010_0;
    %store/vec4 v0x55555769d2a0_0, 4, 1;
    %load/vec4 v0x55555769d010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555769d010_0, 0, 32;
    %jmp T_156.0;
T_156.1 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x5555576dd200;
T_157 ;
    %wait E_0x5555575995d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555576a5990_0, 0, 32;
T_157.0 ;
    %load/vec4 v0x5555576a5990_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_157.1, 5;
    %load/vec4 v0x5555576ab5d0_0;
    %load/vec4 v0x5555576a5990_0;
    %load/vec4 v0x5555576a2b70_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555576a5990_0;
    %store/vec4 v0x5555576a87b0_0, 4, 1;
    %load/vec4 v0x5555576a5990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555576a5990_0, 0, 32;
    %jmp T_157.0;
T_157.1 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x55555782ba10;
T_158 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557925670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557925940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557925f50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555579258a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557925340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557925800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555579259e0_0, 0, 2;
    %end;
    .thread T_158;
    .scope S_0x55555782ba10;
T_159 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x5555579259e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_159.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_159.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_159.2, 6;
    %jmp T_159.3;
T_159.0 ;
    %load/vec4 v0x555557925760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557925f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557925670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557925340_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555579259e0_0, 0;
    %jmp T_159.5;
T_159.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555579255b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555579258a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557925340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557925800_0, 0;
T_159.5 ;
    %jmp T_159.3;
T_159.1 ;
    %load/vec4 v0x555557925180_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555557925340_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557925940_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555579259e0_0, 0;
    %jmp T_159.7;
T_159.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557925670_0, 0;
    %load/vec4 v0x555557925760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.8, 8;
    %load/vec4 v0x555557925340_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555557925340_0, 0;
T_159.8 ;
T_159.7 ;
    %jmp T_159.3;
T_159.2 ;
    %load/vec4 v0x555557925b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.10, 8;
    %load/vec4 v0x5555579258a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_159.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555579255b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555579259e0_0, 0;
    %jmp T_159.13;
T_159.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557925800_0, 0;
    %load/vec4 v0x5555579258a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555579258a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557925340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557925670_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555579259e0_0, 0;
T_159.13 ;
    %jmp T_159.11;
T_159.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557925940_0, 0;
T_159.11 ;
    %jmp T_159.3;
T_159.3 ;
    %pop/vec4 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x555557926070;
T_160 ;
    %wait E_0x555557926270;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %pushi/vec4 107, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %pushi/vec4 116, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %pushi/vec4 160, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %pushi/vec4 134, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %pushi/vec4 221, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %pushi/vec4 84, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557926400, 4, 0;
    %load/vec4 v0x555557926320_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555557926400, 4;
    %store/vec4 v0x5555579265f0_0, 0, 16;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x55555792a080;
T_161 ;
    %wait E_0x55555792a4f0;
    %load/vec4 v0x55555792a630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792acd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555792b0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792b540_0, 0;
    %load/vec4 v0x55555792b6c0_0;
    %assign/vec4 v0x55555792af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555792aff0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792b540_0, 0;
    %load/vec4 v0x55555792a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792acd0_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55555792b0d0_0, 0;
    %jmp T_161.3;
T_161.2 ;
    %load/vec4 v0x55555792b0d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_161.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792acd0_0, 0;
    %load/vec4 v0x55555792aff0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_161.6, 4;
    %load/vec4 v0x55555792b0d0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55555792b0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555792b540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555792aff0_0, 0;
    %load/vec4 v0x55555792af30_0;
    %inv;
    %assign/vec4 v0x55555792af30_0, 0;
    %jmp T_161.7;
T_161.6 ;
    %load/vec4 v0x55555792aff0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_161.8, 4;
    %load/vec4 v0x55555792b0d0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55555792b0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555792ad90_0, 0;
    %load/vec4 v0x55555792aff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55555792aff0_0, 0;
    %load/vec4 v0x55555792af30_0;
    %inv;
    %assign/vec4 v0x55555792af30_0, 0;
    %jmp T_161.9;
T_161.8 ;
    %load/vec4 v0x55555792aff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55555792aff0_0, 0;
T_161.9 ;
T_161.7 ;
    %jmp T_161.5;
T_161.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555792acd0_0, 0;
T_161.5 ;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x55555792a080;
T_162 ;
    %wait E_0x55555792a4f0;
    %load/vec4 v0x55555792a630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555792b290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792b480_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x55555792a8a0_0;
    %assign/vec4 v0x55555792b480_0, 0;
    %load/vec4 v0x55555792a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x55555792a7c0_0;
    %assign/vec4 v0x55555792b290_0, 0;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x55555792a080;
T_163 ;
    %wait E_0x55555792a4f0;
    %load/vec4 v0x55555792a630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792ac10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55555792b1b0_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x55555792acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55555792b1b0_0, 0;
    %jmp T_163.3;
T_163.2 ;
    %load/vec4 v0x55555792b480_0;
    %load/vec4 v0x55555792b600_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.4, 8;
    %load/vec4 v0x55555792b290_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55555792ac10_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55555792b1b0_0, 0;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v0x55555792ad90_0;
    %load/vec4 v0x55555792b600_0;
    %and;
    %load/vec4 v0x55555792b540_0;
    %load/vec4 v0x55555792b600_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.6, 8;
    %load/vec4 v0x55555792b1b0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55555792b1b0_0, 0;
    %load/vec4 v0x55555792b290_0;
    %load/vec4 v0x55555792b1b0_0;
    %part/u 1;
    %assign/vec4 v0x55555792ac10_0, 0;
T_163.6 ;
T_163.5 ;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x55555792a080;
T_164 ;
    %wait E_0x55555792a4f0;
    %load/vec4 v0x55555792a630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555792a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792aa90_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55555792ae50_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792aa90_0, 0;
    %load/vec4 v0x55555792acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55555792ae50_0, 0;
    %jmp T_164.3;
T_164.2 ;
    %load/vec4 v0x55555792ad90_0;
    %load/vec4 v0x55555792b600_0;
    %inv;
    %and;
    %load/vec4 v0x55555792b540_0;
    %load/vec4 v0x55555792b600_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.4, 8;
    %load/vec4 v0x55555792a6f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55555792ae50_0;
    %assign/vec4/off/d v0x55555792a9b0_0, 4, 5;
    %load/vec4 v0x55555792ae50_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55555792ae50_0, 0;
    %load/vec4 v0x55555792ae50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_164.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555792aa90_0, 0;
T_164.6 ;
T_164.4 ;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x55555792a080;
T_165 ;
    %wait E_0x55555792a4f0;
    %load/vec4 v0x55555792a630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x55555792b6c0_0;
    %assign/vec4 v0x55555792ab50_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x55555792af30_0;
    %assign/vec4 v0x55555792ab50_0, 0;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x555557929780;
T_166 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555792c020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555792cdc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555792cd20_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555792cf70_0, 0, 4;
    %end;
    .thread T_166;
    .scope S_0x555557929780;
T_167 ;
    %wait E_0x555557613fe0;
    %load/vec4 v0x55555792cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_167.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_167.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_167.2, 6;
    %jmp T_167.3;
T_167.0 ;
    %load/vec4 v0x55555792cd20_0;
    %load/vec4 v0x55555792c4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792cd20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55555792cdc0_0, 0;
    %jmp T_167.5;
T_167.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555792cd20_0, 0;
T_167.5 ;
    %jmp T_167.3;
T_167.1 ;
    %load/vec4 v0x55555792cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.6, 8;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55555792cc80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55555792cdc0_0, 0;
T_167.6 ;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x55555792cc80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_167.8, 5;
    %load/vec4 v0x55555792cc80_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x55555792cc80_0, 0;
    %jmp T_167.9;
T_167.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555792cdc0_0, 0;
T_167.9 ;
    %jmp T_167.3;
T_167.3 ;
    %pop/vec4 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x5555579266d0;
T_168 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555792dd50_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555792dac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555792dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55555792d240_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55555792d400_0, 0, 6;
    %end;
    .thread T_168;
    .scope S_0x5555579266d0;
T_169 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x55555792dd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_169.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_169.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_169.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_169.3, 6;
    %jmp T_169.4;
T_169.0 ;
    %load/vec4 v0x55555792dc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.5, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555792d240_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55555792dd50_0, 0;
    %jmp T_169.6;
T_169.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792dcb0_0, 0;
T_169.6 ;
    %jmp T_169.4;
T_169.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555792dcb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55555792dd50_0, 0;
    %jmp T_169.4;
T_169.2 ;
    %load/vec4 v0x55555792ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55555792d400_0, 0, 6;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55555792dd50_0, 0;
    %jmp T_169.8;
T_169.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792dcb0_0, 0;
T_169.8 ;
    %jmp T_169.4;
T_169.3 ;
    %load/vec4 v0x55555792d400_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_169.9, 4;
    %load/vec4 v0x55555792d240_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_169.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555792dd50_0, 0;
    %jmp T_169.12;
T_169.11 ;
    %load/vec4 v0x55555792d240_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55555792d240_0, 0, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55555792dd50_0, 0;
T_169.12 ;
    %jmp T_169.10;
T_169.9 ;
    %load/vec4 v0x55555792d400_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55555792d400_0, 0;
T_169.10 ;
    %jmp T_169.4;
T_169.4 ;
    %pop/vec4 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x5555579266d0;
T_170 ;
    %wait E_0x555557613fe0;
    %load/vec4 v0x55555792d240_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55555792d640, 4;
    %assign/vec4 v0x55555792dac0_0, 0;
    %jmp T_170;
    .thread T_170;
    .scope S_0x555557822fb0;
T_171 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x55555792e850_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555792e930_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555792e770_0, 0, 3;
    %end;
    .thread T_171;
    .scope S_0x555557822fb0;
T_172 ;
    %wait E_0x5555574f51c0;
    %load/vec4 v0x55555792e850_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55555792e850_0, 0;
    %load/vec4 v0x55555792e850_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_172.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555792e930_0, 0;
T_172.0 ;
    %load/vec4 v0x55555792e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x55555792e770_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_172.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555792e770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555792e930_0, 0;
    %jmp T_172.5;
T_172.4 ;
    %load/vec4 v0x55555792e770_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55555792e770_0, 0;
T_172.5 ;
T_172.2 ;
    %jmp T_172;
    .thread T_172;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "adc-spi.v";
    "shift_reg.v";
    "/home/misterdulister/.apio/packages/tools-oss-cad-suite/share/yosys/ice40/cells_sim.v";
    "sim_rom.v";
    "c_reg.v";
    "better_mult.v";
    "top.v";
    "fft.v";
    "mux.v";
    "fft_reg_stage.v";
    "c_regs_bank.v";
    "c_mapper.v";
    "index_mapper.v";
    "reg_array.v";
    "fft_stage.v";
    "bfprocessor.v";
    "adder.v";
    "twiddle_multiplier.v";
    "mult.v";
    "fft_spi_out.v";
    "SPI_Master_With_Single_CS.v";
    "SPI_Master.v";
