Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7b39e03e949642998fbc8fd1d44c19ca --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot SQD_Timing_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SQD_Timing_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "SQD_Timing_tb_time_synth.sdf", for root module "SQD_Timing_tb/sqd".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "SQD_Timing_tb_time_synth.sdf", for root module "SQD_Timing_tb/sqd".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.D_Flipflop
Compiling module xil_defaultlib.SR_Mealy
Compiling module xil_defaultlib.SQD_Mealy
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.CLn_Moore
Compiling module xil_defaultlib.D_Flipflop__parameterized1_7
Compiling module xil_defaultlib.OR_Moore
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.D_Flipflop__parameterized0
Compiling module xil_defaultlib.SR_Moore
Compiling module xil_defaultlib.SQD_Moore
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.D_Flipflop__parameterized1
Compiling module xil_defaultlib.D_Flipflop__parameterized1_0
Compiling module xil_defaultlib.D_Flipflop__parameterized1_1
Compiling module xil_defaultlib.D_Flipflop__parameterized1_2
Compiling module xil_defaultlib.D_Flipflop__parameterized1_3
Compiling module xil_defaultlib.D_Flipflop__parameterized1_4
Compiling module xil_defaultlib.D_Flipflop__parameterized1_5
Compiling module xil_defaultlib.D_Flipflop__parameterized1_6
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.SQD
Compiling module xil_defaultlib.SQD_Timing_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SQD_Timing_tb_time_synth
