rcar_gen2_read_mode_pins	,	F_2
clk_register	,	F_7
qspi_clk_ratio	,	V_7
SH_CLK_SET_RATIO	,	F_5
div6_clks	,	V_12
mode	,	V_1
DIV6_NR	,	V_13
R8A7790_CLOCK_ROOT	,	F_4
r8a7790_clock_init	,	F_1
u32	,	T_2
main_clks	,	V_8
div4_clks	,	V_9
sh_clk_div6_register	,	F_9
MD	,	F_3
extal_div2_clk	,	V_5
ret	,	V_3
ARRAY_SIZE	,	F_6
lookups	,	V_16
lb_clk_ratio	,	V_6
MSTP_NR	,	V_15
shmobile_clk_init	,	F_12
k	,	V_2
extal_clk	,	V_4
mstp_clks	,	V_14
DIV4_NR	,	V_10
"failed to setup r8a7790 clocks\n"	,	L_1
div4_table	,	V_11
panic	,	F_13
sh_clk_div4_register	,	F_8
__init	,	T_1
clkdev_add_table	,	F_11
sh_clk_mstp_register	,	F_10
