Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jun 07 14:54:08 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CPU/registerfile/Mram_register11_RAMD_D1_O
   CPU/registerfile/Mram_register12_RAMD_D1_O
   CPU/registerfile/Mram_register13_RAMD_D1_O
   CPU/registerfile/Mram_register14_RAMD_D1_O
   CPU/registerfile/Mram_register15_RAMD_D1_O
   CPU/registerfile/Mram_register2_RAMD_D1_O
   CPU/registerfile/Mram_register3_RAMD_D1_O
   CPU/registerfile/Mram_register4_RAMD_D1_O
   CPU/registerfile/Mram_register5_RAMD_D1_O
   CPU/registerfile/Mram_register6_RAMD_D1_O


