static int F_1 ( void )\r\n{\r\nV_1 = F_2 ( V_2 * V_3 ,\r\nV_4 , V_5 , V_6 ) ;\r\nif ( ! V_1 ) {\r\nF_3 ( V_7 L_1 ) ;\r\nreturn - V_8 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( void )\r\n{\r\nF_5 ( V_1 ) ;\r\n}\r\nstatic void T_1 * F_6 ( T_2 V_9 )\r\n{\r\nunsigned long V_10 ;\r\nV_10 = ( unsigned long ) F_7 ( V_1 -> V_11 ) ;\r\nF_8 ( V_10 , V_10 + V_2 ,\r\nV_9 << V_12 , V_13 ) ;\r\nreturn ( void T_1 * ) V_10 ;\r\n}\r\nstatic void T_1 * F_9 ( T_2 V_9 )\r\n{\r\nunsigned long V_10 ;\r\nV_10 = ( unsigned long ) F_10 ( V_1 -> V_11 ) ;\r\nF_8 ( V_10 , V_10 + V_2 ,\r\nV_9 << V_12 , V_13 ) ;\r\nreturn ( void T_1 * ) V_10 ;\r\n}\r\nstatic void F_11 ( void T_1 * V_14 )\r\n{\r\nunsigned long V_10 = ( unsigned long V_15 ) V_14 ;\r\nvoid * V_16 = V_1 -> V_11 ;\r\nF_12 ( V_10 != ( unsigned long ) F_7 ( V_16 ) ) ;\r\nF_13 ( V_10 , V_2 ) ;\r\nF_14 ( V_10 ) ;\r\n}\r\nstatic void F_15 ( void T_1 * V_14 )\r\n{\r\nunsigned long V_10 = ( unsigned long V_15 ) V_14 ;\r\nvoid * V_16 = V_1 -> V_11 ;\r\nF_12 ( V_10 != ( unsigned long ) F_10 ( V_16 ) ) ;\r\nF_13 ( V_10 , V_2 ) ;\r\nF_14 ( V_10 ) ;\r\n}\r\nstatic int F_16 ( void )\r\n{\r\nV_17 = F_17 ( V_18 , - 1 ) ;\r\nif ( ! V_17 )\r\nreturn - V_8 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( struct V_19 * V_20 ,\r\nstruct V_21 * V_22 ,\r\nvoid * V_23 )\r\n{\r\nF_19 ( V_22 -> V_24 ) ;\r\n}\r\nstatic void F_20 ( void )\r\n{\r\nF_21 ( V_17 ,\r\nF_18 , NULL ) ;\r\nF_22 ( V_17 ) ;\r\n}\r\nstatic int F_23 ( unsigned long V_25 )\r\n{\r\nunsigned long V_26 , V_27 , V_28 , V_11 ;\r\nint V_29 ;\r\nV_30 += F_24 ( V_25 ) ;\r\nV_28 = F_25 ( V_17 ) ;\r\nif ( V_28 >= V_30 )\r\nreturn 0 ;\r\nV_27 = ( V_30 - V_28 ) / V_2 ;\r\nfor ( V_26 = 0 ; V_26 < V_27 ; V_26 ++ ) {\r\nV_11 = F_26 ( V_31 ) ;\r\nif ( ! V_11 )\r\nreturn - V_8 ;\r\nV_29 = F_27 ( V_17 , V_11 , V_2 , - 1 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_32 * F_28 ( struct V_33 * V_34 )\r\n{\r\nstruct V_32 * V_32 ;\r\nunsigned int V_35 ;\r\nint V_36 ;\r\nV_32 = F_29 ( sizeof( * V_32 ) , V_31 ) ;\r\nif ( ! V_32 )\r\nreturn F_30 ( - V_8 ) ;\r\nV_32 -> V_34 = V_34 ;\r\nV_36 = F_31 ( & V_34 -> V_37 ) ;\r\nif ( V_36 )\r\ngoto V_38;\r\nV_35 = V_34 -> V_35 ;\r\nif ( V_35 > V_39 ) {\r\nF_32 (FW_WARN GHES_PFX\r\nL_2\r\nL_3 ,\r\nerror_block_length, generic->header.source_id) ;\r\nV_35 = V_39 ;\r\n}\r\nV_32 -> V_40 = F_33 ( V_35 , V_31 ) ;\r\nif ( ! V_32 -> V_40 ) {\r\nV_36 = - V_8 ;\r\ngoto V_41;\r\n}\r\nreturn V_32 ;\r\nV_41:\r\nF_34 ( & V_34 -> V_37 ) ;\r\nV_38:\r\nF_35 ( V_32 ) ;\r\nreturn F_30 ( V_36 ) ;\r\n}\r\nstatic void F_36 ( struct V_32 * V_32 )\r\n{\r\nF_35 ( V_32 -> V_40 ) ;\r\nF_34 ( & V_32 -> V_34 -> V_37 ) ;\r\n}\r\nstatic inline int F_37 ( int V_42 )\r\n{\r\nswitch ( V_42 ) {\r\ncase V_43 :\r\nreturn V_44 ;\r\ncase V_45 :\r\nreturn V_46 ;\r\ncase V_47 :\r\nreturn V_48 ;\r\ncase V_49 :\r\nreturn V_50 ;\r\ndefault:\r\nreturn V_50 ;\r\n}\r\n}\r\nstatic void F_38 ( void * V_51 , T_2 V_52 , T_3 V_25 ,\r\nint V_53 )\r\n{\r\nvoid T_1 * V_10 ;\r\nunsigned long V_54 = 0 ;\r\nint V_55 = V_55 () ;\r\nT_2 V_56 ;\r\nT_3 V_57 ;\r\nwhile ( V_25 > 0 ) {\r\nV_56 = V_52 - ( V_52 & V_58 ) ;\r\nif ( V_55 ) {\r\nF_39 ( & V_59 ) ;\r\nV_10 = F_6 ( V_52 >> V_12 ) ;\r\n} else {\r\nF_40 ( & V_60 , V_54 ) ;\r\nV_10 = F_9 ( V_52 >> V_12 ) ;\r\n}\r\nV_57 = V_2 - V_56 ;\r\nV_57 = F_41 ( V_57 , V_25 ) ;\r\nif ( V_53 )\r\nF_42 ( V_51 , V_10 + V_56 , V_57 ) ;\r\nelse\r\nF_43 ( V_10 + V_56 , V_51 , V_57 ) ;\r\nV_25 -= V_57 ;\r\nV_52 += V_57 ;\r\nV_51 += V_57 ;\r\nif ( V_55 ) {\r\nF_11 ( V_10 ) ;\r\nF_44 ( & V_59 ) ;\r\n} else {\r\nF_15 ( V_10 ) ;\r\nF_45 ( & V_60 , V_54 ) ;\r\n}\r\n}\r\n}\r\nstatic int F_46 ( struct V_32 * V_32 , int V_61 )\r\n{\r\nstruct V_33 * V_62 = V_32 -> V_34 ;\r\nT_2 V_63 ;\r\nT_3 V_25 ;\r\nint V_36 ;\r\nV_36 = F_47 ( & V_63 , & V_62 -> V_37 ) ;\r\nif ( V_36 ) {\r\nif ( ! V_61 && F_48 () )\r\nF_32 (FW_WARN GHES_PFX\r\nL_4 ,\r\ng->header.source_id) ;\r\nreturn - V_64 ;\r\n}\r\nif ( ! V_63 )\r\nreturn - V_65 ;\r\nF_38 ( V_32 -> V_40 , V_63 ,\r\nsizeof( * V_32 -> V_40 ) , 1 ) ;\r\nif ( ! V_32 -> V_40 -> V_66 )\r\nreturn - V_65 ;\r\nV_32 -> V_67 = V_63 ;\r\nV_32 -> V_54 |= V_68 ;\r\nV_36 = - V_64 ;\r\nV_25 = F_49 ( V_32 -> V_40 ) ;\r\nif ( V_25 < sizeof( * V_32 -> V_40 ) )\r\ngoto V_69;\r\nif ( V_25 > V_32 -> V_34 -> V_35 )\r\ngoto V_69;\r\nif ( F_50 ( V_32 -> V_40 ) )\r\ngoto V_69;\r\nF_38 ( V_32 -> V_40 + 1 ,\r\nV_63 + sizeof( * V_32 -> V_40 ) ,\r\nV_25 - sizeof( * V_32 -> V_40 ) , 1 ) ;\r\nif ( F_51 ( V_32 -> V_40 ) )\r\ngoto V_69;\r\nV_36 = 0 ;\r\nV_69:\r\nif ( V_36 && ! V_61 && F_48 () )\r\nF_32 (FW_WARN GHES_PFX\r\nL_5 ) ;\r\nreturn V_36 ;\r\n}\r\nstatic void F_52 ( struct V_32 * V_32 )\r\n{\r\nV_32 -> V_40 -> V_66 = 0 ;\r\nif ( ! ( V_32 -> V_54 & V_68 ) )\r\nreturn;\r\nF_38 ( V_32 -> V_40 , V_32 -> V_67 ,\r\nsizeof( V_32 -> V_40 -> V_66 ) , 0 ) ;\r\nV_32 -> V_54 &= ~ V_68 ;\r\n}\r\nstatic void F_53 ( struct V_70 * V_71 , int V_72 )\r\n{\r\n#ifdef F_54\r\nunsigned long V_9 ;\r\nint V_54 = - 1 ;\r\nint V_73 = F_37 ( V_71 -> V_74 ) ;\r\nstruct V_75 * V_76 ;\r\nV_76 = (struct V_75 * ) ( V_71 + 1 ) ;\r\nif ( ! ( V_76 -> V_77 & V_78 ) )\r\nreturn;\r\nV_9 = V_76 -> V_79 >> V_12 ;\r\nif ( ! F_55 ( V_9 ) ) {\r\nF_56 (FW_WARN GHES_PFX\r\nL_6 ,\r\nmem_err->physical_addr) ;\r\nreturn;\r\n}\r\nif ( V_73 == V_46 &&\r\n( V_71 -> V_54 & V_80 ) )\r\nV_54 = V_81 ;\r\nif ( V_72 == V_48 && V_73 == V_48 )\r\nV_54 = 0 ;\r\nif ( V_54 != - 1 )\r\nF_57 ( V_9 , 0 , V_54 ) ;\r\n#endif\r\n}\r\nstatic void F_58 ( struct V_32 * V_32 ,\r\nconst struct V_82 * V_40 )\r\n{\r\nint V_72 , V_73 ;\r\nstruct V_70 * V_71 ;\r\nV_72 = F_37 ( V_40 -> V_74 ) ;\r\nF_59 (estatus, gdata) {\r\nV_73 = F_37 ( V_71 -> V_74 ) ;\r\nif ( ! F_60 ( * ( V_83 * ) V_71 -> V_84 ,\r\nV_85 ) ) {\r\nstruct V_75 * V_76 ;\r\nV_76 = (struct V_75 * ) ( V_71 + 1 ) ;\r\nF_61 ( V_32 , V_72 , V_76 ) ;\r\nF_62 ( V_72 , V_76 ) ;\r\nF_53 ( V_71 , V_72 ) ;\r\n}\r\n#ifdef F_63\r\nelse if ( ! F_60 ( * ( V_83 * ) V_71 -> V_84 ,\r\nV_86 ) ) {\r\nstruct V_87 * V_88 ;\r\nV_88 = (struct V_87 * ) ( V_71 + 1 ) ;\r\nif ( V_72 == V_48 &&\r\nV_73 == V_48 &&\r\nV_88 -> V_77 & V_89 &&\r\nV_88 -> V_77 & V_90 ) {\r\nunsigned int V_91 ;\r\nint V_92 ;\r\nV_91 = F_64 ( V_88 -> V_93 . V_94 ,\r\nV_88 -> V_93 . V_95 ) ;\r\nV_92 = F_65 ( V_72 ) ;\r\nif ( V_71 -> V_54 & V_96 )\r\nV_92 = V_97 ;\r\nF_66 ( V_88 -> V_93 . V_98 ,\r\nV_88 -> V_93 . V_99 ,\r\nV_91 , V_92 ,\r\n(struct V_100 * )\r\nV_88 -> V_101 ) ;\r\n}\r\n}\r\n#endif\r\n}\r\n}\r\nstatic void F_67 ( const char * V_102 ,\r\nconst struct V_33 * V_34 ,\r\nconst struct V_82 * V_40 )\r\n{\r\nstatic T_4 V_103 ;\r\nunsigned int V_104 ;\r\nchar V_105 [ 64 ] ;\r\nif ( V_102 == NULL ) {\r\nif ( F_37 ( V_40 -> V_74 ) <=\r\nV_46 )\r\nV_102 = V_106 ;\r\nelse\r\nV_102 = V_107 ;\r\n}\r\nV_104 = F_68 ( & V_103 ) ;\r\nsnprintf ( V_105 , sizeof( V_105 ) , L_7 V_108 , V_102 , V_104 ) ;\r\nF_69 ( L_8Hardware error from APEI Generic Hardware Error Source: %d\nL_9Poll interval is 0 for generic hardware error source: %d, disabled.\nL_10Fatal hardware error!L_11ghesL_12ghesL_13ID: %d, trying to add NMI notification which is not supported!\nL_14ID: %d, trying to remove NMI notification which is not supported!\nL_15Generic hardware error source: %d notified via NMI interrupt is not supported!\nL_16Generic hardware error source: %d notified via local interrupt is not supported!\nL_17Unknown notification type: %u for generic hardware error source: %d\nL_18Invalid error block length: %u for generic hardware error source: %d\nL_19Failed to map GSI to IRQ for generic hardware error source: %d\nL_20GHES IRQL_21Failed to register IRQ for generic hardware error source: %d\nL_22GHESL_23HEST is not enabled!\nL_24GHES is not enabled!\nL_25APEI firmware first mode is enabled by APEI bit and WHEA _OSC.\nL_26APEI firmware first mode is enabled by WHEA _OSC.\nL_27APEI firmware first mode is enabled by APEI bit.\nL_28Failed to enable APEI firmware first mode.\nL_29Huang YingL_30APEI Generic Hardware Error Source supportL_31GPLL_32platform:GHES"
