###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID ws34)
#  Generated on:      Thu May 26 19:21:46 2016
#  Design:            square_root_finder
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin low_reg_0_/CK 
Endpoint:   low_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q   (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.390
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.204 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.097 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.062 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |    0.002 | 
     | g_reg_0_   | CK ^ -> Q v | DFFRHQX4  | 0.107 |   0.314 |    0.110 | 
     | U433       | A v -> Y ^  | CLKINVX3  | 0.047 |   0.361 |    0.156 | 
     | U578       | B0 ^ -> Y v | OAI2BB2X1 | 0.029 |   0.389 |    0.185 | 
     | low_reg_0_ | D v         | DFFRHQX1  | 0.000 |   0.390 |    0.185 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.204 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.312 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.346 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.411 | 
     | low_reg_0_ | CK ^       | DFFRHQX1  | 0.008 |   0.215 |    0.419 | 
     +------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin low_reg_1_/CK 
Endpoint:   low_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q   (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.389
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.205 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.097 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.063 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |    0.002 | 
     | g_reg_1_   | CK ^ -> Q v | DFFRHQX4  | 0.112 |   0.319 |    0.114 | 
     | U432       | A v -> Y ^  | INVX4     | 0.041 |   0.360 |    0.156 | 
     | U574       | B0 ^ -> Y v | OAI2BB2X1 | 0.029 |   0.389 |    0.185 | 
     | low_reg_1_ | D v         | DFFRHQX1  | 0.000 |   0.389 |    0.185 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.205 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.312 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.346 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.411 | 
     | low_reg_1_ | CK ^       | DFFRHQX1  | 0.007 |   0.214 |    0.418 | 
     +------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin up_reg_1_/CK 
Endpoint:   up_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.395
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.211 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.103 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.069 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |   -0.004 | 
     | g_reg_1_   | CK ^ -> Q v | DFFRHQX4  | 0.112 |   0.319 |    0.108 | 
     | U432       | A v -> Y ^  | INVX4     | 0.041 |   0.360 |    0.149 | 
     | U575       | B1 ^ -> Y v | OAI2BB2X1 | 0.034 |   0.395 |    0.184 | 
     | up_reg_1_  | D v         | DFFRHQX1  | 0.000 |   0.395 |    0.184 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.211 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.319 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.353 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.418 | 
     | up_reg_1_  | CK ^       | DFFRHQX1  | 0.008 |   0.215 |    0.426 | 
     +------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin up_reg_0_/CK 
Endpoint:   up_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.396
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.212 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.105 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.070 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |   -0.006 | 
     | g_reg_0_   | CK ^ -> Q v | DFFRHQX4  | 0.107 |   0.314 |    0.102 | 
     | U433       | A v -> Y ^  | CLKINVX3  | 0.047 |   0.361 |    0.148 | 
     | U579       | B1 ^ -> Y v | OAI2BB2X1 | 0.035 |   0.396 |    0.183 | 
     | up_reg_0_  | D v         | DFFRHQX1  | 0.000 |   0.396 |    0.183 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.212 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.320 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.354 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.419 | 
     | up_reg_0_  | CK ^       | DFFRHQX1  | 0.008 |   0.214 |    0.427 | 
     +------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin g_reg_0_/CK 
Endpoint:   g_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.024
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.409
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.220 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.112 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.078 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |   -0.013 | 
     | g_reg_0_   | CK ^ -> Q v | DFFRHQX4  | 0.107 |   0.314 |    0.094 | 
     | U433       | A v -> Y ^  | CLKINVX3  | 0.047 |   0.361 |    0.141 | 
     | U399       | A1 ^ -> Y v | OAI21XL   | 0.048 |   0.409 |    0.189 | 
     | g_reg_0_   | D v         | DFFRHQX4  | 0.000 |   0.409 |    0.189 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.220 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.328 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.362 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.426 | 
     | g_reg_0_   | CK ^       | DFFRHQX4  | 0.007 |   0.214 |    0.433 | 
     +------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin low_reg_2_/CK 
Endpoint:   low_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_2_/Q   (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.402
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.221 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.113 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.079 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |   -0.014 | 
     | g_reg_2_   | CK ^ -> Q v | DFFRHQX4  | 0.108 |   0.314 |    0.094 | 
     | U431       | A v -> Y ^  | INVX2     | 0.058 |   0.372 |    0.152 | 
     | U572       | B0 ^ -> Y v | OAI2BB2X1 | 0.030 |   0.402 |    0.181 | 
     | low_reg_2_ | D v         | DFFRHQX1  | 0.000 |   0.402 |    0.182 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.221 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.328 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.362 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.427 | 
     | low_reg_2_ | CK ^       | DFFRHQX1  | 0.006 |   0.212 |    0.433 | 
     +------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin up_reg_2_/CK 
Endpoint:   up_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_2_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.407
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.224 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.117 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.083 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |   -0.018 | 
     | g_reg_2_   | CK ^ -> Q v | DFFRHQX4  | 0.108 |   0.314 |    0.090 | 
     | U431       | A v -> Y ^  | INVX2     | 0.058 |   0.372 |    0.148 | 
     | U573       | B1 ^ -> Y v | OAI2BB2X1 | 0.035 |   0.407 |    0.183 | 
     | up_reg_2_  | D v         | DFFRHQX1  | 0.000 |   0.407 |    0.183 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.224 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.332 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.366 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.431 | 
     | up_reg_2_  | CK ^       | DFFRHQX1  | 0.007 |   0.214 |    0.438 | 
     +------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin g_reg_1_/CK 
Endpoint:   g_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.028
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.424
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.237 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.129 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.095 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |   -0.030 | 
     | g_reg_1_   | CK ^ -> Q v | DFFRHQX4  | 0.112 |   0.319 |    0.082 | 
     | U432       | A v -> Y ^  | INVX4     | 0.041 |   0.360 |    0.124 | 
     | U395       | A1 ^ -> Y v | OAI21XL   | 0.063 |   0.423 |    0.187 | 
     | g_reg_1_   | D v         | DFFRHQX4  | 0.000 |   0.424 |    0.187 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.237 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.344 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.378 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.443 | 
     | g_reg_1_   | CK ^       | DFFRHQX4  | 0.008 |   0.215 |    0.451 | 
     +------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin g_reg_2_/CK 
Endpoint:   g_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_2_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.427
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.239 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.131 | 
     | clk__L2_I0 | A v -> Y ^  | CLKINVX8  | 0.034 |   0.142 |   -0.097 | 
     | clk__L3_I0 | A ^ -> Y ^  | CLKBUFX20 | 0.065 |   0.207 |   -0.032 | 
     | g_reg_2_   | CK ^ -> Q v | DFFRHQX4  | 0.108 |   0.314 |    0.076 | 
     | U431       | A v -> Y ^  | INVX2     | 0.058 |   0.372 |    0.134 | 
     | U393       | A1 ^ -> Y v | OAI21XL   | 0.054 |   0.427 |    0.188 | 
     | g_reg_2_   | D v         | DFFRHQX4  | 0.000 |   0.427 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.239 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.346 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.380 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.445 | 
     | g_reg_2_   | CK ^       | DFFRHQX4  | 0.008 |   0.214 |    0.453 | 
     +------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin up_reg_16_/CK 
Endpoint:   up_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_16_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.444
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.255 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.148 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.113 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.047 | 
     | up_reg_16_ | CK ^ -> Q v | DFFSRHQX1 | 0.156 |   0.365 |    0.110 | 
     | U510       | A v -> Y ^  | INVX1     | 0.044 |   0.409 |    0.154 | 
     | U509       | C1 ^ -> Y v | OAI222XL  | 0.035 |   0.444 |    0.189 | 
     | up_reg_16_ | D v         | DFFSRHQX1 | 0.000 |   0.444 |    0.189 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.255 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.363 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.398 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.464 | 
     | up_reg_16_ | CK ^       | DFFSRHQX1 | 0.006 |   0.215 |    0.470 | 
     +------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin up_reg_20_/CK 
Endpoint:   up_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_20_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.444
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.256 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.148 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.143 |   -0.113 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.045 | 
     | up_reg_20_ | CK ^ -> Q v | DFFSRHQX1 | 0.153 |   0.364 |    0.108 | 
     | U502       | A v -> Y ^  | INVX1     | 0.045 |   0.409 |    0.153 | 
     | U501       | C1 ^ -> Y v | OAI222XL  | 0.035 |   0.444 |    0.188 | 
     | up_reg_20_ | D v         | DFFSRHQX1 | 0.000 |   0.444 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.256 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.363 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.398 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.466 | 
     | up_reg_20_ | CK ^       | DFFSRHQX1 | 0.003 |   0.213 |    0.469 | 
     +------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin up_reg_18_/CK 
Endpoint:   up_reg_18_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_18_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.444
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.257 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.149 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.115 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.048 | 
     | up_reg_18_ | CK ^ -> Q v | DFFSRHQX1 | 0.155 |   0.364 |    0.107 | 
     | U506       | A v -> Y ^  | INVX1     | 0.045 |   0.409 |    0.152 | 
     | U505       | C1 ^ -> Y v | OAI222XL  | 0.035 |   0.444 |    0.187 | 
     | up_reg_18_ | D v         | DFFSRHQX1 | 0.000 |   0.444 |    0.187 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.257 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.365 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.399 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.466 | 
     | up_reg_18_ | CK ^       | DFFSRHQX1 | 0.003 |   0.212 |    0.469 | 
     +------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin up_reg_14_/CK 
Endpoint:   up_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_14_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.446
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.257 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.150 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.115 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.049 | 
     | up_reg_14_ | CK ^ -> Q v | DFFSRHQX1 | 0.153 |   0.362 |    0.105 | 
     | U514       | A v -> Y ^  | INVX1     | 0.047 |   0.409 |    0.151 | 
     | U513       | C1 ^ -> Y v | OAI222XL  | 0.037 |   0.446 |    0.188 | 
     | up_reg_14_ | D v         | DFFSRHQX1 | 0.000 |   0.446 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.257 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.365 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.400 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.466 | 
     | up_reg_14_ | CK ^       | DFFSRHQX1 | 0.005 |   0.214 |    0.472 | 
     +------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin up_reg_10_/CK 
Endpoint:   up_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_10_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.446
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.258 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.150 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.116 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.047 | 
     | up_reg_10_ | CK ^ -> Q v | DFFSRHQX1 | 0.155 |   0.366 |    0.108 | 
     | U522       | A v -> Y ^  | INVX1     | 0.045 |   0.410 |    0.152 | 
     | U521       | C1 ^ -> Y v | OAI222XL  | 0.036 |   0.446 |    0.188 | 
     | up_reg_10_ | D v         | DFFSRHQX1 | 0.000 |   0.446 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.258 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.366 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.401 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.469 | 
     | up_reg_10_ | CK ^       | DFFSRHQX1 | 0.003 |   0.214 |    0.472 | 
     +------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin up_reg_9_/CK 
Endpoint:   up_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_9_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.446
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.258 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.150 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.143 |   -0.116 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.047 | 
     | up_reg_9_  | CK ^ -> Q v | DFFSRHQX1 | 0.152 |   0.363 |    0.105 | 
     | U524       | A v -> Y ^  | INVX1     | 0.044 |   0.407 |    0.149 | 
     | U523       | C1 ^ -> Y v | OAI222XL  | 0.039 |   0.445 |    0.187 | 
     | up_reg_9_  | D v         | DFFSRHQX1 | 0.000 |   0.446 |    0.187 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.258 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.366 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.401 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.469 | 
     | up_reg_9_  | CK ^       | DFFSRHQX1 | 0.003 |   0.214 |    0.472 | 
     +------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin up_reg_11_/CK 
Endpoint:   up_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_11_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.445
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.258 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.150 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.116 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.049 | 
     | up_reg_11_ | CK ^ -> Q v | DFFSRHQX1 | 0.157 |   0.366 |    0.108 | 
     | U520       | A v -> Y ^  | INVX1     | 0.045 |   0.411 |    0.153 | 
     | U519       | C1 ^ -> Y v | OAI222XL  | 0.034 |   0.445 |    0.187 | 
     | up_reg_11_ | D v         | DFFSRHQX1 | 0.000 |   0.445 |    0.187 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.258 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.366 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.400 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.467 | 
     | up_reg_11_ | CK ^       | DFFSRHQX1 | 0.004 |   0.212 |    0.470 | 
     +------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin up_reg_19_/CK 
Endpoint:   up_reg_19_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_19_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.447
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.259 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.151 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.116 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.048 | 
     | up_reg_19_ | CK ^ -> Q v | DFFSRHQX1 | 0.156 |   0.367 |    0.108 | 
     | U504       | A v -> Y ^  | INVX1     | 0.045 |   0.412 |    0.153 | 
     | U503       | C1 ^ -> Y v | OAI222XL  | 0.036 |   0.447 |    0.188 | 
     | up_reg_19_ | D v         | DFFSRHQX1 | 0.000 |   0.447 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.259 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.367 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.401 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.470 | 
     | up_reg_19_ | CK ^       | DFFSRHQX1 | 0.003 |   0.214 |    0.473 | 
     +------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin up_reg_17_/CK 
Endpoint:   up_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_17_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.446
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.259 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.152 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.117 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.051 | 
     | up_reg_17_ | CK ^ -> Q v | DFFSRHQX1 | 0.154 |   0.362 |    0.103 | 
     | U508       | A v -> Y ^  | INVX1     | 0.047 |   0.409 |    0.150 | 
     | U507       | C1 ^ -> Y v | OAI222XL  | 0.037 |   0.446 |    0.187 | 
     | up_reg_17_ | D v         | DFFSRHQX1 | 0.000 |   0.446 |    0.187 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.259 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.367 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.402 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.468 | 
     | up_reg_17_ | CK ^       | DFFSRHQX1 | 0.004 |   0.212 |    0.472 | 
     +------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin up_reg_6_/CK 
Endpoint:   up_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_6_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.449
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.260 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.152 | 
     | clk__L2_I3 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.118 | 
     | clk__L3_I3 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.211 |   -0.050 | 
     | up_reg_6_  | CK ^ -> Q v | DFFSRHQX1 | 0.157 |   0.368 |    0.108 | 
     | U530       | A v -> Y ^  | INVX1     | 0.046 |   0.414 |    0.154 | 
     | U529       | C1 ^ -> Y v | OAI222XL  | 0.035 |   0.449 |    0.189 | 
     | up_reg_6_  | D v         | DFFSRHQX1 | 0.000 |   0.449 |    0.189 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.260 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.368 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.403 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.471 | 
     | up_reg_6_  | CK ^       | DFFSRHQX1 | 0.004 |   0.214 |    0.474 | 
     +------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin up_reg_7_/CK 
Endpoint:   up_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_7_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.452
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.264 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.156 | 
     | clk__L2_I2 | A v -> Y ^  | CLKINVX8  | 0.037 |   0.144 |   -0.119 | 
     | clk__L3_I2 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.213 |   -0.051 | 
     | up_reg_7_  | CK ^ -> Q v | DFFSRHQX1 | 0.155 |   0.367 |    0.104 | 
     | U528       | A v -> Y ^  | INVX1     | 0.044 |   0.411 |    0.148 | 
     | U527       | C1 ^ -> Y v | OAI222XL  | 0.041 |   0.452 |    0.189 | 
     | up_reg_7_  | D v         | DFFSRHQX1 | 0.000 |   0.452 |    0.189 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.264 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.371 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.408 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.476 | 
     | up_reg_7_  | CK ^       | DFFSRHQX1 | 0.004 |   0.216 |    0.480 | 
     +------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin up_reg_13_/CK 
Endpoint:   up_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_13_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.451
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.264 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.156 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.122 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.055 | 
     | up_reg_13_ | CK ^ -> Q v | DFFSRHQX1 | 0.157 |   0.366 |    0.102 | 
     | U516       | A v -> Y ^  | INVX1     | 0.046 |   0.412 |    0.148 | 
     | U515       | C1 ^ -> Y v | OAI222XL  | 0.039 |   0.451 |    0.187 | 
     | up_reg_13_ | D v         | DFFSRHQX1 | 0.000 |   0.451 |    0.187 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.264 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.372 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.406 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.473 | 
     | up_reg_13_ | CK ^       | DFFSRHQX1 | 0.005 |   0.213 |    0.477 | 
     +------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin up_reg_12_/CK 
Endpoint:   up_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_12_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.452
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.266 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.158 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.123 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.057 | 
     | up_reg_12_ | CK ^ -> Q v | DFFSRHQX1 | 0.158 |   0.366 |    0.101 | 
     | U518       | A v -> Y ^  | INVX1     | 0.047 |   0.413 |    0.148 | 
     | U517       | C1 ^ -> Y v | OAI222XL  | 0.039 |   0.452 |    0.186 | 
     | up_reg_12_ | D v         | DFFSRHQX1 | 0.000 |   0.452 |    0.186 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.266 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.373 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.408 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.474 | 
     | up_reg_12_ | CK ^       | DFFSRHQX1 | 0.004 |   0.213 |    0.478 | 
     +------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin up_reg_8_/CK 
Endpoint:   up_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_8_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.027
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.455
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.266 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.158 | 
     | clk__L2_I2 | A v -> Y ^  | CLKINVX8  | 0.037 |   0.144 |   -0.121 | 
     | clk__L3_I2 | A ^ -> Y ^  | CLKBUFX20 | 0.068 |   0.213 |   -0.053 | 
     | up_reg_8_  | CK ^ -> Q v | DFFSRHQX1 | 0.157 |   0.370 |    0.104 | 
     | U526       | A v -> Y ^  | INVX1     | 0.046 |   0.416 |    0.150 | 
     | U525       | C1 ^ -> Y v | OAI222XL  | 0.039 |   0.455 |    0.189 | 
     | up_reg_8_  | D v         | DFFSRHQX1 | 0.000 |   0.455 |    0.189 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.266 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.373 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.410 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.478 | 
     | up_reg_8_  | CK ^       | DFFSRHQX1 | 0.004 |   0.216 |    0.482 | 
     +------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin up_reg_15_/CK 
Endpoint:   up_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_15_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.455
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |            |             |           |       |  Time   |   Time   | 
     |------------+-------------+-----------+-------+---------+----------| 
     |            | clk ^       |           |       |   0.000 |   -0.267 | 
     | clk__L1_I0 | A ^ -> Y v  | CLKINVX20 | 0.108 |   0.108 |   -0.159 | 
     | clk__L2_I1 | A v -> Y ^  | CLKINVX8  | 0.035 |   0.142 |   -0.125 | 
     | clk__L3_I1 | A ^ -> Y ^  | CLKBUFX20 | 0.066 |   0.209 |   -0.058 | 
     | up_reg_15_ | CK ^ -> Q v | DFFSRHQX1 | 0.163 |   0.372 |    0.105 | 
     | U512       | A v -> Y ^  | INVX1     | 0.046 |   0.418 |    0.151 | 
     | U511       | C1 ^ -> Y v | OAI222XL  | 0.038 |   0.455 |    0.188 | 
     | up_reg_15_ | D v         | DFFSRHQX1 | 0.000 |   0.455 |    0.188 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.267 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.375 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.409 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.476 | 
     | up_reg_15_ | CK ^       | DFFSRHQX1 | 0.006 |   0.215 |    0.482 | 
     +------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin up_reg_21_/CK 
Endpoint:   up_reg_21_/D  (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_21_/QN (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.010
+ Phase Shift                   0.000
= Required Time                 0.204
  Arrival Time                  0.471
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.267 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.160 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.035 |   0.143 |   -0.125 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.057 | 
     | up_reg_21_ | CK ^ -> QN ^ | DFFSRXL   | 0.220 |   0.431 |    0.164 | 
     | U500       | C1 ^ -> Y v  | OAI222XL  | 0.040 |   0.471 |    0.204 | 
     | up_reg_21_ | D v          | DFFSRXL   | 0.000 |   0.471 |    0.204 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.267 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.375 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.143 |    0.410 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.478 | 
     | up_reg_21_ | CK ^       | DFFSRXL   | 0.003 |   0.213 |    0.480 | 
     +------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin low_reg_30_/CK 
Endpoint:   low_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_30_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.455
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.270 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.162 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.037 |   0.144 |   -0.125 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.213 |   -0.057 | 
     | low_reg_30_ | CK ^ -> Q v  | DFFRHQX1  | 0.151 |   0.364 |    0.094 | 
     | U577        | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.455 |    0.185 | 
     | low_reg_30_ | D v          | DFFRHQX1  | 0.000 |   0.455 |    0.185 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.270 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.377 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.414 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.482 | 
     | low_reg_30_ | CK ^       | DFFRHQX1  | 0.004 |   0.216 |    0.486 | 
     +-------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin low_reg_27_/CK 
Endpoint:   low_reg_27_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_27_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.454
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.270 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.162 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.037 |   0.144 |   -0.125 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.213 |   -0.057 | 
     | low_reg_27_ | CK ^ -> Q v  | DFFRHQX1  | 0.150 |   0.362 |    0.093 | 
     | U539        | A0N v -> Y v | OAI2BB2X1 | 0.091 |   0.454 |    0.184 | 
     | low_reg_27_ | D v          | DFFRHQX1  | 0.000 |   0.454 |    0.184 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.270 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.377 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.414 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.482 | 
     | low_reg_27_ | CK ^       | DFFRHQX1  | 0.002 |   0.215 |    0.484 | 
     +-------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin low_reg_12_/CK 
Endpoint:   low_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_12_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.453
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.270 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.162 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.127 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.059 | 
     | low_reg_12_ | CK ^ -> Q v  | DFFRHQX1  | 0.151 |   0.361 |    0.092 | 
     | U556        | A0N v -> Y v | OAI2BB2X1 | 0.091 |   0.453 |    0.183 | 
     | low_reg_12_ | D v          | DFFRHQX1  | 0.000 |   0.453 |    0.183 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.270 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.377 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.143 |    0.412 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.480 | 
     | low_reg_12_ | CK ^       | DFFRHQX1  | 0.003 |   0.214 |    0.484 | 
     +-------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin low_reg_13_/CK 
Endpoint:   low_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_13_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.450
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.270 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.162 | 
     | clk__L2_I1  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.128 | 
     | clk__L3_I1  | A ^ -> Y ^   | CLKBUFX20 | 0.066 |   0.209 |   -0.061 | 
     | low_reg_13_ | CK ^ -> Q v  | DFFRHQX1  | 0.148 |   0.357 |    0.087 | 
     | U566        | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.450 |    0.180 | 
     | low_reg_13_ | D v          | DFFRHQX1  | 0.000 |   0.450 |    0.180 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.270 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.378 | 
     | clk__L2_I1  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.412 | 
     | clk__L3_I1  | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.479 | 
     | low_reg_13_ | CK ^       | DFFRHQX1  | 0.003 |   0.212 |    0.482 | 
     +-------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin up_reg_23_/CK 
Endpoint:   up_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_23_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.454
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.270 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.162 | 
     | clk__L2_I2 | A v -> Y ^   | CLKINVX8  | 0.037 |   0.144 |   -0.126 | 
     | clk__L3_I2 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.213 |   -0.058 | 
     | up_reg_23_ | CK ^ -> Q v  | DFFRHQX1  | 0.149 |   0.362 |    0.091 | 
     | U546       | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.454 |    0.184 | 
     | up_reg_23_ | D v          | DFFRHQX1  | 0.000 |   0.454 |    0.184 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.270 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.378 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.414 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.483 | 
     | up_reg_23_ | CK ^       | DFFRHQX1  | 0.002 |   0.215 |    0.485 | 
     +------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin low_reg_9_/CK 
Endpoint:   low_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_9_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.453
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.270 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.163 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.035 |   0.143 |   -0.128 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.060 | 
     | low_reg_9_ | CK ^ -> Q v  | DFFRHQX1  | 0.150 |   0.361 |    0.091 | 
     | U559       | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.453 |    0.183 | 
     | low_reg_9_ | D v          | DFFRHQX1  | 0.000 |   0.453 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.270 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.378 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.413 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.481 | 
     | low_reg_9_ | CK ^       | DFFRHQX1  | 0.003 |   0.214 |    0.484 | 
     +------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin low_reg_21_/CK 
Endpoint:   low_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_21_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.453
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.271 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.163 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.128 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.060 | 
     | low_reg_21_ | CK ^ -> Q v  | DFFRHQX1  | 0.150 |   0.361 |    0.090 | 
     | U550        | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.453 |    0.182 | 
     | low_reg_21_ | D v          | DFFRHQX1  | 0.000 |   0.453 |    0.182 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.271 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.378 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.143 |    0.413 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.481 | 
     | low_reg_21_ | CK ^       | DFFRHQX1  | 0.003 |   0.213 |    0.484 | 
     +-------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin low_reg_23_/CK 
Endpoint:   low_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_23_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.452
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.271 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.163 | 
     | clk__L2_I0  | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.129 | 
     | clk__L3_I0  | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.207 |   -0.064 | 
     | low_reg_23_ | CK ^ -> Q v  | DFFRHQX1  | 0.152 |   0.359 |    0.088 | 
     | U547        | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.451 |    0.181 | 
     | low_reg_23_ | D v          | DFFRHQX1  | 0.000 |   0.452 |    0.181 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.271 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.378 | 
     | clk__L2_I0  | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.412 | 
     | clk__L3_I0  | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.477 | 
     | low_reg_23_ | CK ^       | DFFRHQX1  | 0.006 |   0.212 |    0.483 | 
     +-------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin low_reg_22_/CK 
Endpoint:   low_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_22_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.454
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.271 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.163 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.129 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.061 | 
     | low_reg_22_ | CK ^ -> Q v  | DFFRHQX1  | 0.150 |   0.361 |    0.090 | 
     | U549        | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.454 |    0.183 | 
     | low_reg_22_ | D v          | DFFRHQX1  | 0.000 |   0.454 |    0.183 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.271 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.379 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.414 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.482 | 
     | low_reg_22_ | CK ^       | DFFRHQX1  | 0.004 |   0.214 |    0.485 | 
     +-------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin low_reg_24_/CK 
Endpoint:   low_reg_24_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_24_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.457
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.271 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.164 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.037 |   0.144 |   -0.127 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.213 |   -0.059 | 
     | low_reg_24_ | CK ^ -> Q v  | DFFRHQX1  | 0.152 |   0.365 |    0.093 | 
     | U545        | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.457 |    0.185 | 
     | low_reg_24_ | D v          | DFFRHQX1  | 0.000 |   0.457 |    0.185 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.271 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.379 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.416 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.484 | 
     | low_reg_24_ | CK ^       | DFFRHQX1  | 0.004 |   0.216 |    0.487 | 
     +-------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin low_reg_5_/CK 
Endpoint:   low_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_5_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.455
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.272 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.164 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.130 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.207 |   -0.065 | 
     | low_reg_5_ | CK ^ -> Q v  | DFFRHQX1  | 0.156 |   0.362 |    0.090 | 
     | U563       | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.455 |    0.183 | 
     | low_reg_5_ | D v          | DFFRHQX1  | 0.000 |   0.455 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.272 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.414 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.479 | 
     | low_reg_5_ | CK ^       | DFFRHQX1  | 0.007 |   0.214 |    0.486 | 
     +------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin low_reg_20_/CK 
Endpoint:   low_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_20_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.213
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.454
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.272 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.164 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.130 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.062 | 
     | low_reg_20_ | CK ^ -> Q v  | DFFRHQX1  | 0.150 |   0.360 |    0.088 | 
     | U551        | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.454 |    0.182 | 
     | low_reg_20_ | D v          | DFFRHQX1  | 0.000 |   0.454 |    0.182 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.272 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.415 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.483 | 
     | low_reg_20_ | CK ^       | DFFRHQX1  | 0.003 |   0.213 |    0.486 | 
     +-------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin up_reg_30_/CK 
Endpoint:   up_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_30_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.458
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.272 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.165 | 
     | clk__L2_I2 | A v -> Y ^   | CLKINVX8  | 0.037 |   0.144 |   -0.128 | 
     | clk__L3_I2 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.213 |   -0.060 | 
     | up_reg_30_ | CK ^ -> Q v  | DFFRHQX1  | 0.153 |   0.366 |    0.093 | 
     | U576       | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.458 |    0.185 | 
     | up_reg_30_ | D v          | DFFRHQX1  | 0.000 |   0.458 |    0.185 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.272 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.417 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.485 | 
     | up_reg_30_ | CK ^       | DFFRHQX1  | 0.004 |   0.216 |    0.489 | 
     +------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin low_reg_14_/CK 
Endpoint:   low_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_14_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.452
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.273 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.165 | 
     | clk__L2_I1  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.130 | 
     | clk__L3_I1  | A ^ -> Y ^   | CLKBUFX20 | 0.066 |   0.209 |   -0.064 | 
     | low_reg_14_ | CK ^ -> Q v  | DFFRHQX1  | 0.149 |   0.358 |    0.085 | 
     | U565        | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.452 |    0.180 | 
     | low_reg_14_ | D v          | DFFRHQX1  | 0.000 |   0.452 |    0.180 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.273 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.380 | 
     | clk__L2_I1  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.415 | 
     | clk__L3_I1  | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.481 | 
     | low_reg_14_ | CK ^       | DFFRHQX1  | 0.003 |   0.211 |    0.484 | 
     +-------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin low_reg_11_/CK 
Endpoint:   low_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_11_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.456
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.273 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.165 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.130 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.062 | 
     | low_reg_11_ | CK ^ -> Q v  | DFFRHQX1  | 0.152 |   0.363 |    0.090 | 
     | U557        | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.455 |    0.183 | 
     | low_reg_11_ | D v          | DFFRHQX1  | 0.000 |   0.456 |    0.183 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.273 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.381 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.143 |    0.415 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.484 | 
     | low_reg_11_ | CK ^       | DFFRHQX1  | 0.003 |   0.214 |    0.487 | 
     +-------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin low_reg_25_/CK 
Endpoint:   low_reg_25_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_25_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.458
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.273 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.165 | 
     | clk__L2_I2  | A v -> Y ^   | CLKINVX8  | 0.037 |   0.144 |   -0.129 | 
     | clk__L3_I2  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.213 |   -0.060 | 
     | low_reg_25_ | CK ^ -> Q v  | DFFRHQX1  | 0.153 |   0.365 |    0.092 | 
     | U543        | A0N v -> Y v | OAI2BB2X1 | 0.092 |   0.458 |    0.185 | 
     | low_reg_25_ | D v          | DFFRHQX1  | 0.000 |   0.458 |    0.185 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.273 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.381 | 
     | clk__L2_I2  | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.417 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.485 | 
     | low_reg_25_ | CK ^       | DFFRHQX1  | 0.003 |   0.215 |    0.488 | 
     +-------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin up_reg_4_/CK 
Endpoint:   up_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.454
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.274 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.166 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.132 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.207 |   -0.067 | 
     | up_reg_4_  | CK ^ -> Q v  | DFFRHQX1  | 0.154 |   0.361 |    0.087 | 
     | U569       | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.454 |    0.180 | 
     | up_reg_4_  | D v          | DFFRHQX1  | 0.000 |   0.454 |    0.180 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.274 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.382 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.416 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.481 | 
     | up_reg_4_  | CK ^       | DFFRHQX1  | 0.004 |   0.211 |    0.485 | 
     +------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin low_reg_10_/CK 
Endpoint:   low_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_10_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.456
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.274 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I3  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.132 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.064 | 
     | low_reg_10_ | CK ^ -> Q v  | DFFRHQX1  | 0.151 |   0.361 |    0.087 | 
     | U558        | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.456 |    0.182 | 
     | low_reg_10_ | D v          | DFFRHQX1  | 0.000 |   0.456 |    0.182 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.274 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.382 | 
     | clk__L2_I3  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.417 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.485 | 
     | low_reg_10_ | CK ^       | DFFRHQX1  | 0.003 |   0.214 |    0.488 | 
     +-------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin low_reg_6_/CK 
Endpoint:   low_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_6_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.457
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.274 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.035 |   0.143 |   -0.132 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.064 | 
     | low_reg_6_ | CK ^ -> Q v  | DFFRHQX1  | 0.153 |   0.364 |    0.089 | 
     | U562       | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.457 |    0.183 | 
     | low_reg_6_ | D v          | DFFRHQX1  | 0.000 |   0.457 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.274 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.382 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.417 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.485 | 
     | low_reg_6_ | CK ^       | DFFRHQX1  | 0.003 |   0.214 |    0.488 | 
     +------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin low_reg_3_/CK 
Endpoint:   low_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.457
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.167 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.133 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.207 |   -0.068 | 
     | low_reg_3_ | CK ^ -> Q v  | DFFRHQX1  | 0.157 |   0.363 |    0.089 | 
     | U570       | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.457 |    0.182 | 
     | low_reg_3_ | D v          | DFFRHQX1  | 0.000 |   0.457 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.382 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.416 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.481 | 
     | low_reg_3_ | CK ^       | DFFRHQX1  | 0.007 |   0.214 |    0.488 | 
     +------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin low_reg_7_/CK 
Endpoint:   low_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_7_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.458
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.168 | 
     | clk__L2_I3 | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.133 | 
     | clk__L3_I3 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.211 |   -0.065 | 
     | low_reg_7_ | CK ^ -> Q v  | DFFRHQX1  | 0.152 |   0.363 |    0.088 | 
     | U561       | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.458 |    0.183 | 
     | low_reg_7_ | D v          | DFFRHQX1  | 0.000 |   0.458 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.418 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.211 |    0.486 | 
     | low_reg_7_ | CK ^       | DFFRHQX1  | 0.004 |   0.214 |    0.490 | 
     +------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin up_reg_22_/CK 
Endpoint:   up_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_22_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.216
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.460
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.275 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.168 | 
     | clk__L2_I2 | A v -> Y ^   | CLKINVX8  | 0.037 |   0.144 |   -0.131 | 
     | clk__L3_I2 | A ^ -> Y ^   | CLKBUFX20 | 0.068 |   0.213 |   -0.063 | 
     | up_reg_22_ | CK ^ -> Q v  | DFFRHQX1  | 0.154 |   0.367 |    0.091 | 
     | U548       | A0N v -> Y v | OAI2BB2X1 | 0.094 |   0.460 |    0.185 | 
     | up_reg_22_ | D v          | DFFRHQX1  | 0.000 |   0.460 |    0.185 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.275 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.037 |   0.144 |    0.420 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.068 |   0.213 |    0.488 | 
     | up_reg_22_ | CK ^       | DFFRHQX1  | 0.004 |   0.216 |    0.492 | 
     +------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin low_reg_4_/CK 
Endpoint:   low_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.458
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.276 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.168 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.134 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.207 |   -0.069 | 
     | low_reg_4_ | CK ^ -> Q v  | DFFRHQX1  | 0.159 |   0.365 |    0.090 | 
     | U568       | A0N v -> Y v | OAI2BB2X1 | 0.093 |   0.458 |    0.183 | 
     | low_reg_4_ | D v          | DFFRHQX1  | 0.000 |   0.458 |    0.183 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.276 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.383 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.417 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.482 | 
     | low_reg_4_ | CK ^       | DFFRHQX1  | 0.007 |   0.214 |    0.489 | 
     +------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin up_reg_5_/CK 
Endpoint:   up_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: up_reg_5_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.455
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |            |              |           |       |  Time   |   Time   | 
     |------------+--------------+-----------+-------+---------+----------| 
     |            | clk ^        |           |       |   0.000 |   -0.276 | 
     | clk__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.168 | 
     | clk__L2_I0 | A v -> Y ^   | CLKINVX8  | 0.034 |   0.142 |   -0.134 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUFX20 | 0.065 |   0.207 |   -0.069 | 
     | up_reg_5_  | CK ^ -> Q v  | DFFRHQX1  | 0.153 |   0.360 |    0.084 | 
     | U567       | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.455 |    0.179 | 
     | up_reg_5_  | D v          | DFFRHQX1  | 0.000 |   0.455 |    0.179 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |    0.276 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.384 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.034 |   0.142 |    0.418 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.065 |   0.207 |    0.483 | 
     | up_reg_5_  | CK ^       | DFFRHQX1  | 0.004 |   0.211 |    0.486 | 
     +------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin low_reg_17_/CK 
Endpoint:   low_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: low_reg_17_/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.457
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | clk ^        |           |       |   0.000 |   -0.276 | 
     | clk__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.108 |   0.108 |   -0.169 | 
     | clk__L2_I1  | A v -> Y ^   | CLKINVX8  | 0.035 |   0.142 |   -0.134 | 
     | clk__L3_I1  | A ^ -> Y ^   | CLKBUFX20 | 0.066 |   0.209 |   -0.068 | 
     | low_reg_17_ | CK ^ -> Q v  | DFFRHQX1  | 0.154 |   0.362 |    0.086 | 
     | U554        | A0N v -> Y v | OAI2BB2X1 | 0.095 |   0.457 |    0.181 | 
     | low_reg_17_ | D v          | DFFRHQX1  | 0.000 |   0.457 |    0.181 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |             |            |           |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+---------+----------| 
     |             | clk ^      |           |       |   0.000 |    0.276 | 
     | clk__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.108 |   0.108 |    0.384 | 
     | clk__L2_I1  | A v -> Y ^ | CLKINVX8  | 0.035 |   0.142 |    0.419 | 
     | clk__L3_I1  | A ^ -> Y ^ | CLKBUFX20 | 0.066 |   0.209 |    0.485 | 
     | low_reg_17_ | CK ^       | DFFRHQX1  | 0.004 |   0.212 |    0.489 | 
     +-------------------------------------------------------------------+ 

