--*****************************************************************************
--***************************  VHDL Source Code  ******************************
--*****************************************************************************
--
--  DESIGNER NAME:  Connor Ott
--
--       LAB NAME:  Lab 1 - Introduction
--
--      FILE NAME:  template.vhd
--
-------------------------------------------------------------------------------
--
--  DESCRIPTION
--
--    This design will create a circuit that has a switch  
--    and a LED. If the signal from the switch is high, the 
--    LED will output high. if the switch is low, the LED will
--    be outputting low.
--
-------------------------------------------------------------------------------
--
--  REVISION HISTORY
--
--  _______________________________________________________________________
-- |  DATE    | USER | Ver |  Description                                  |
-- |==========+======+=====+================================================
-- |          |      |     |
-- | 05/22/23 | CMO  | 1.0 | Created
-- |          |      |     |
--
--*****************************************************************************
--*****************************************************************************

------------------------------------------------------------------------------
-- |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
-- ||||                                                                   ||||
-- ||||                    COMPONENT PACKAGE                              ||||
-- ||||                                                                   ||||
-- |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

PACKAGE Lab1_pkg IS
  COMPONENT Lab1 IS 
    PORT (
      switch   : IN  std_logic;
      led      : OUT std_logic
      );
  END COMPONENT;
END PACKAGE Lab1_pkg;



------------------------------------------------------------------------------
-- |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
-- |||| 
-- |||| COMPONENT DESCRIPTION 
-- |||| 
-- |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY Lab1 IS
  PORT (
      switch   : IN  std_logic;
      led      : OUT  std_logic
    );
END ENTITY Lab1;

ARCHITECTURE behave OF Lab1 IS

BEGIN

    led <= '1' WHEN (switch = '1') ELSE '0';

END ARCHITECTURE behave;
