#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002506aeb5fc0 .scope module, "tb_fp_div" "tb_fp_div" 2 338;
 .timescale 0 0;
v000002506af17700_0 .var "CLOCK", 0 0;
v000002506af177a0_0 .net "DONE", 0 0, v000002506af15cf0_0;  1 drivers
v000002506af161c0_0 .net "EXCEPTION", 1 0, v000002506af15d90_0;  1 drivers
v000002506af17840_0 .var "RESET", 0 0;
v000002506af16800_0 .var "a", 31 0;
v000002506af169e0_0 .var "b", 31 0;
v000002506af166c0_0 .net "result", 31 0, v000002506af15890_0;  1 drivers
S_000002506aeb9c40 .scope module, "d" "fpdiv" 2 383, 2 151 0, S_000002506aeb5fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "AbyB";
    .port_info 1 /OUTPUT 1 "DONE";
    .port_info 2 /OUTPUT 2 "EXCEPTION";
    .port_info 3 /INPUT 32 "InputA";
    .port_info 4 /INPUT 32 "InputB";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "RESET";
L_000002506aeb06c0 .functor XOR 1, v000002506af154d0_0, v000002506af15570_0, C4<0>, C4<0>;
v000002506af15890_0 .var "AbyB", 31 0;
v000002506af15610_0 .net "CLOCK", 0 0, v000002506af17700_0;  1 drivers
v000002506af15cf0_0 .var "DONE", 0 0;
v000002506af15d90_0 .var "EXCEPTION", 1 0;
v000002506af15e30_0 .net "InputA", 31 0, v000002506af16800_0;  1 drivers
v000002506af15110_0 .net "InputB", 31 0, v000002506af169e0_0;  1 drivers
v000002506af15ed0_0 .net "RESET", 0 0, v000002506af17840_0;  1 drivers
v000002506af151b0_0 .var "a", 31 0;
v000002506af156b0_0 .var "a_exponent", 9 0;
v000002506af15930_0 .var "a_mantissa", 24 0;
v000002506af15bb0_0 .var "b", 31 0;
v000002506af159d0_0 .var "b_exponent", 9 0;
v000002506af15f70_0 .var "b_mantissa", 24 0;
v000002506af15750_0 .var "clk_exception_circuit", 0 0;
v000002506af157f0_0 .var/i "denormalise_checker", 31 0;
v000002506af15070_0 .var/i "denormalise_result_check", 31 0;
v000002506af15a70_0 .net "exception_wire", 1 0, v000002506ae855a0_0;  1 drivers
v000002506af15250_0 .var/i "i", 31 0;
v000002506af15b10_0 .var "quotient", 31 0;
v000002506af15390_0 .var "result", 9 0;
v000002506af15430_0 .var "result_mantissa", 23 0;
v000002506af154d0_0 .var "s1", 0 0;
v000002506af15570_0 .var "s2", 0 0;
v000002506af16bc0_0 .net "special_result", 31 0, v000002506aeada80_0;  1 drivers
v000002506af16c60_0 .var "state", 3 0;
v000002506af17660_0 .net "valid", 0 0, v000002506af152f0_0;  1 drivers
v000002506af16580_0 .net "x", 0 0, L_000002506aeb06c0;  1 drivers
E_000002506ae83290 .event posedge, v000002506af15ed0_0, v000002506af15610_0;
S_000002506aeb9dd0 .scope module, "c" "checkInputs" 2 183, 2 1 0, S_000002506aeb9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InputA";
    .port_info 1 /INPUT 32 "InputB";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 2 "EXCEPTION";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /INPUT 1 "clk";
v000002506ae855a0_0 .var "EXCEPTION", 1 0;
v000002506aeb6150_0 .net "InputA", 31 0, v000002506af151b0_0;  1 drivers
v000002506aeb61f0_0 .net "InputB", 31 0, v000002506af15bb0_0;  1 drivers
v000002506aead760_0 .net "clk", 0 0, v000002506af15750_0;  1 drivers
v000002506aead800_0 .var "expA", 8 0;
v000002506aead8a0_0 .var "expB", 8 0;
v000002506aead940_0 .var "mantissaA", 22 0;
v000002506aead9e0_0 .var "mantissaB", 22 0;
v000002506aeada80_0 .var "result", 31 0;
v000002506aeadb20_0 .var "signA", 0 0;
v000002506ae8ee20_0 .var "signB", 0 0;
v000002506ae8eec0_0 .var "valInf", 31 0;
v000002506ae8ef60_0 .var "valNaN", 31 0;
v000002506af15c50_0 .var "valZero", 31 0;
v000002506af152f0_0 .var "valid", 0 0;
E_000002506ae82390 .event posedge, v000002506aead760_0;
    .scope S_000002506aeb9dd0;
T_0 ;
    %wait E_000002506ae82390;
    %load/vec4 v000002506aeb6150_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000002506aead940_0, 0, 23;
    %load/vec4 v000002506aeb61f0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000002506aead9e0_0, 0, 23;
    %load/vec4 v000002506aeb6150_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %store/vec4 v000002506aead800_0, 0, 9;
    %load/vec4 v000002506aeb61f0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %store/vec4 v000002506aead8a0_0, 0, 9;
    %load/vec4 v000002506aead800_0;
    %subi 127, 0, 9;
    %store/vec4 v000002506aead800_0, 0, 9;
    %load/vec4 v000002506aead8a0_0;
    %subi 127, 0, 9;
    %store/vec4 v000002506aead8a0_0, 0, 9;
    %load/vec4 v000002506aeb6150_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002506aeadb20_0, 0, 1;
    %load/vec4 v000002506aeb61f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002506ae8ee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506ae8ef60_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506ae8ef60_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506ae8ef60_0, 4, 1;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506ae8ef60_0, 4, 22;
    %load/vec4 v000002506aeb6150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002506aeb61f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506ae8eec0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506ae8eec0_0, 4, 8;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506ae8eec0_0, 4, 23;
    %load/vec4 v000002506aeb6150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002506aeb61f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15c50_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15c50_0, 4, 8;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15c50_0, 4, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002506af152f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002506aead800_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002506aead940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000002506aead8a0_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002506aead9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002506ae855a0_0, 0, 2;
    %load/vec4 v000002506ae8ef60_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002506aead800_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002506aead8a0_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002506ae855a0_0, 0, 2;
    %load/vec4 v000002506ae8ef60_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002506aead800_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000002506aead8a0_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002506aead9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002506ae855a0_0, 0, 2;
    %load/vec4 v000002506ae8ef60_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
T_0.6 ;
    %load/vec4 v000002506ae8eec0_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002506aead8a0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000002506af15c50_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000002506aead8a0_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002506aead9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002506ae855a0_0, 0, 2;
    %load/vec4 v000002506aead800_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002506aead940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v000002506ae8ef60_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000002506af15c50_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002506aead8a0_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002506aead9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002506ae855a0_0, 0, 2;
    %load/vec4 v000002506ae8ef60_0;
    %store/vec4 v000002506aeada80_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002506af152f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002506aeada80_0, 0, 32;
T_0.15 ;
T_0.11 ;
T_0.9 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002506aeb9c40;
T_1 ;
    %wait E_000002506ae83290;
    %load/vec4 v000002506af16c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v000002506af15e30_0;
    %assign/vec4 v000002506af151b0_0, 0;
    %load/vec4 v000002506af15110_0;
    %assign/vec4 v000002506af15bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002506af15250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002506af15070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002506af157f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v000002506af151b0_0;
    %parti/s 8, 23, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002506af156b0_0, 4, 5;
    %load/vec4 v000002506af15bb0_0;
    %parti/s 8, 23, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002506af159d0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002506af156b0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002506af159d0_0, 4, 5;
    %load/vec4 v000002506af151b0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000002506af154d0_0, 0;
    %load/vec4 v000002506af15bb0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000002506af15570_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002506af15750_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002506af15750_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v000002506af17660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000002506af16bc0_0;
    %assign/vec4 v000002506af15b10_0, 0;
    %load/vec4 v000002506af15a70_0;
    %assign/vec4 v000002506af15d90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15930_0, 4, 1;
    %load/vec4 v000002506af151b0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v000002506af15930_0, 0, 25;
    %load/vec4 v000002506af156b0_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15930_0, 4, 1;
    %load/vec4 v000002506af156b0_0;
    %addi 1, 0, 10;
    %store/vec4 v000002506af156b0_0, 0, 10;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15930_0, 4, 1;
T_1.16 ;
    %load/vec4 v000002506af15bb0_0;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %store/vec4 v000002506af15f70_0, 0, 25;
    %load/vec4 v000002506af159d0_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15f70_0, 4, 1;
    %load/vec4 v000002506af159d0_0;
    %addi 1, 0, 10;
    %store/vec4 v000002506af159d0_0, 0, 10;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15f70_0, 4, 1;
T_1.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v000002506af156b0_0;
    %load/vec4 v000002506af159d0_0;
    %sub;
    %addi 127, 0, 10;
    %store/vec4 v000002506af15390_0, 0, 10;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v000002506af15430_0;
    %parti/s 1, 23, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.19, 4;
    %load/vec4 v000002506af15430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002506af15430_0, 0, 24;
    %load/vec4 v000002506af15390_0;
    %subi 1, 0, 10;
    %store/vec4 v000002506af15390_0, 0, 10;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002506af16c60_0, 0, 4;
T_1.20 ;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v000002506af15390_0;
    %pad/s 32;
    %cmpi/s 254, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.21, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002506af15d90_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v000002506af15390_0;
    %pad/s 32;
    %cmpi/s 4294967274, 0, 32;
    %jmp/0xz  T_1.23, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002506af15d90_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v000002506af15f70_0;
    %load/vec4 v000002506af15930_0;
    %cmp/u;
    %jmp/0xz  T_1.25, 5;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000002506af15250_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v000002506af15430_0, 4, 1;
    %load/vec4 v000002506af15930_0;
    %load/vec4 v000002506af15f70_0;
    %sub;
    %store/vec4 v000002506af15930_0, 0, 25;
    %load/vec4 v000002506af15930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002506af15930_0, 0, 25;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v000002506af15930_0;
    %load/vec4 v000002506af15f70_0;
    %cmp/e;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000002506af15250_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v000002506af15430_0, 4, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v000002506af15930_0, 0, 25;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000002506af15250_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v000002506af15430_0, 4, 1;
    %load/vec4 v000002506af15930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002506af15930_0, 0, 25;
T_1.28 ;
T_1.26 ;
T_1.24 ;
T_1.22 ;
    %load/vec4 v000002506af15250_0;
    %addi 1, 0, 32;
    %store/vec4 v000002506af15250_0, 0, 32;
    %load/vec4 v000002506af15250_0;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_1.29, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
T_1.29 ;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v000002506af15390_0;
    %pad/s 32;
    %cmpi/s 1, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4294967273, 0, 32;
    %load/vec4 v000002506af15390_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002506af15070_0, 0, 32;
    %load/vec4 v000002506af15390_0;
    %addi 1, 0, 10;
    %assign/vec4 v000002506af15390_0, 0;
    %load/vec4 v000002506af15430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002506af15430_0, 0, 24;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v000002506af15070_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %load/vec4 v000002506af15390_0;
    %subi 1, 0, 10;
    %store/vec4 v000002506af15390_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002506af15070_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.34;
T_1.33 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
T_1.34 ;
T_1.32 ;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v000002506af16580_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15b10_0, 4, 1;
    %load/vec4 v000002506af15390_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15b10_0, 4, 8;
    %load/vec4 v000002506af15430_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002506af15b10_0, 4, 23;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v000002506af15b10_0;
    %store/vec4 v000002506af15890_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002506af15cf0_0, 0, 1;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v000002506af15ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.35, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002506af15cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002506af16c60_0, 0;
T_1.35 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002506aeb5fc0;
T_2 ;
    %vpi_call 2 342 "$display", "The Group Members are:" {0 0 0};
    %vpi_call 2 343 "$display", "********************************************" {0 0 0};
    %vpi_call 2 344 "$display", "2019A7PS0104P Tushar Garg" {0 0 0};
    %vpi_call 2 345 "$display", "2019A7PS0067P Ruchir Jain" {0 0 0};
    %vpi_call 2 346 "$display", "2019A7PS0127P Usneek Singh" {0 0 0};
    %vpi_call 2 347 "$display", "2019A7PS1138P Yash Gupta" {0 0 0};
    %vpi_call 2 348 "$display", "********************************************" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002506aeb5fc0;
T_3 ;
    %vpi_call 2 355 "$display", "A few things about our design:" {0 0 0};
    %vpi_call 2 356 "$display", "********************************************" {0 0 0};
    %vpi_call 2 357 "$display", "It works on the Positive edge of the CLOCK signal" {0 0 0};
    %vpi_call 2 358 "$display", "Will take 80 (max) CLOCK cycles to complete the execution" {0 0 0};
    %vpi_call 2 359 "$display", "We haven't used the guard bits" {0 0 0};
    %vpi_call 2 360 "$display", "Sir please provide a positive edge on RESET to change the inputs to the divider" {0 0 0};
    %vpi_call 2 361 "$display", "Our divider waits at the done state if no RESET is provided" {0 0 0};
    %vpi_call 2 362 "$display", "The clock cycle is of 4 units" {0 0 0};
    %vpi_call 2 363 "$display", "********************************************" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002506aeb5fc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002506af17700_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 3211307, 0, 32;
    %store/vec4 v000002506af16800_0, 0, 32;
    %pushi/vec4 3239470694, 0, 32;
    %store/vec4 v000002506af169e0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002506af17840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002506af17840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002506af17840_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002506aeb5fc0;
T_5 ;
    %delay 2, 0;
    %load/vec4 v000002506af17700_0;
    %inv;
    %store/vec4 v000002506af17700_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002506aeb5fc0;
T_6 ;
    %vpi_call 2 388 "$dumpfile", "Divider.vcd" {0 0 0};
    %vpi_call 2 389 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002506aeb9c40 {0 0 0};
    %vpi_call 2 390 "$monitor", $time, " a=%b, b=%b, result=%b EXCPTN=%b DONE=%b", v000002506af16800_0, v000002506af169e0_0, v000002506af166c0_0, v000002506af161c0_0, v000002506af177a0_0 {0 0 0};
    %delay 5500, 0;
    %vpi_call 2 391 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dividefinal.v";
