{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608411758296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608411758296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 23:02:38 2020 " "Processing started: Sat Dec 19 23:02:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608411758296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608411758296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608411758296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608411758584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_3to1.v(15) " "Verilog HDL warning at mux_3to1.v(15): extended using \"x\" or \"z\"" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608411758634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758634 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_mux_3to1 " "Found entity 2: testbench_mux_3to1" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758636 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_PC " "Found entity 2: testbench_PC" {  } { { "PC.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/PC.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758636 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shift_lift_26bits.v " "Can't analyze file -- file shift_lift_26bits.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608411758640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_32bits.v 2 2 " "Found 2 design units, including 2 entities, in source file shift_left_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_32bits " "Found entity 1: shift_left_32bits" {  } { { "shift_left_32bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758642 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_shift_left_32bits " "Found entity 2: testbench_shift_left_32bits" {  } { { "shift_left_32bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_32bits.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_4to1.v(18) " "Verilog HDL warning at mux_4to1.v(18): extended using \"x\" or \"z\"" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608411758644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758645 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_mux_4to1 " "Found entity 2: testbench_mux_4to1" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758646 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_sign_extend " "Found entity 2: testbench_sign_extend" {  } { { "sign_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/sign_extend.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 2 2 " "Found 2 design units, including 2 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758648 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_zero_extend " "Found entity 2: testbench_zero_extend" {  } { { "zero_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/zero_extend.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.v " "Can't analyze file -- file test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608411758652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758655 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_control_unit " "Found entity 2: testbench_control_unit" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 961 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "popo.v " "Can't analyze file -- file popo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608411758660 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register_file.v " "Can't analyze file -- file Register_file.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608411758665 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterFile_testbench.v " "Can't analyze file -- file RegisterFile_testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608411758669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 2 2 " "Found 2 design units, including 2 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758671 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_IF_ID " "Found entity 2: testbench_IF_ID" {  } { { "IF_ID.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/IF_ID.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_EXE.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "Forwarding_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758675 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_Forwarding_unit " "Found entity 2: testbench_Forwarding_unit" {  } { { "Forwarding_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Forwarding_unit.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_35bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_35bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_35bits " "Found entity 1: mux_2to1_35bits" {  } { { "mux_2to1_35bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_35bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_MEM.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "Hazard_detection_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Hazard_detection_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insmem.v 1 1 " "Found 1 design units, including 1 entities, in source file insmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "insMem.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/insMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608411758688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_IN Top.v(117) " "Verilog HDL Implicit Net warning at Top.v(117): created implicit net for \"PC_IN\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608411758688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Jal_control Top.v(158) " "Verilog HDL Implicit Net warning at Top.v(158): created implicit net for \"Jal_control\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608411758688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Write_data64 Top.v(178) " "Verilog HDL Implicit Net warning at Top.v(178): created implicit net for \"Write_data64\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608411758688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUsrc Top.v(253) " "Verilog HDL Implicit Net warning at Top.v(253): created implicit net for \"ALUsrc\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608411758688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bc1t_out Top.v(276) " "Verilog HDL Implicit Net warning at Top.v(276): created implicit net for \"bc1t_out\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608411758688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608411758723 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608411758738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:Clock " "Elaborating entity \"clock\" for hierarchy \"clock:Clock\"" {  } { { "Top.v" "Clock" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411758739 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk clock.v(9) " "Verilog HDL warning at clock.v(9): assignments to clk create a combinational loop" {  } { { "clock.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/clock.v" 9 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1608411758739 "|Top|clock:Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:top_PC " "Elaborating entity \"PC\" for hierarchy \"PC:top_PC\"" {  } { { "Top.v" "top_PC" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411758740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 2 2 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758752 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_Adder " "Found entity 2: testbench_Adder" {  } { { "adder.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411758752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608411758752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PC_Adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:PC_Adder\"" {  } { { "Top.v" "PC_Adder" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411758753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:top_Instruction_memory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:top_Instruction_memory\"" {  } { { "Top.v" "top_Instruction_memory" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411758755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:Top_IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:Top_IF_ID\"" {  } { { "Top.v" "Top_IF_ID" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:Top_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:Top_control_unit\"" {  } { { "Top.v" "Top_control_unit" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798375 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(129) " "Verilog HDL Case Statement warning at control_unit.v(129): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(39) " "Verilog HDL Case Statement warning at control_unit.v(39): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(441) " "Verilog HDL Case Statement warning at control_unit.v(441): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 441 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "float_control_read control_unit.v(38) " "Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable \"float_control_read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HILO_read_control control_unit.v(38) " "Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable \"HILO_read_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IF_Flush control_unit.v(38) " "Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable \"IF_Flush\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ID_Flush control_unit.v(38) " "Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable \"ID_Flush\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Store_Byte_control control_unit.v(38) " "Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable \"Store_Byte_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Store_FP control_unit.v(38) " "Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable \"Store_FP\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_signal control_unit.v(38) " "Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable \"control_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[0\] control_unit.v(38) " "Inferred latch for \"control_signal\[0\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798377 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[1\] control_unit.v(38) " "Inferred latch for \"control_signal\[1\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[2\] control_unit.v(38) " "Inferred latch for \"control_signal\[2\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[3\] control_unit.v(38) " "Inferred latch for \"control_signal\[3\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[4\] control_unit.v(38) " "Inferred latch for \"control_signal\[4\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[5\] control_unit.v(38) " "Inferred latch for \"control_signal\[5\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[6\] control_unit.v(38) " "Inferred latch for \"control_signal\[6\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[7\] control_unit.v(38) " "Inferred latch for \"control_signal\[7\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[8\] control_unit.v(38) " "Inferred latch for \"control_signal\[8\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[9\] control_unit.v(38) " "Inferred latch for \"control_signal\[9\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[10\] control_unit.v(38) " "Inferred latch for \"control_signal\[10\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[11\] control_unit.v(38) " "Inferred latch for \"control_signal\[11\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[12\] control_unit.v(38) " "Inferred latch for \"control_signal\[12\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[13\] control_unit.v(38) " "Inferred latch for \"control_signal\[13\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[14\] control_unit.v(38) " "Inferred latch for \"control_signal\[14\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[15\] control_unit.v(38) " "Inferred latch for \"control_signal\[15\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[16\] control_unit.v(38) " "Inferred latch for \"control_signal\[16\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[17\] control_unit.v(38) " "Inferred latch for \"control_signal\[17\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[18\] control_unit.v(38) " "Inferred latch for \"control_signal\[18\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[19\] control_unit.v(38) " "Inferred latch for \"control_signal\[19\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[20\] control_unit.v(38) " "Inferred latch for \"control_signal\[20\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[21\] control_unit.v(38) " "Inferred latch for \"control_signal\[21\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[22\] control_unit.v(38) " "Inferred latch for \"control_signal\[22\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[23\] control_unit.v(38) " "Inferred latch for \"control_signal\[23\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[24\] control_unit.v(38) " "Inferred latch for \"control_signal\[24\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798378 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[25\] control_unit.v(38) " "Inferred latch for \"control_signal\[25\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[26\] control_unit.v(38) " "Inferred latch for \"control_signal\[26\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[27\] control_unit.v(38) " "Inferred latch for \"control_signal\[27\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[28\] control_unit.v(38) " "Inferred latch for \"control_signal\[28\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[29\] control_unit.v(38) " "Inferred latch for \"control_signal\[29\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[30\] control_unit.v(38) " "Inferred latch for \"control_signal\[30\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[31\] control_unit.v(38) " "Inferred latch for \"control_signal\[31\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[32\] control_unit.v(38) " "Inferred latch for \"control_signal\[32\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[33\] control_unit.v(38) " "Inferred latch for \"control_signal\[33\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[34\] control_unit.v(38) " "Inferred latch for \"control_signal\[34\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Store_FP control_unit.v(38) " "Inferred latch for \"Store_FP\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Store_Byte_control control_unit.v(38) " "Inferred latch for \"Store_Byte_control\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Flush control_unit.v(38) " "Inferred latch for \"ID_Flush\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_Flush control_unit.v(38) " "Inferred latch for \"IF_Flush\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HILO_read_control\[0\] control_unit.v(38) " "Inferred latch for \"HILO_read_control\[0\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HILO_read_control\[1\] control_unit.v(38) " "Inferred latch for \"HILO_read_control\[1\]\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "float_control_read control_unit.v(38) " "Inferred latch for \"float_control_read\" at control_unit.v(38)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608411798379 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WSGN_SEARCH_FILE" "shift_left_26bits.v 2 2 " "Using design file shift_left_26bits.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_26bits " "Found entity 1: shift_left_26bits" {  } { { "shift_left_26bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_26bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411798389 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_shift_left_26bits " "Found entity 2: testbench_shift_left_26bits" {  } { { "shift_left_26bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_26bits.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411798389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608411798389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_26bits shift_left_26bits:Top_shift_left26 " "Elaborating entity \"shift_left_26bits\" for hierarchy \"shift_left_26bits:Top_shift_left26\"" {  } { { "Top.v" "Top_shift_left26" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2to1.v 2 2 " "Using design file mux_2to1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411798400 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_mux_2to1 " "Found entity 2: testbench_mux_2to1" {  } { { "mux_2to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411798400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608411798400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:MUX_ID1 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:MUX_ID1\"" {  } { { "Top.v" "MUX_ID1" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:Top_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:Top_sign_extend\"" {  } { { "Top.v" "Top_sign_extend" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:Top_zero_extend " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:Top_zero_extend\"" {  } { { "Top.v" "Top_zero_extend" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HI hi registerfile.v(7) " "Verilog HDL Declaration information at registerfile.v(7): object \"HI\" differs only in case from object \"hi\" in the same scope" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1608411798417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LO lo registerfile.v(8) " "Verilog HDL Declaration information at registerfile.v(8): object \"LO\" differs only in case from object \"lo\" in the same scope" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1608411798417 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "registerfile.v(645) " "Verilog HDL syntax warning at registerfile.v(645): extra block comment delimiter characters /* within block comment" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 645 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1608411798417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.v 1 1 " "Using design file registerfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608411798417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608411798417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:Top_registerFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:Top_registerFile\"" {  } { { "Top.v" "Top_registerFile" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 mux_3to1:MUX_ID5 " "Elaborating entity \"mux_3to1\" for hierarchy \"mux_3to1:MUX_ID5\"" {  } { { "Top.v" "MUX_ID5" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798445 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux_3to1.v(10) " "Verilog HDL Always Construct warning at mux_3to1.v(10): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608411798446 "|Top|mux_3to1:MUX_ID5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux_3to1.v(12) " "Verilog HDL Always Construct warning at mux_3to1.v(12): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608411798446 "|Top|mux_3to1:MUX_ID5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c mux_3to1.v(14) " "Verilog HDL Always Construct warning at mux_3to1.v(14): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608411798446 "|Top|mux_3to1:MUX_ID5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:Top_hazard_Detection_unit " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:Top_hazard_Detection_unit\"" {  } { { "Top.v" "Top_hazard_Detection_unit" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_35bits mux_2to1_35bits:MUX_ID6 " "Elaborating entity \"mux_2to1_35bits\" for hierarchy \"mux_2to1_35bits:MUX_ID6\"" {  } { { "Top.v" "MUX_ID6" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_EXE:Top_ID_EXE " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_EXE:Top_ID_EXE\"" {  } { { "Top.v" "Top_ID_EXE" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_32bits shift_left_32bits:Top_shift_left_32 " "Elaborating entity \"shift_left_32bits\" for hierarchy \"shift_left_32bits:Top_shift_left_32\"" {  } { { "Top.v" "Top_shift_left_32" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:MUX_EXE2 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:MUX_EXE2\"" {  } { { "Top.v" "MUX_EXE2" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798456 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux_4to1.v(11) " "Verilog HDL Always Construct warning at mux_4to1.v(11): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608411798456 "|Top|mux_4to1:MUX_EXE2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux_4to1.v(13) " "Verilog HDL Always Construct warning at mux_4to1.v(13): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608411798456 "|Top|mux_4to1:MUX_EXE2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c mux_4to1.v(15) " "Verilog HDL Always Construct warning at mux_4to1.v(15): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608411798456 "|Top|mux_4to1:MUX_EXE2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d mux_4to1.v(17) " "Verilog HDL Always Construct warning at mux_4to1.v(17): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608411798457 "|Top|mux_4to1:MUX_EXE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_unit Forwarding_unit:Top_Forwarding_unit " "Elaborating entity \"Forwarding_unit\" for hierarchy \"Forwarding_unit:Top_Forwarding_unit\"" {  } { { "Top.v" "Top_Forwarding_unit" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798468 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Top_ALU ALU " "Node instance \"Top_ALU\" instantiates undefined entity \"ALU\"" {  } { { "Top.v" "Top_ALU" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 261 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608411798469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg " "Generated suppressed messages file D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608411798525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608411798588 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 19 23:03:18 2020 " "Processing ended: Sat Dec 19 23:03:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608411798588 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608411798588 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608411798588 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608411798588 ""}
