#! /home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-68-g1fdeb7b98)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/system.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/v2005_math.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/va_math.vpi";
S_0x1e05a350 .scope module, "branch_comparision" "branch_comparision" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_operation";
    .port_info 1 /INPUT 32 "data_register_a";
    .port_info 2 /INPUT 32 "data_register_b";
    .port_info 3 /OUTPUT 1 "branch";
v0x1e06d3b0_0 .var "branch", 0 0;
o0x7eff8dc82048 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x1e05b490_0 .net "branch_operation", 3 0, o0x7eff8dc82048;  0 drivers
o0x7eff8dc82078 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1e05b590_0 .net "data_register_a", 31 0, o0x7eff8dc82078;  0 drivers
o0x7eff8dc820a8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1e05f0b0_0 .net "data_register_b", 31 0, o0x7eff8dc820a8;  0 drivers
E_0x1e0188d0 .event anyedge, v0x1e05b490_0, v0x1e05b590_0, v0x1e05f0b0_0;
S_0x1e06e2e0 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
v0x1e0950a0_0 .var "clk", 0 0;
v0x1e095140_0 .var "reset", 0 0;
S_0x1e085ca0 .scope module, "mycpu" "cpu" 3 9, 4 3 0, S_0x1e06e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x1e092b50_0 .net "alu_operation_write_register", 0 0, v0x1e08a430_0;  1 drivers
v0x1e092c60_0 .net "alu_output", 31 0, v0x1e0873f0_0;  1 drivers
v0x1e092d20_0 .net "alu_type", 3 0, v0x1e08a510_0;  1 drivers
v0x1e092dc0_0 .net "branch", 0 0, v0x1e08a5d0_0;  1 drivers
v0x1e092e60_0 .net "branch_type_operation", 3 0, v0x1e08a670_0;  1 drivers
v0x1e092f70_0 .net "clk", 0 0, v0x1e0950a0_0;  1 drivers
v0x1e093010_0 .net "data_register_d", 31 0, L_0x1e0972a0;  1 drivers
v0x1e093120_0 .net "data_register_rs1", 31 0, L_0x1e096ca0;  1 drivers
v0x1e0931e0_0 .net "data_register_rs2", 31 0, L_0x1e096f70;  1 drivers
v0x1e093330_0 .net "ex_alu_type", 3 0, v0x1e088ef0_0;  1 drivers
v0x1e0933f0_0 .net "ex_branch", 0 0, v0x1e088fb0_0;  1 drivers
v0x1e093490_0 .net "ex_branch_type", 3 0, v0x1e089050_0;  1 drivers
v0x1e093550_0 .net "ex_data_rs1", 31 0, v0x1e089110_0;  1 drivers
v0x1e0935f0_0 .net "ex_data_rs2", 31 0, v0x1e089220_0;  1 drivers
v0x1e0936b0_0 .net "ex_jump", 0 0, v0x1e089330_0;  1 drivers
v0x1e093750_0 .net "ex_load_mem", 0 0, v0x1e0893f0_0;  1 drivers
v0x1e0937f0_0 .net "ex_panic", 0 0, v0x1e0894e0_0;  1 drivers
v0x1e0939a0_0 .net "ex_reg_d", 4 0, v0x1e0895a0_0;  1 drivers
v0x1e093a90_0 .net "ex_store_mem", 0 0, v0x1e089660_0;  1 drivers
v0x1e093b30_0 .net "ex_write_reg", 0 0, v0x1e089750_0;  1 drivers
v0x1e093bd0_0 .net "instruction", 31 0, L_0x1e00a6f0;  1 drivers
v0x1e093c70_0 .net "instruction_pipeline", 31 0, v0x1e08cdf0_0;  1 drivers
v0x1e093d30_0 .net "jump", 0 0, v0x1e08a8c0_0;  1 drivers
o0x7eff8dc843e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e093dd0_0 .net "load_word_ex", 0 0, o0x7eff8dc843e8;  0 drivers
v0x1e093e70_0 .net "m_alu_output", 31 0, v0x1e066850_0;  1 drivers
v0x1e093f10_0 .net "m_load_mem", 0 0, v0x1e086350_0;  1 drivers
v0x1e093fb0_0 .net "m_register_d", 4 0, v0x1e086880_0;  1 drivers
v0x1e0940c0_0 .net "m_store_mem", 0 0, v0x1e0864d0_0;  1 drivers
v0x1e0941b0_0 .net "m_write_reg", 0 0, v0x1e086650_0;  1 drivers
v0x1e0942a0_0 .net "mem_read_word", 0 0, v0x1e08a960_0;  1 drivers
v0x1e094340_0 .net "mem_write_word", 0 0, v0x1e08aba0_0;  1 drivers
o0x7eff8dc83c08 .functor BUFZ 13, c4<zzzzzzzzzzzzz>; HiZ drive
v0x1e0943e0_0 .net "offset", 12 0, o0x7eff8dc83c08;  0 drivers
v0x1e0944f0_0 .net "panic", 0 0, v0x1e08aad0_0;  1 drivers
v0x1e0947a0_0 .net "pc_pipeline", 31 0, v0x1e08cf70_0;  1 drivers
v0x1e094860_0 .net "program_counter", 31 0, L_0x1e060fe0;  1 drivers
v0x1e094900_0 .net "reg_d", 4 0, L_0x1e096230;  1 drivers
v0x1e0949c0_0 .net "reg_rs1", 4 0, L_0x1e096400;  1 drivers
v0x1e094a80_0 .net "reg_rs2", 4 0, L_0x1e096530;  1 drivers
o0x7eff8dc84778 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e094b40_0 .net "reg_write", 0 0, o0x7eff8dc84778;  0 drivers
v0x1e094be0_0 .net "reset", 0 0, v0x1e095140_0;  1 drivers
v0x1e094c80_0 .net "wb_data_in", 31 0, L_0x1e096990;  1 drivers
v0x1e094d20_0 .net "wb_data_out", 31 0, v0x1e08f8d0_0;  1 drivers
v0x1e094e30_0 .net "wb_register_d", 4 0, v0x1e08f6b0_0;  1 drivers
v0x1e094f40_0 .net "wb_write_reg", 0 0, v0x1e08f570_0;  1 drivers
o0x7eff8dc82bb8 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e094fe0_0 .net "write_reg", 0 0, o0x7eff8dc82bb8;  0 drivers
S_0x1e085e70 .scope module, "alu_register" "alu_register" 4 139, 5 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "register_d_in";
    .port_info 7 /OUTPUT 1 "is_write_out";
    .port_info 8 /OUTPUT 1 "is_load_out";
    .port_info 9 /OUTPUT 1 "is_store_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "register_d_out";
v0x1e05f150_0 .net "alu_result_in", 31 0, v0x1e0873f0_0;  alias, 1 drivers
v0x1e066850_0 .var "alu_result_out", 31 0;
v0x1e0668f0_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e086290_0 .net "is_load_in", 0 0, v0x1e0893f0_0;  alias, 1 drivers
v0x1e086350_0 .var "is_load_out", 0 0;
v0x1e086410_0 .net "is_store_in", 0 0, v0x1e089660_0;  alias, 1 drivers
v0x1e0864d0_0 .var "is_store_out", 0 0;
v0x1e086590_0 .net "is_write_in", 0 0, v0x1e089750_0;  alias, 1 drivers
v0x1e086650_0 .var "is_write_out", 0 0;
v0x1e0867a0_0 .net "register_d_in", 4 0, v0x1e0895a0_0;  alias, 1 drivers
v0x1e086880_0 .var "register_d_out", 4 0;
v0x1e086960_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
E_0x1e018d80 .event posedge, v0x1e086960_0, v0x1e0668f0_0;
S_0x1e086ba0 .scope module, "alu_stage" "alu_stage" 4 128, 6 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "is_write_in";
    .port_info 6 /INPUT 1 "is_store_in";
    .port_info 7 /INPUT 1 "is_load_in";
    .port_info 8 /INPUT 1 "is_branch";
    .port_info 9 /OUTPUT 32 "alu_result";
v0x1e087510_0 .net "alu_op1", 31 0, v0x1e089110_0;  alias, 1 drivers
v0x1e0875f0_0 .net "alu_op2", 31 0, v0x1e089220_0;  alias, 1 drivers
v0x1e0876c0_0 .net "alu_operation", 3 0, v0x1e088ef0_0;  alias, 1 drivers
v0x1e0877c0_0 .net "alu_result", 31 0, v0x1e0873f0_0;  alias, 1 drivers
v0x1e0878b0_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e0879a0_0 .net "is_branch", 0 0, v0x1e088fb0_0;  alias, 1 drivers
v0x1e087a40_0 .net "is_load_in", 0 0, v0x1e0893f0_0;  alias, 1 drivers
v0x1e087ae0_0 .net "is_store_in", 0 0, v0x1e089660_0;  alias, 1 drivers
v0x1e087bb0_0 .net "is_write_in", 0 0, v0x1e089750_0;  alias, 1 drivers
o0x7eff8dc82798 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e087d10_0 .net "rst", 0 0, o0x7eff8dc82798;  0 drivers
S_0x1e086ea0 .scope module, "alu" "alu_module" 6 19, 7 4 0, S_0x1e086ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x1e087150_0 .net "alu_ctrl", 3 0, v0x1e088ef0_0;  alias, 1 drivers
v0x1e087250_0 .net "reg_a", 31 0, v0x1e089110_0;  alias, 1 drivers
v0x1e087330_0 .net "reg_b", 31 0, v0x1e089220_0;  alias, 1 drivers
v0x1e0873f0_0 .var "result_value", 31 0;
E_0x1e019670 .event anyedge, v0x1e087150_0, v0x1e087250_0, v0x1e087330_0;
S_0x1e087e90 .scope module, "decoder_register" "id_register" 4 88, 8 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_write_register";
    .port_info 8 /INPUT 1 "in_load_word_memory";
    .port_info 9 /INPUT 1 "in_store_word_memory";
    .port_info 10 /INPUT 1 "in_branch";
    .port_info 11 /INPUT 4 "in_branch_operation_type";
    .port_info 12 /INPUT 1 "in_jump";
    .port_info 13 /INPUT 1 "in_panic";
    .port_info 14 /OUTPUT 32 "out_data_register_rs1";
    .port_info 15 /OUTPUT 32 "out_data_register_rs2";
    .port_info 16 /OUTPUT 5 "out_reg_rd";
    .port_info 17 /OUTPUT 4 "out_alu_operation_type";
    .port_info 18 /OUTPUT 1 "out_write_register";
    .port_info 19 /OUTPUT 1 "out_load_word_memory";
    .port_info 20 /OUTPUT 1 "out_store_word_memory";
    .port_info 21 /OUTPUT 1 "out_branch";
    .port_info 22 /OUTPUT 4 "out_branch_operation_type";
    .port_info 23 /OUTPUT 1 "out_jump";
    .port_info 24 /OUTPUT 1 "out_panic";
v0x1e088380_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e088470_0 .net "in_alu_operation_type", 3 0, v0x1e08a510_0;  alias, 1 drivers
v0x1e088550_0 .net "in_branch", 0 0, v0x1e08a5d0_0;  alias, 1 drivers
v0x1e0885f0_0 .net "in_branch_operation_type", 3 0, v0x1e08a670_0;  alias, 1 drivers
v0x1e0886d0_0 .net "in_data_register_d", 31 0, L_0x1e0972a0;  alias, 1 drivers
v0x1e088800_0 .net "in_data_register_rs1", 31 0, L_0x1e096ca0;  alias, 1 drivers
v0x1e0888e0_0 .net "in_data_register_rs2", 31 0, L_0x1e096f70;  alias, 1 drivers
v0x1e0889c0_0 .net "in_jump", 0 0, v0x1e08a8c0_0;  alias, 1 drivers
v0x1e088a80_0 .net "in_load_word_memory", 0 0, v0x1e08a960_0;  alias, 1 drivers
v0x1e088bd0_0 .net "in_panic", 0 0, v0x1e08aad0_0;  alias, 1 drivers
v0x1e088c90_0 .net "in_reg_d", 4 0, L_0x1e096230;  alias, 1 drivers
v0x1e088d70_0 .net "in_store_word_memory", 0 0, v0x1e08aba0_0;  alias, 1 drivers
v0x1e088e30_0 .net "in_write_register", 0 0, o0x7eff8dc82bb8;  alias, 0 drivers
v0x1e088ef0_0 .var "out_alu_operation_type", 3 0;
v0x1e088fb0_0 .var "out_branch", 0 0;
v0x1e089050_0 .var "out_branch_operation_type", 3 0;
v0x1e089110_0 .var "out_data_register_rs1", 31 0;
v0x1e089220_0 .var "out_data_register_rs2", 31 0;
v0x1e089330_0 .var "out_jump", 0 0;
v0x1e0893f0_0 .var "out_load_word_memory", 0 0;
v0x1e0894e0_0 .var "out_panic", 0 0;
v0x1e0895a0_0 .var "out_reg_rd", 4 0;
v0x1e089660_0 .var "out_store_word_memory", 0 0;
v0x1e089750_0 .var "out_write_register", 0 0;
v0x1e089840_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
S_0x1e089c90 .scope module, "decoder_stage" "decode_stage" 4 72, 9 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 1 "alu_operation";
    .port_info 7 /OUTPUT 4 "alu_operation_type";
    .port_info 8 /OUTPUT 1 "write_register";
    .port_info 9 /OUTPUT 1 "load_word_memory";
    .port_info 10 /OUTPUT 1 "store_word_memory";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
v0x1e08b800_0 .net "alu_operation", 0 0, v0x1e08a430_0;  alias, 1 drivers
v0x1e08b8f0_0 .net "alu_operation_type", 3 0, v0x1e08a510_0;  alias, 1 drivers
v0x1e08b9e0_0 .net "branch", 0 0, v0x1e08a5d0_0;  alias, 1 drivers
v0x1e08bad0_0 .net "branch_operation_type", 3 0, v0x1e08a670_0;  alias, 1 drivers
v0x1e08bbc0_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e08bcb0_0 .net "funct3", 2 0, L_0x1e096360;  1 drivers
v0x1e08bdc0_0 .net "funct7", 6 0, L_0x1e096660;  1 drivers
v0x1e08bed0_0 .net "instruction", 31 0, v0x1e08cdf0_0;  alias, 1 drivers
v0x1e08bf90_0 .net "jump", 0 0, v0x1e08a8c0_0;  alias, 1 drivers
v0x1e08c0c0_0 .net "load_word_memory", 0 0, v0x1e08a960_0;  alias, 1 drivers
v0x1e08c1b0_0 .net "opcode", 6 0, L_0x1e096100;  1 drivers
v0x1e08c2a0_0 .net "panic", 0 0, v0x1e08aad0_0;  alias, 1 drivers
v0x1e08c390_0 .net "reg_d", 4 0, L_0x1e096230;  alias, 1 drivers
v0x1e08c4a0_0 .net "reg_rs1", 4 0, L_0x1e096400;  alias, 1 drivers
v0x1e08c560_0 .net "reg_rs2", 4 0, L_0x1e096530;  alias, 1 drivers
v0x1e08c600_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
v0x1e08c6f0_0 .net "store_word_memory", 0 0, v0x1e08aba0_0;  alias, 1 drivers
v0x1e08c7e0_0 .net "write_register", 0 0, v0x1e08ac70_0;  1 drivers
S_0x1e08a060 .scope module, "control" "control_module" 9 31, 10 1 0, S_0x1e089c90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "write_register";
    .port_info 6 /OUTPUT 1 "load_word_memory";
    .port_info 7 /OUTPUT 1 "store_word_memory";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 4 "branch_operation_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "panic";
v0x1e08a430_0 .var "alu_operation", 0 0;
v0x1e08a510_0 .var "alu_operation_type", 3 0;
v0x1e08a5d0_0 .var "branch", 0 0;
v0x1e08a670_0 .var "branch_operation_type", 3 0;
v0x1e08a710_0 .net "funct3", 2 0, L_0x1e096360;  alias, 1 drivers
v0x1e08a800_0 .net "funct7", 6 0, L_0x1e096660;  alias, 1 drivers
v0x1e08a8c0_0 .var "jump", 0 0;
v0x1e08a960_0 .var "load_word_memory", 0 0;
v0x1e08aa30_0 .net "opcode", 6 0, L_0x1e096100;  alias, 1 drivers
v0x1e08aad0_0 .var "panic", 0 0;
v0x1e08aba0_0 .var "store_word_memory", 0 0;
v0x1e08ac70_0 .var "write_register", 0 0;
E_0x1dfd96d0 .event anyedge, v0x1e08aa30_0, v0x1e08a800_0, v0x1e08a710_0;
S_0x1e08ae70 .scope module, "decoder" "decode_instruction" 9 23, 11 1 0, S_0x1e089c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
v0x1e08b110_0 .net "funct3", 2 0, L_0x1e096360;  alias, 1 drivers
v0x1e08b200_0 .net "funct7", 6 0, L_0x1e096660;  alias, 1 drivers
v0x1e08b2d0_0 .net "instruction", 31 0, v0x1e08cdf0_0;  alias, 1 drivers
v0x1e08b3a0_0 .net "opcode", 6 0, L_0x1e096100;  alias, 1 drivers
v0x1e08b490_0 .net "rd", 4 0, L_0x1e096230;  alias, 1 drivers
v0x1e08b580_0 .net "rs1", 4 0, L_0x1e096400;  alias, 1 drivers
v0x1e08b640_0 .net "rs2", 4 0, L_0x1e096530;  alias, 1 drivers
L_0x1e096100 .part v0x1e08cdf0_0, 0, 7;
L_0x1e096230 .part v0x1e08cdf0_0, 7, 5;
L_0x1e096360 .part v0x1e08cdf0_0, 12, 3;
L_0x1e096400 .part v0x1e08cdf0_0, 15, 5;
L_0x1e096530 .part v0x1e08cdf0_0, 20, 5;
L_0x1e096660 .part v0x1e08cdf0_0, 25, 7;
S_0x1e08ca20 .scope module, "fetch_register" "if_register" 4 55, 12 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
v0x1e08cc50_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e08cd10_0 .net "instruction_in", 31 0, L_0x1e00a6f0;  alias, 1 drivers
v0x1e08cdf0_0 .var "instruction_out", 31 0;
v0x1e08ce90_0 .net "pc_in", 31 0, L_0x1e060fe0;  alias, 1 drivers
v0x1e08cf70_0 .var "pc_out", 31 0;
v0x1e08d0a0_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
S_0x1e08d240 .scope module, "fetch_stage" "m_fetch" 4 44, 13 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instruction_out";
v0x1e08e900_0 .net "branch", 0 0, v0x1e08a5d0_0;  alias, 1 drivers
v0x1e08ea50_0 .net "branch_target", 12 0, o0x7eff8dc83c08;  alias, 0 drivers
v0x1e08eb10_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e08ebb0_0 .net "instruction_out", 31 0, L_0x1e00a6f0;  alias, 1 drivers
v0x1e08ec50_0 .net "jump", 0 0, v0x1e08a8c0_0;  alias, 1 drivers
v0x1e08ed80_0 .net "jump_target", 31 0, L_0x1e096ca0;  alias, 1 drivers
v0x1e08ee20_0 .net "panic", 0 0, v0x1e08aad0_0;  alias, 1 drivers
v0x1e08ef50_0 .net "pc_out", 31 0, L_0x1e060fe0;  alias, 1 drivers
v0x1e08f010_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
S_0x1e08d470 .scope module, "memory_ins" "instruction_memory" 13 23, 14 2 0, S_0x1e08d240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "program_counter";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x1e00a6f0 .functor BUFZ 32, L_0x1e095d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1e08d6e0_0 .net *"_ivl_0", 31 0, L_0x1e095d80;  1 drivers
v0x1e08d7e0_0 .net *"_ivl_3", 7 0, L_0x1e095e40;  1 drivers
v0x1e08d8c0_0 .net *"_ivl_4", 9 0, L_0x1e095ee0;  1 drivers
L_0x7eff8d7c5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e08d980_0 .net *"_ivl_7", 1 0, L_0x7eff8d7c5018;  1 drivers
v0x1e08da60 .array "instr_mem", 255 0, 31 0;
v0x1e08db70_0 .net "instruction_out", 31 0, L_0x1e00a6f0;  alias, 1 drivers
v0x1e08dc30_0 .net "program_counter", 31 0, L_0x1e060fe0;  alias, 1 drivers
L_0x1e095d80 .array/port v0x1e08da60, L_0x1e095ee0;
L_0x1e095e40 .part L_0x1e060fe0, 2, 8;
L_0x1e095ee0 .concat [ 8 2 0 0], L_0x1e095e40, L_0x7eff8d7c5018;
S_0x1e08dd10 .scope module, "pc" "m_program_counter" 13 13, 15 1 0, S_0x1e08d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /OUTPUT 32 "pc_out";
L_0x1e06d200 .functor BUFZ 32, v0x1e08df40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1e060fe0 .functor BUFZ 32, v0x1e08df40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1e08df40_0 .var "PC_reg", 31 0;
v0x1e08e020_0 .net "branch", 0 0, v0x1e08a5d0_0;  alias, 1 drivers
v0x1e08e0e0_0 .net "branch_target", 12 0, o0x7eff8dc83c08;  alias, 0 drivers
v0x1e08e180_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e08e220_0 .net "jump", 0 0, v0x1e08a8c0_0;  alias, 1 drivers
v0x1e08e310_0 .net "jump_target", 31 0, L_0x1e096ca0;  alias, 1 drivers
v0x1e08e3d0_0 .net "panic", 0 0, v0x1e08aad0_0;  alias, 1 drivers
v0x1e08e470_0 .net "pc_out", 31 0, L_0x1e060fe0;  alias, 1 drivers
v0x1e08e560_0 .net "pc_out_2", 31 0, L_0x1e06d200;  1 drivers
v0x1e08e6d0_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
S_0x1e08f260 .scope module, "mem_reg" "memory_register" 4 179, 16 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /OUTPUT 32 "wb_data_out";
    .port_info 6 /OUTPUT 5 "rd_out";
    .port_info 7 /OUTPUT 1 "is_write_out";
v0x1e08f3f0_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e08f4b0_0 .net "is_write_in", 0 0, v0x1e086650_0;  alias, 1 drivers
v0x1e08f570_0 .var "is_write_out", 0 0;
v0x1e08f610_0 .net "rd_in", 4 0, v0x1e086880_0;  alias, 1 drivers
v0x1e08f6b0_0 .var "rd_out", 4 0;
v0x1e08f750_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
v0x1e08f7f0_0 .net "wb_data_in", 31 0, L_0x1e096990;  alias, 1 drivers
v0x1e08f8d0_0 .var "wb_data_out", 31 0;
S_0x1e08fb00 .scope module, "mem_stage_inst" "memory_stage" 4 168, 17 1 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 1 "is_load_in";
    .port_info 5 /INPUT 1 "is_store_in";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /OUTPUT 32 "wb_data_out";
v0x1e090b20_0 .net "alu_result_in", 31 0, v0x1e066850_0;  alias, 1 drivers
v0x1e090c00_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e090cc0_0 .net "is_load_in", 0 0, o0x7eff8dc843e8;  alias, 0 drivers
v0x1e090d60_0 .net "is_store_in", 0 0, v0x1e086350_0;  alias, 1 drivers
v0x1e090e00_0 .net "is_write_in", 0 0, v0x1e0864d0_0;  alias, 1 drivers
v0x1e090ef0_0 .net "read_data_out", 31 0, L_0x1e036eb0;  1 drivers
v0x1e090f90_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
v0x1e091140_0 .net "wb_data_out", 31 0, L_0x1e096990;  alias, 1 drivers
v0x1e0911e0_0 .net "write_data_in", 31 0, v0x1e066850_0;  alias, 1 drivers
L_0x1e096990 .functor MUXZ 32, v0x1e066850_0, L_0x1e036eb0, o0x7eff8dc843e8, C4<>;
S_0x1e08fce0 .scope module, "data_mem" "data_memory" 17 26, 18 2 0, S_0x1e08fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /OUTPUT 32 "data_memory_out";
L_0x1e036eb0 .functor BUFZ 32, L_0x1e096740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1e090030_0 .net *"_ivl_0", 31 0, L_0x1e096740;  1 drivers
v0x1e090130_0 .net *"_ivl_3", 6 0, L_0x1e096800;  1 drivers
v0x1e090210_0 .net *"_ivl_4", 13 0, L_0x1e0968a0;  1 drivers
L_0x7eff8d7c5060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x1e0902d0_0 .net *"_ivl_7", 6 0, L_0x7eff8d7c5060;  1 drivers
v0x1e0903b0_0 .net "address", 31 0, v0x1e066850_0;  alias, 1 drivers
v0x1e0904c0_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e090670 .array "data_mem", 4096 0, 31 0;
v0x1e090710_0 .net "data_memory_in", 31 0, v0x1e066850_0;  alias, 1 drivers
v0x1e090820_0 .net "data_memory_out", 31 0, L_0x1e036eb0;  alias, 1 drivers
v0x1e090900_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
v0x1e0909a0_0 .net "store_instruction", 0 0, v0x1e086350_0;  alias, 1 drivers
E_0x1e08ffb0 .event posedge, v0x1e0668f0_0;
L_0x1e096740 .array/port v0x1e090670, L_0x1e0968a0;
L_0x1e096800 .part v0x1e066850_0, 0, 7;
L_0x1e0968a0 .concat [ 7 7 0 0], L_0x1e096800, L_0x7eff8d7c5060;
S_0x1e0913f0 .scope module, "register_table" "register_table" 4 205, 19 2 0, S_0x1e085ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x1e096ca0 .functor BUFZ 32, L_0x1e096aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1e096f70 .functor BUFZ 32, L_0x1e096d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1e0972a0 .functor BUFZ 32, L_0x1e097030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1e0917a0_0 .net *"_ivl_0", 31 0, L_0x1e096aa0;  1 drivers
v0x1e0918a0_0 .net *"_ivl_10", 6 0, L_0x1e096e00;  1 drivers
L_0x7eff8d7c50f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e091980_0 .net *"_ivl_13", 1 0, L_0x7eff8d7c50f0;  1 drivers
v0x1e091a40_0 .net *"_ivl_16", 31 0, L_0x1e097030;  1 drivers
v0x1e091b20_0 .net *"_ivl_18", 6 0, L_0x1e0970d0;  1 drivers
v0x1e091c00_0 .net *"_ivl_2", 6 0, L_0x1e096b60;  1 drivers
L_0x7eff8d7c5138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e091ce0_0 .net *"_ivl_21", 1 0, L_0x7eff8d7c5138;  1 drivers
L_0x7eff8d7c50a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e091dc0_0 .net *"_ivl_5", 1 0, L_0x7eff8d7c50a8;  1 drivers
v0x1e091ea0_0 .net *"_ivl_8", 31 0, L_0x1e096d60;  1 drivers
v0x1e091ff0_0 .net "clk", 0 0, v0x1e0950a0_0;  alias, 1 drivers
v0x1e092090 .array "data_register", 31 0, 31 0;
v0x1e092130_0 .net "data_register_d_in", 31 0, v0x1e08f8d0_0;  alias, 1 drivers
v0x1e0921d0_0 .net "data_register_d_out", 31 0, L_0x1e0972a0;  alias, 1 drivers
v0x1e0922a0_0 .net "data_register_rs1", 31 0, L_0x1e096ca0;  alias, 1 drivers
v0x1e092340_0 .net "data_register_rs2", 31 0, L_0x1e096f70;  alias, 1 drivers
v0x1e092430_0 .var/i "i", 31 0;
v0x1e0924f0_0 .net "register_d", 4 0, v0x1e08f6b0_0;  alias, 1 drivers
v0x1e0926f0_0 .net "register_rs1", 4 0, L_0x1e096400;  alias, 1 drivers
v0x1e092790_0 .net "register_rs2", 4 0, L_0x1e096530;  alias, 1 drivers
v0x1e092850_0 .net "reset", 0 0, v0x1e095140_0;  alias, 1 drivers
v0x1e0928f0_0 .net "write_register_d", 0 0, o0x7eff8dc84778;  alias, 0 drivers
E_0x1e073880/0 .event anyedge, v0x1e086960_0;
E_0x1e073880/1 .event posedge, v0x1e0668f0_0;
E_0x1e073880 .event/or E_0x1e073880/0, E_0x1e073880/1;
L_0x1e096aa0 .array/port v0x1e092090, L_0x1e096b60;
L_0x1e096b60 .concat [ 5 2 0 0], L_0x1e096400, L_0x7eff8d7c50a8;
L_0x1e096d60 .array/port v0x1e092090, L_0x1e096e00;
L_0x1e096e00 .concat [ 5 2 0 0], L_0x1e096530, L_0x7eff8d7c50f0;
L_0x1e097030 .array/port v0x1e092090, L_0x1e0970d0;
L_0x1e0970d0 .concat [ 5 2 0 0], v0x1e08f6b0_0, L_0x7eff8d7c5138;
S_0x1e06ff80 .scope module, "wb_register" "wb_register" 20 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "new_register_data_in";
    .port_info 3 /INPUT 1 "is_write_in";
    .port_info 4 /INPUT 4 "register_d_in";
    .port_info 5 /OUTPUT 32 "new_register_data_out";
    .port_info 6 /OUTPUT 1 "is_write_out";
    .port_info 7 /OUTPUT 4 "register_d_out";
o0x7eff8dc849e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e095260_0 .net "clk", 0 0, o0x7eff8dc849e8;  0 drivers
o0x7eff8dc84a18 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e095340_0 .net "is_write_in", 0 0, o0x7eff8dc84a18;  0 drivers
v0x1e095400_0 .var "is_write_out", 0 0;
o0x7eff8dc84a78 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1e0954a0_0 .net "new_register_data_in", 31 0, o0x7eff8dc84a78;  0 drivers
v0x1e095580_0 .var "new_register_data_out", 31 0;
o0x7eff8dc84ad8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x1e0956b0_0 .net "register_d_in", 3 0, o0x7eff8dc84ad8;  0 drivers
v0x1e095790_0 .var "register_d_out", 3 0;
o0x7eff8dc84b38 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e095870_0 .net "reset", 0 0, o0x7eff8dc84b38;  0 drivers
E_0x1e095200 .event posedge, v0x1e095870_0, v0x1e095260_0;
S_0x1e06f130 .scope module, "wb_stage" "wb_stage" 21 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_register_data";
    .port_info 1 /INPUT 1 "is_write";
    .port_info 2 /INPUT 4 "data_register_d";
o0x7eff8dc84ce8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x1e095a80_0 .net "data_register_d", 3 0, o0x7eff8dc84ce8;  0 drivers
o0x7eff8dc84d18 .functor BUFZ 1, c4<z>; HiZ drive
v0x1e095b80_0 .net "is_write", 0 0, o0x7eff8dc84d18;  0 drivers
o0x7eff8dc84d48 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1e095c40_0 .net "new_register_data", 31 0, o0x7eff8dc84d48;  0 drivers
    .scope S_0x1e05a350;
T_0 ;
    %wait E_0x1e0188d0;
    %load/vec4 v0x1e05b490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e06d3b0_0, 0, 1;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x1e05b590_0;
    %load/vec4 v0x1e05f0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1e06d3b0_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x1e05f0b0_0;
    %load/vec4 v0x1e05b590_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1e06d3b0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x1e05f0b0_0;
    %load/vec4 v0x1e05b590_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1e06d3b0_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1e08dd10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e08df40_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x1e08dd10;
T_2 ;
    %wait E_0x1e018d80;
    %load/vec4 v0x1e08e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e08df40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1e08e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1e08df40_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x1e08e0e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x1e08df40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1e08e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1e08e310_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x1e08df40_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x1e08e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 268435440, 0, 32;
    %assign/vec4 v0x1e08df40_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x1e08df40_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x1e08df40_0, 0;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1e08d470;
T_3 ;
    %pushi/vec4 3211443, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 7537587, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 12944819, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 1058, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e08da60, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x1e08ca20;
T_4 ;
    %wait E_0x1e018d80;
    %load/vec4 v0x1e08d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e08cf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e08cdf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1e08ce90_0;
    %assign/vec4 v0x1e08cf70_0, 0;
    %load/vec4 v0x1e08cd10_0;
    %assign/vec4 v0x1e08cdf0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e08a060;
T_5 ;
    %wait E_0x1dfd96d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08a430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1e08a670_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08a8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e08aad0_0, 0, 1;
    %load/vec4 v0x1e08aa30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08aad0_0, 0, 1;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %load/vec4 v0x1e08a800_0;
    %load/vec4 v0x1e08a710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08aad0_0, 0, 1;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %load/vec4 v0x1e08a710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08aad0_0, 0, 1;
    %jmp T_5.21;
T_5.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %jmp T_5.21;
T_5.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1e08a510_0, 0, 4;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08a960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08aba0_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08a5d0_0, 0, 1;
    %load/vec4 v0x1e08a710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08aad0_0, 0, 1;
    %jmp T_5.27;
T_5.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1e08a670_0, 0, 4;
    %jmp T_5.27;
T_5.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1e08a670_0, 0, 4;
    %jmp T_5.27;
T_5.24 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1e08a670_0, 0, 4;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1e08a670_0, 0, 4;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08a8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08a8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e08ac70_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1e087e90;
T_6 ;
    %wait E_0x1e018d80;
    %load/vec4 v0x1e089840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e089110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e089220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e088ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e088fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e089050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e089330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0894e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1e088800_0;
    %assign/vec4 v0x1e089110_0, 0;
    %load/vec4 v0x1e0888e0_0;
    %assign/vec4 v0x1e089220_0, 0;
    %load/vec4 v0x1e088c90_0;
    %assign/vec4 v0x1e0895a0_0, 0;
    %load/vec4 v0x1e088470_0;
    %assign/vec4 v0x1e088ef0_0, 0;
    %load/vec4 v0x1e088e30_0;
    %assign/vec4 v0x1e089750_0, 0;
    %load/vec4 v0x1e088a80_0;
    %assign/vec4 v0x1e0893f0_0, 0;
    %load/vec4 v0x1e088d70_0;
    %assign/vec4 v0x1e089660_0, 0;
    %load/vec4 v0x1e088550_0;
    %assign/vec4 v0x1e088fb0_0, 0;
    %load/vec4 v0x1e0885f0_0;
    %assign/vec4 v0x1e089050_0, 0;
    %load/vec4 v0x1e0889c0_0;
    %assign/vec4 v0x1e089330_0, 0;
    %load/vec4 v0x1e088bd0_0;
    %assign/vec4 v0x1e0894e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e086ea0;
T_7 ;
    %wait E_0x1e019670;
    %load/vec4 v0x1e087150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e0873f0_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x1e087250_0;
    %load/vec4 v0x1e087330_0;
    %add;
    %store/vec4 v0x1e0873f0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x1e087250_0;
    %load/vec4 v0x1e087330_0;
    %sub;
    %store/vec4 v0x1e0873f0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1e087250_0;
    %load/vec4 v0x1e087330_0;
    %and;
    %store/vec4 v0x1e0873f0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x1e087250_0;
    %load/vec4 v0x1e087330_0;
    %or;
    %store/vec4 v0x1e0873f0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x1e087250_0;
    %load/vec4 v0x1e087330_0;
    %mul;
    %store/vec4 v0x1e0873f0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1e085e70;
T_8 ;
    %wait E_0x1e018d80;
    %load/vec4 v0x1e086960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e086650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e086350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0864d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e066850_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1e086590_0;
    %assign/vec4 v0x1e086650_0, 0;
    %load/vec4 v0x1e086290_0;
    %assign/vec4 v0x1e086350_0, 0;
    %load/vec4 v0x1e086410_0;
    %assign/vec4 v0x1e0864d0_0, 0;
    %load/vec4 v0x1e05f150_0;
    %assign/vec4 v0x1e066850_0, 0;
    %load/vec4 v0x1e0867a0_0;
    %assign/vec4 v0x1e086880_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1e08fce0;
T_9 ;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e090670, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e090670, 4, 0;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e090670, 4, 0;
    %pushi/vec4 403, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e090670, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x1e08fce0;
T_10 ;
    %wait E_0x1e08ffb0;
    %load/vec4 v0x1e0909a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e090710_0;
    %load/vec4 v0x1e0903b0_0;
    %parti/s 7, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e090670, 0, 4;
T_10.0 ;
    %load/vec4 v0x1e0909a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 18 26 "$display", "STORING  VALUE %h and mem[%h]", v0x1e090710_0, &PV<v0x1e0903b0_0, 0, 7> {0 0 0};
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1e08f260;
T_11 ;
    %wait E_0x1e018d80;
    %load/vec4 v0x1e08f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e08f8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e08f6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e08f570_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1e08f7f0_0;
    %assign/vec4 v0x1e08f8d0_0, 0;
    %load/vec4 v0x1e08f610_0;
    %assign/vec4 v0x1e08f6b0_0, 0;
    %load/vec4 v0x1e08f4b0_0;
    %assign/vec4 v0x1e08f570_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1e0913f0;
T_12 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e092090, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e092090, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e092090, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e092090, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x1e0913f0;
T_13 ;
    %wait E_0x1e073880;
    %load/vec4 v0x1e0928f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1e092130_0;
    %load/vec4 v0x1e0924f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e092090, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1e092850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e092430_0, 0, 32;
T_13.4 ; Top of for-loop
    %load/vec4 v0x1e092430_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1e092430_0;
    %store/vec4a v0x1e092090, 4, 0;
T_13.6 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e092430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e092430_0, 0, 32;
    %jmp T_13.4;
T_13.5 ; for-loop exit label
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1e06e2e0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e0950a0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1e06e2e0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0x1e0950a0_0;
    %inv;
    %store/vec4 v0x1e0950a0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1e06e2e0;
T_16 ;
    %vpi_call 3 20 "$dumpfile", "build/cpu_wave.vcd" {0 0 0};
    %vpi_call 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1e06e2e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e095140_0, 0, 1;
    %delay 0, 0;
    %delay 10000, 0;
    %delay 20000, 0;
    %delay 40000, 0;
    %delay 70000, 0;
    %pushi/vec4 20, 0, 32;
T_16.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %subi 1, 0, 32;
    %wait E_0x1e08ffb0;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call 3 38 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x1e06ff80;
T_17 ;
    %wait E_0x1e095200;
    %load/vec4 v0x1e095870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e095580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e095400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e095790_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1e0954a0_0;
    %assign/vec4 v0x1e095580_0, 0;
    %load/vec4 v0x1e095340_0;
    %assign/vec4 v0x1e095400_0, 0;
    %load/vec4 v0x1e0956b0_0;
    %assign/vec4 v0x1e095790_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "src/core/branch_comparison.v";
    "tb/cpu_tb.v";
    "src/core/cpu.v";
    "src/pipeline/alu_register.v";
    "src/pipeline/alu_stage.v";
    "src/core/alu.v";
    "src/pipeline/id_register.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/core/decode.v";
    "src/pipeline/if_register.v";
    "src/pipeline/if_stage.v";
    "src/memory/instruction_memory.v";
    "src/core/program_counter.v";
    "src/pipeline/mem_register.v";
    "src/pipeline/mem_stage.v";
    "src/memory/data_memory.v";
    "src/core/register_table.v";
    "src/pipeline/wb_register.v";
    "src/pipeline/wb_stage.v";
