#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 23 10:50:24 2017
# Process ID: 9272
# Current directory: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7284 D:\Vivado_Program_Files\20170711_ESP8266\ESP8266_Config_0.1\ESP8266_Config_0.1.xpr
# Log file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/vivado.log
# Journal file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 826.266 ; gain = 187.316
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:16:39 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.runs/synth_1/runme.log
[Sun Jul 23 11:16:39 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:\Vivado_Program_Files\20170711_ESP8266\ESP8266_Config_0.4\ESP8266_Config_0.4.runs\impl_1\ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:\Vivado_Program_Files\20170711_ESP8266\ESP8266_Config_0.4\ESP8266_Config_0.4.runs\impl_1\debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:19:32 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 913.594 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
WARNING: Simulation object check_word[0] was not found in the design.
WARNING: Simulation object data_stream_in_stb_1 was not found in the design.
WARNING: Simulation object data_stream_out_stb_1 was not found in the design.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-23 11:21:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-23 11:21:50
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-23 11:21:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-23 11:21:55
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-23 11:21:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-23 11:21:57
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-23 11:22:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-23 11:22:01
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-23 11:22:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-23 11:22:02
create_project ESP8266_Config_0.1.1 D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/ila_uart.xci
export_ip_user_files -of_objects  [get_files  D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/ila_uart.xci] -force -quiet
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/constrs_1/Basys3_Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:31:40 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 11:31:40 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
current_project ESP8266_Config_0.1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 11:31:46 2017...
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.285 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1006.285 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:35:26 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 11:35:26 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1006.285 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:42:17 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:43:49 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 11:43:49 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1006.285 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:50:30 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 11:50:30 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1041.766 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1041.766 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1041.766 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1041.766 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1041.766 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 11:59:12 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 11:59:12 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1041.766 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 12:45:26 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 12:45:26 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1069.875 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1069.875 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 12:58:45 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 12:58:45 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 13:00:59 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1069.875 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 13:23:38 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 13:23:38 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 13:24:11 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 13:24:11 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 23 13:26:15 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 13:26:15 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1069.875 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_Config_0.1 w ]
add_files -fileset sim_1 D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_Config_0.1
set_property file_type VHDL [get_files  D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_Config_0.1]
update_compile_order -fileset sim_1
remove_files -fileset sim_1 D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_Config_0.1
file delete -force D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_Config_0.1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd w ]
add_files -fileset sim_1 D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 13:37:02 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1069.875 ; gain = 0.000
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
run 1000 ms
ERROR: Index 2 out of bound 0 to 1
Time: 95725 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:130
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 13:56:47 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 100 ms
ERROR: Index 2 out of bound 0 to 1
Time: 95725 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:130
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 14:09:22 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
run 100 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1093.766 ; gain = 0.000
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.766 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1093.766 ; gain = 0.000
run 10 ms
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.766 ; gain = 0.000
run 10 ms
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/wait_cnt}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/clock}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/reset}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/data_stream_in}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/data_stream_in_stb}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/data_stream_in_ack}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/data_stream_out}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/data_stream_out_stb}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/tx}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/rx}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/tx_baud_counter}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/tx_baud_tick}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/rx_baud_counter}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/rx_baud_tick}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_tx_state}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_tx_data_vec}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_tx_data}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_tx_count}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_data_in_ack}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_state}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_bit}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_data_vec}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_data_sr}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_filter}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_count}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_data_out_stb}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_bit_spacing}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/uart_rx_bit_tick}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/baud}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/clock_frequency}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/c_tx_div}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/c_rx_div}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/c_tx_div_width}} {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart/c_rx_div_width}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 16:02:31 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart}} 
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.766 ; gain = 0.000
run 10 ms
run 10 ms
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.766 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1093.766 ; gain = 0.000
run 10 ms
