# compile vhdl design source files
vhdl xil_defaultlib  "../../../cpu_sim.srcs/sources_1/ip/fsub_2/sim/fsub.vhd"
vhdl xil_defaultlib  "../../../cpu_sim.srcs/sources_1/ip/fsqrt_2/sim/fsqrt.vhd"
vhdl xil_defaultlib  "../../../cpu_sim.srcs/sources_1/ip/fmul_2/sim/fmul.vhd"
vhdl xil_defaultlib  "../../../cpu_sim.srcs/sources_1/ip/fdiv_2/sim/fdiv.vhd"
vhdl xil_defaultlib  "../../../cpu_sim.srcs/sources_1/ip/fcmp_2/sim/fcmp.vhd"
vhdl xil_defaultlib  "../../../cpu_sim.srcs/sources_1/ip/fadd_4/sim/fadd.vhd"
vhdl xil_defaultlib  "../../../cpu_sim.srcs/sources_1/ip/fabs_2/sim/fabs.vhd"

# Do not sort compile order
nosort
