#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 21 17:33:20 2020
# Process ID: 31368
# Current directory: /home/luke/capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/design_1_axi_uart_buffer_0_0_synth_1
# Command line: vivado -log design_1_axi_uart_buffer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_uart_buffer_0_0.tcl
# Log file: /home/luke/capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/design_1_axi_uart_buffer_0_0_synth_1/design_1_axi_uart_buffer_0_0.vds
# Journal file: /home/luke/capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/design_1_axi_uart_buffer_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_uart_buffer_0_0.tcl -notrace
