;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #0, -92
	ADD 12, @10
	SUB #72, @200
	SUB 12, @10
	SUB @0, @2
	SUB @0, @2
	SUB @-127, 109
	ADD 210, 60
	SLT -7, <-30
	SLT -7, <-30
	JMP @12, #200
	ADD 12, @10
	ADD 12, @10
	SUB @-127, 109
	SUB 12, @10
	SUB @-127, 109
	ADD @-30, 9
	JMN 0, <922
	ADD 12, @10
	SUB #72, @203
	SUB @-127, 109
	SUB #72, @200
	SUB @0, @2
	JMZ <-30, 9
	SUB #72, @200
	SUB 0, 922
	ADD 12, @10
	JMZ 210, 60
	ADD 12, @10
	SUB #72, @200
	SPL 0, <922
	ADD 210, 60
	SUB 12, @10
	SLT -7, <-30
	SUB 12, @10
	DAT <72, <300
	DAT <72, <-300
	DAT <72, <300
	SUB <127, 181
	SPL 0, <922
	SLT 721, -9
	DAT <72, <300
	SUB 12, @10
	SPL 0, <922
	MOV -7, <-20
	DJN -1, @-20
