{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745374521124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745374521124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 21:15:21 2025 " "Processing started: Tue Apr 22 21:15:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745374521124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374521124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDboard -c LCDboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDboard -c LCDboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374521124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745374521429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745374521429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "KeyPad/shift_reg.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/KeyPad/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "KeyPad/keypad_fsm.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/KeyPad/keypad_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "KeyPad/keypad_decoder.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/KeyPad/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "KeyPad/keypad_base.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/KeyPad/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keypad " "Found entity 1: Keypad" {  } { { "KeyPad/Keypad.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/KeyPad/Keypad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "KeyPad/clock_div.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/KeyPad/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sharedmacros.sv 0 0 " "Found 0 design units, including 0 entities, in source file sharedmacros.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCDboard " "Found entity 1: LCDboard" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526719 ""} { "Info" "ISGN_ENTITY_NAME" "2 calculator_operation_display " "Found entity 2: calculator_operation_display" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Initilizer.sv(6) " "Verilog HDL Declaration information at Initilizer.sv(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745374526721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initilizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file initilizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Initilizer " "Found entity 1: LCD_Initilizer" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characters.sv 0 0 " "Found 0 design units, including 0 entities, in source file characters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd2disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2disp " "Found entity 1: bcd2disp" {  } { { "bcd2disp.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/bcd2disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745374526737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526737 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(94) " "Verilog HDL Instantiation warning at LCD.sv(94): instance has no name" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745374526739 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(107) " "Verilog HDL Instantiation warning at LCD.sv(107): instance has no name" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745374526741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(130) " "Verilog HDL Instantiation warning at LCD.sv(130): instance has no name" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745374526741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCDboard.sv(35) " "Verilog HDL Instantiation warning at LCDboard.sv(35): instance has no name" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745374526741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDboard " "Elaborating entity \"LCDboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745374526778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:comb_3 " "Elaborating entity \"LCD\" for hierarchy \"LCD:comb_3\"" {  } { { "LCDboard.sv" "comb_3" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745374526790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745374526808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd LCD:comb_3\|bin2bcd:a_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"LCD:comb_3\|bin2bcd:a_bin2bcd\"" {  } { { "LCD.sv" "a_bin2bcd" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745374526809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2disp LCD:comb_3\|bcd2disp:a_bcd2disp " "Elaborating entity \"bcd2disp\" for hierarchy \"LCD:comb_3\|bcd2disp:a_bcd2disp\"" {  } { { "LCD.sv" "a_bcd2disp" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745374526820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_operation_display LCD:comb_3\|calculator_operation_display:comb_3 " "Elaborating entity \"calculator_operation_display\" for hierarchy \"LCD:comb_3\|calculator_operation_display:comb_3\"" {  } { { "LCD.sv" "comb_3" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745374526835 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(192) " "Verilog HDL Case Statement warning at LCD.sv(192): case item expression never matches the case expression" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 192 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745374526846 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(160) " "Verilog HDL Case Statement warning at LCD.sv(160): case item expression never matches the case expression" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 160 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745374526846 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(161) " "Verilog HDL Case Statement warning at LCD.sv(161): case item expression never matches the case expression" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 161 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745374526846 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(169) " "Verilog HDL Case Statement warning at LCD.sv(169): case item expression never matches the case expression" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 169 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745374526846 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(170) " "Verilog HDL Case Statement warning at LCD.sv(170): case item expression never matches the case expression" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 170 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745374526846 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(171) " "Verilog HDL Case Statement warning at LCD.sv(171): case item expression never matches the case expression" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 171 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745374526846 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "holder LCD.sv(150) " "Verilog HDL Always Construct warning at LCD.sv(150): inferring latch(es) for variable \"holder\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745374526846 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[0\] LCD.sv(165) " "Inferred latch for \"holder\[0\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526847 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[1\] LCD.sv(165) " "Inferred latch for \"holder\[1\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526847 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[2\] LCD.sv(165) " "Inferred latch for \"holder\[2\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526847 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[3\] LCD.sv(165) " "Inferred latch for \"holder\[3\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526847 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[4\] LCD.sv(165) " "Inferred latch for \"holder\[4\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526847 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[5\] LCD.sv(165) " "Inferred latch for \"holder\[5\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526847 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[6\] LCD.sv(165) " "Inferred latch for \"holder\[6\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526847 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "holder\[7\] LCD.sv(165) " "Inferred latch for \"holder\[7\]\" at LCD.sv(165)" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374526848 "|LCDboard|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Initilizer LCD:comb_3\|LCD_Initilizer:comb_4 " "Elaborating entity \"LCD_Initilizer\" for hierarchy \"LCD:comb_3\|LCD_Initilizer:comb_4\"" {  } { { "LCD.sv" "comb_4" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745374526848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD:comb_3\|LCD_Driver:comb_645 " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCD:comb_3\|LCD_Driver:comb_645\"" {  } { { "LCD.sv" "comb_645" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745374526863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (6)" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745374526876 "|LCDboard|LCD:comb_21|LCD_Driver:comb_645"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745374526876 "|LCDboard|LCD:comb_21|LCD_Driver:comb_645"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745374526876 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745374526876 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[0\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[0\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[1\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[1\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[2\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[2\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[3\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[3\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[4\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[4\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[5\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[5\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[6\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[6\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[7\]~synth " "Converted tri-state buffer \"LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[7\]~synth\" feeding internal logic into a wire" {  } { { "Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745374527030 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745374527030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[3\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[3\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[2\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[2\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[1\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[1\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[0\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[0\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[5\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[5\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[4\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[4\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[3\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[3\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[2\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[2\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD:comb_3\|calculator_operation_display:comb_3\|holder\[5\] " "LATCH primitive \"LCD:comb_3\|calculator_operation_display:comb_3\|holder\[5\]\" is permanently enabled" {  } { { "LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 165 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745374527365 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[0\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[0\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[1\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[1\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[2\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[2\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[3\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[3\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[4\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[4\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[5\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[5\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[6\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[6\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[7\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[7\]\" and its non-tri-state driver." {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745374527378 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1745374527378 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[0\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[0\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[1\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[1\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[2\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[2\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[3\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[3\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[4\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[4\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[5\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[5\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[7\] LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[7\]\" to the node \"LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745374527379 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745374527379 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[0\]~synth " "Node \"lcd_data\[0\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[1\]~synth " "Node \"lcd_data\[1\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[2\]~synth " "Node \"lcd_data\[2\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[3\]~synth " "Node \"lcd_data\[3\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[4\]~synth " "Node \"lcd_data\[4\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[5\]~synth " "Node \"lcd_data\[5\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[6\]~synth " "Node \"lcd_data\[6\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[7\]~synth " "Node \"lcd_data\[7\]~synth\"" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374527542 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745374527542 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745374527542 "|LCDboard|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745374527542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745374527590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745374528061 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]~14 " "Logic cell \"LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]~14\"" {  } { { "Driver.sv" "DATA\[6\]~14" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1745374528065 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1745374528065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/output_files/LCDboard.map.smsg " "Generated suppressed messages file C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/output_files/LCDboard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374528094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745374528173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745374528173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "628 " "Implemented 628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745374528216 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745374528216 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1745374528216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745374528216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745374528216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745374528235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 21:15:28 2025 " "Processing ended: Tue Apr 22 21:15:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745374528235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745374528235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745374528235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745374528235 ""}
