Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Donnees\ETS\ETE_2017\ELE748\lab_final\projet_748\projet\CodecAudio.qsys --synthesis=VHDL --output-directory=E:\Donnees\ETS\ETE_2017\ELE748\lab_final\projet_748\projet\CodecAudio\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading projet/CodecAudio.qsys
Progress: Reading input file
Progress: Adding DataFromAccMat [altera_avalon_pio 15.1]
Progress: Parameterizing module DataFromAccMat
Progress: Adding DataToAccMat [altera_avalon_pio 15.1]
Progress: Parameterizing module DataToAccMat
Progress: Adding ToggleAccMat [altera_avalon_pio 15.1]
Progress: Parameterizing module ToggleAccMat
Progress: Adding audio [altera_up_avalon_audio 15.1]
Progress: Parameterizing module audio
Progress: Adding audio_and_video_config [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module audio_and_video_config
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding dac_pll [altera_up_avalon_audio_pll 15.1]
Progress: Parameterizing module dac_pll
Progress: Adding dacchip_pll [altera_up_avalon_audio_pll 15.1]
Progress: Parameterizing module dacchip_pll
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchipmem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchipmem
Progress: Adding pll_0 [altera_pll 15.1]
Progress: Parameterizing module pll_0
Progress: Adding ps2 [altera_up_avalon_ps2 15.1]
Progress: Parameterizing module ps2
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer0
Progress: Adding timer1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CodecAudio.DataFromAccMat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CodecAudio.ToggleAccMat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CodecAudio.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: CodecAudio.pll_0: Able to implement PLL with user settings
Info: CodecAudio.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CodecAudio.sysid: Time stamp will be automatically updated when this component is generated.
Info: CodecAudio: Generating CodecAudio "CodecAudio" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: DataFromAccMat: Starting RTL generation for module 'CodecAudio_DataFromAccMat'
Info: DataFromAccMat:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CodecAudio_DataFromAccMat --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0001_DataFromAccMat_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0001_DataFromAccMat_gen//CodecAudio_DataFromAccMat_component_configuration.pl  --do_build_sim=0  ]
Info: DataFromAccMat: Done RTL generation for module 'CodecAudio_DataFromAccMat'
Info: DataFromAccMat: "CodecAudio" instantiated altera_avalon_pio "DataFromAccMat"
Info: DataToAccMat: Starting RTL generation for module 'CodecAudio_DataToAccMat'
Info: DataToAccMat:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CodecAudio_DataToAccMat --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0002_DataToAccMat_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0002_DataToAccMat_gen//CodecAudio_DataToAccMat_component_configuration.pl  --do_build_sim=0  ]
Info: DataToAccMat: Done RTL generation for module 'CodecAudio_DataToAccMat'
Info: DataToAccMat: "CodecAudio" instantiated altera_avalon_pio "DataToAccMat"
Info: ToggleAccMat: Starting RTL generation for module 'CodecAudio_ToggleAccMat'
Info: ToggleAccMat:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CodecAudio_ToggleAccMat --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0003_ToggleAccMat_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0003_ToggleAccMat_gen//CodecAudio_ToggleAccMat_component_configuration.pl  --do_build_sim=0  ]
Info: ToggleAccMat: Done RTL generation for module 'CodecAudio_ToggleAccMat'
Info: ToggleAccMat: "CodecAudio" instantiated altera_avalon_pio "ToggleAccMat"
Info: audio: Starting Generation of Audio Controller
Info: audio: "CodecAudio" instantiated altera_up_avalon_audio "audio"
Info: audio_and_video_config: Starting Generation of Audio and Video Config
Info: audio_and_video_config: "CodecAudio" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config"
Info: cpu: "CodecAudio" instantiated altera_nios2_gen2 "cpu"
Info: dac_pll: "CodecAudio" instantiated altera_up_avalon_audio_pll "dac_pll"
Info: jtag_uart_0: Starting RTL generation for module 'CodecAudio_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CodecAudio_jtag_uart_0 --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0006_jtag_uart_0_gen//CodecAudio_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'CodecAudio_jtag_uart_0'
Info: jtag_uart_0: "CodecAudio" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchipmem: Starting RTL generation for module 'CodecAudio_onchipmem'
Info: onchipmem:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CodecAudio_onchipmem --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0007_onchipmem_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0007_onchipmem_gen//CodecAudio_onchipmem_component_configuration.pl  --do_build_sim=0  ]
Info: onchipmem: Done RTL generation for module 'CodecAudio_onchipmem'
Info: onchipmem: "CodecAudio" instantiated altera_avalon_onchip_memory2 "onchipmem"
Info: pll_0: "CodecAudio" instantiated altera_pll "pll_0"
Info: ps2: Starting Generation of PS2 Controller
Info: ps2: "CodecAudio" instantiated altera_up_avalon_ps2 "ps2"
Info: sysid: "CodecAudio" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer0: Starting RTL generation for module 'CodecAudio_timer0'
Info: timer0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CodecAudio_timer0 --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0011_timer0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0011_timer0_gen//CodecAudio_timer0_component_configuration.pl  --do_build_sim=0  ]
Info: timer0: Done RTL generation for module 'CodecAudio_timer0'
Info: timer0: "CodecAudio" instantiated altera_avalon_timer "timer0"
Info: timer1: Starting RTL generation for module 'CodecAudio_timer1'
Info: timer1:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CodecAudio_timer1 --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0012_timer1_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0012_timer1_gen//CodecAudio_timer1_component_configuration.pl  --do_build_sim=0  ]
Info: timer1: Done RTL generation for module 'CodecAudio_timer1'
Info: timer1: "CodecAudio" instantiated altera_avalon_timer "timer1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CodecAudio" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CodecAudio" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "CodecAudio" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "CodecAudio" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CodecAudio_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CodecAudio_cpu_cpu --dir=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0016_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/PC_XAV~1/AppData/Local/Temp/alt7363_6975122683026272044.dir/0016_cpu_gen//CodecAudio_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.07.16 13:15:55 (*) Starting Nios II generation
Info: cpu: # 2017.07.16 13:15:55 (*)   Checking for plaintext license.
Info: cpu: # 2017.07.16 13:15:58 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2017.07.16 13:15:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.07.16 13:15:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.07.16 13:15:58 (*)   Plaintext license not found.
Info: cpu: # 2017.07.16 13:15:58 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.07.16 13:15:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.07.16 13:15:58 (*)   Creating all objects for CPU
Info: cpu: # 2017.07.16 13:15:59 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.07.16 13:15:59 (*)   Creating plain-text RTL
Info: cpu: # 2017.07.16 13:16:00 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CodecAudio_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: audio_pll: "dac_pll" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "dac_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: audio_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_avalon_audio_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: audio_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_avalon_audio_slave_agent"
Info: audio_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file E:/Donnees/ETS/ETE_2017/ELE748/lab_final/projet_748/projet/CodecAudio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Donnees/ETS/ETE_2017/ELE748/lab_final/projet_748/projet/CodecAudio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Donnees/ETS/ETE_2017/ELE748/lab_final/projet_748/projet/CodecAudio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CodecAudio: Done "CodecAudio" with 42 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
