#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Apr 27 23:57:38 2024
# Process ID: 28528
# Current directory: C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26884 C:\Users\ikhla\Desktop\semester 4\CA\project_repo\CA_riscV_processor\task1\lab11.xpr
# Log file: C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/vivado.log
# Journal file: C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/adder.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/adder.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v'; using path 'C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ikhla/Desktop/semester -notrace
invalid command name "curl:"
    while executing
"curl: option -: is unknown"
    (file "C:/Users/ikhla/Desktop/semester" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 27 23:59:18 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project_repo/CA_riscV_processor/task1/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 00:00:44 2024...
