<!-- Futuristic GitHub Profile README for Mangaratnam -->

<!-- Header -->
<h1 align="center">
  ⚡ Hi, I'm <span style="color:#00F5FF;">Mangaratnam</span> 👋
</h1>

<h3 align="center">
  🚀 Passionate Electronics Engineer | VLSI Design & Verification Enthusiast
</h3>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Orbitron&size=22&duration=3000&pause=1000&color=00F5FF&center=true&vCenter=true&width=600&lines=B.Tech+ECE+@+Aditya+University;VLSI+Design+%7C+RTL+Coding+%7C+Verification;SystemVerilog+%7C+Verilog+%7C+Digital+Systems;Exploring+PCIe+Protocol+and+Verification+Flows" alt="Typing SVG" />
</p>

---

## 👨‍💻 About Me
💠 **3rd Year B.Tech (ECE)** at *Aditya University* with a **CGPA of 9.16**  
💠 Passionate about **VLSI Design**, **Digital Systems**, and **Protocol Verification**  
💠 Fascinated by how millions of devices integrate into a single chip  
💠 Currently exploring **PCIe Protocol** and **Advanced Verification Flows**

---

## 🧠 Tech Stack & Tools

<div align="center">
<table>
<tr>
<td align="center" width="300px" style="background-color:#0d1117; border:2px solid #00F5FF; border-radius:10px; padding:10px;">
<h3>💾 HDL / HVL</h3>
<p>
  <img src="https://img.shields.io/badge/Verilog-%230077B5.svg?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/SystemVerilog-%2300F5FF.svg?style=for-the-badge&logoColor=white" />
</p>
</td>
<td align="center" width="300px" style="background-color:#0d1117; border:2px solid #00F5FF; border-radius:10px; padding:10px;">
<h3>🧩 Verification & EDA Tools</h3>
<p>
  <img src="https://img.shields.io/badge/Xilinx%20Vivado-FA7343?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/Cadence%20Xcelium-0078D4?style=for-the-badge&logoColor=white" />
</p>
</td>
</tr>

<tr>
<td align="center" width="300px" style="background-color:#0d1117; border:2px solid #00F5FF; border-radius:10px; padding:10px;">
<h3>🛰️ Protocols</h3>
<p>
  <img src="https://img.shields.io/badge/UART-%2300C7B7.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/SPI-%2328A745.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/I2C-%23E34F26.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/APB-%23FF6F00.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/AXI-%230077B5.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/PCIe-Learning-%2300F5FF.svg?style=for-the-badge&logoColor=white" />
</p>
</td>

<td align="center" width="300px" style="background-color:#0d1117; border:2px solid #00F5FF; border-radius:10px; padding:10px;">
<h3>💻 Programming Languages</h3>
<p>
  <img src="https://img.shields.io/badge/C%20Language-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white" />
  <img src="https://img.shields.io/badge/Python-%233776AB.svg?style=for-the-badge&logo=python&logoColor=white" />
</p>
</td>
</tr>

<tr>
<td align="center" width="300px" style="background-color:#0d1117; border:2px solid #00F5FF; border-radius:10px; padding:10px;">
<h3>⚙️ Core Skills</h3>
<p>RTL Coding | Testbench Writing (SV) | Functional Verification | Digital Circuit Design</p>
</td>

<td align="center" width="300px" style="background-color:#0d1117; border:2px solid #00F5FF; border-radius:10px; padding:10px;">
<h3>🧰 Tools</h3>
<p>
  <img src="https://img.shields.io/badge/MATLAB-%23FFB300.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/PSpice-%23FF6F00.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/GitHub-%23181717.svg?style=for-the-badge&logo=github&logoColor=white" />
  <img src="https://img.shields.io/badge/Microsoft%20Office-%23D83B01.svg?style=for-the-badge&logo=microsoftoffice&logoColor=white" />
</p>
</td>
</tr>
</table>
</div>

---

## 🧪 Major Projects

| Project | Description |
|----------|--------------|
| **APB Protocol Interfacing** | Designed & verified APB protocol (1 master + 3 slaves). Created SystemVerilog testbenches and verified slave states (Hold, Setup, Active). |
| **AXI to APB Bridge** | Implemented and verified a communication bridge between AXI & APB. |
| **AHB to APB Bridge** | Designed and verified a high-speed bridge for AHB ↔ APB communication. |

---

## 🏅 Certifications

🎓 **Cisco:** C Programming  
🎓 **IT Specialist:** HTML & CSS  
🎓 **Cadence:**  
- Semiconductor 101 v1.0  
- Digital IC Design Fundamentals v2.0  
- Behavioral Modeling with Verilog-AMS v24.03  
- SystemVerilog for Design and Verification v21.10  
🎓 **IIT Bombay Spoken Tutorials:** Python | C++

---

## 📊 GitHub Analytics

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=YOUR_GITHUB_USERNAME&show_icons=true&theme=tokyonight&hide_border=true" width="48%"/>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=YOUR_GITHUB_USERNAME&theme=tokyonight&hide_border=true" width="48%"/>
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_GITHUB_USERNAME&layout=compact&theme=tokyonight&hide_border=true" width="48%"/>
</p>

---

## 🛰️ Activity Graph

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=YOUR_GITHUB_USERNAME&bg_color=0d1117&color=00f5ff&line=00f5ff&point=ffffff&area=true&hide_border=true" />
</p>

---

## 🧠 Quote to Live By

> *“Chips may be small, but dreams in VLSI are limitless.”*

---

## ⚡ Connect With Me

<p align="center">
  <a href="https://github.com/YOUR_GITHUB_USERNAME"><img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white"/></a>
  <a href="https://www.linkedin.com/in/YOUR_LINKEDIN_URL/"><img src="https://img.shields.io/badge/LinkedIn-0072b1?style=for-the-badge&logo=linkedin&logoColor=white"/></a>
  <a href="mailto:YOUR_EMAIL@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
</p>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=YOUR_GITHUB_USERNAME&label=Visitors&color=00F5FF&style=flat-square" alt="profile views" />
</p>

---

<p align="center">
  <img src="https://raw.githubusercontent.com/andreasbm/readme/master/assets/lines/colored.png" width="100%">
</p>

<h3 align="center">🚀 “Design. Verify. Innovate.” 🚀</h3>
