library verilog;
use verilog.vl_types.all;
entity clkdivider is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        count           : in     vl_logic_vector(5 downto 0);
        convst_bar      : out    vl_logic;
        clk_comp        : out    vl_logic;
        clk_dpwm        : out    vl_logic
    );
end clkdivider;
