/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "Qualcomm Technologies, Inc. ATOLL-AB SoC";
	compatible = "qcom,cust-atoll";
	qcom,msm-name = "ATOLL-AB";
	qcom,msm-id = <0x1bb 0x00>;
	interrupt-parent = <0x01>;
	qcom,pmic-name = "PM6150";
	qcom,board-id = <0x00 0x00>;

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x04>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x06>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x32>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3a>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x46>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x07>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x07>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x33>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3b>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x47>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x08>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x08>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x34>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3c>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x48>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x09>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x09>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x35>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3d>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x49>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x0a>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x36>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3e>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x4a>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x0b>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0b>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x37>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3f>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x4b>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0x0c 0x0d>;
			next-level-cache = <0x0e>;
			qcom,lmh-dcvs = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x48000>;
				phandle = <0x0e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x22000>;
				phandle = <0x38>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x40>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x42>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x44>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x4c>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0x0c 0x0d>;
			next-level-cache = <0x10>;
			qcom,lmh-dcvs = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x48000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x22000>;
				phandle = <0x39>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x41>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x43>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x45>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x4d>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				core4 {
					cpu = <0x15>;
				};

				core5 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x216>;

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			interrupt-parent = <0x19>;
			phandle = <0x19>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,pdc-atoll";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x03>;
			interrupt-parent = <0x19>;
			interrupt-controller;
			phandle = <0x01>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x217>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x05 0x04>;
			phandle = <0x218>;
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			status = "disabled";
			phandle = <0x219>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			status = "disabled";
			phandle = <0x21a>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			status = "disabled";
			phandle = <0x21b>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			status = "disabled";
			phandle = <0x21c>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			status = "disabled";
			phandle = <0x21d>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			status = "disabled";
			phandle = <0x21e>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			status = "disabled";
			phandle = <0x21f>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			status = "disabled";
			phandle = <0x220>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x00 0x146aa000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			qcom,curr-link-list = <0x03>;
			qcom,data-sink = "sram";
			qcom,link-list = <0x00 0x10c004 0x01 0x00 0x00 0x10c038 0x01 0x00 0x00 0x10c01c 0x01 0x00 0x00 0x10c020 0x01 0x00 0x00 0x10c024 0x01 0x00 0x00 0x10c030 0x01 0x00 0x00 0x10414c 0x01 0x00 0x00 0x10c00c 0x01 0x00 0x00 0x10c010 0x01 0x00 0x00 0x10c014 0x01 0x00 0x00 0x10c018 0x01 0x00 0x00 0x13c008 0x01 0x00 0x00 0x144528 0x01 0x00 0x00 0x145010 0x01 0x00 0x00 0x148010 0x01 0x00 0x00 0x18a014 0x01 0x00 0x00 0x111010 0x01 0x00 0x00 0x171008 0x01 0x00 0x00 0x14d010 0x01 0x00 0x00 0x148194 0x01 0x00 0x00 0x18901c 0x01 0x00 0x00 0x111014 0x01 0x00 0x00 0x10b03c 0x01 0x00 0x00 0x10c02c 0x01 0x00 0x00 0x14800c 0x01 0x00 0x00 0x18a010 0x01 0x00 0x00 0x171014 0x01 0x00 0x00 0x14d00c 0x01 0x00 0x00 0x10c028 0x01 0x00 0x00 0x148190 0x01 0x00 0x00 0x104140 0x01 0x00 0x00 0x10b034 0x01 0x00 0x00 0x145144 0x01 0x00 0x00 0x10c034 0x01 0x00 0x00 0x148194 0x01 0x00 0x00 0x10c028 0x01 0x00 0x00 0x10c008 0x01 0x00 0x00 0x147024 0x01 0x00 0x00 0x147020 0x01 0x00 0x00 0x10c75c 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18321700 0x01 0x00 0x00 0x18322c18 0x01 0x00 0x00 0x18323700 0x01 0x00 0x00 0x18324c18 0x01 0x00 0x00 0x18325f00 0x01 0x00 0x00 0x18327418 0x01 0x00 0x00 0x18321818 0x01 0x00 0x00 0x18323818 0x01 0x00 0x00 0x18326018 0x01 0x00 0x00 0x18321920 0x01 0x00 0x00 0x1832102c 0x01 0x00 0x00 0x18321044 0x01 0x00 0x00 0x18321710 0x01 0x00 0x00 0x1832176c 0x01 0x00 0x00 0x18322c18 0x01 0x00 0x00 0x18323700 0x01 0x00 0x00 0x18323920 0x01 0x00 0x00 0x1832302c 0x01 0x00 0x00 0x18323044 0x01 0x00 0x00 0x18323710 0x01 0x00 0x00 0x1832376c 0x01 0x00 0x00 0x18324c18 0x01 0x00 0x00 0x18326120 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18325844 0x01 0x00 0x00 0x18325f10 0x01 0x00 0x00 0x18325f6c 0x01 0x00 0x00 0x18327418 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18280000 0x02 0x00 0x00 0x18282000 0x02 0x00 0x00 0x18284000 0x02 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393a84 0x01 0x00 0x00 0x90c012c 0x01 0x00 0x00 0x9222408 0x01 0x00 0x00 0x9220344 0x02 0x00 0x00 0x9220480 0x01 0x00 0x00 0x922358c 0x01 0x00 0x00 0x9222398 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x923201c 0x05 0x00 0x00 0x9232050 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9186048 0x01 0x00 0x00 0x9186054 0x01 0x00 0x00 0x9186164 0x01 0x00 0x00 0x9186170 0x01 0x00 0x00 0x9236028 0x01 0x00 0x00 0x923602c 0x01 0x00 0x00 0x9236030 0x01 0x00 0x00 0x9236034 0x01 0x00 0x00 0x9236038 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x9236044 0x01 0x00 0x00 0x9236048 0x01 0x00 0x00 0x923604c 0x01 0x00 0x00 0x9236050 0x01 0x00 0x00 0x923e030 0x01 0x00 0x00 0x923e034 0x01 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9248058 0x01 0x00 0x00 0x924805c 0x01 0x00 0x00 0x9248060 0x01 0x00 0x00 0x9248064 0x01 0x00 0x00 0x9260410 0x01 0x00 0x00 0x92e0410 0x01 0x00 0x00 0x9260414 0x01 0x00 0x00 0x92e0414 0x01 0x00 0x00 0x9260418 0x01 0x00 0x00 0x92e0418 0x01 0x00 0x00 0x9260420 0x01 0x00 0x00 0x9260424 0x01 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261440 0x01 0x00 0x00 0x92e0420 0x01 0x00 0x00 0x92e0424 0x01 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x9600000 0x01 0x00 0x00 0x9601000 0x01 0x00 0x00 0x9602000 0x01 0x00 0x00 0x9603000 0x01 0x00 0x00 0x9604000 0x01 0x00 0x00 0x9605000 0x01 0x00 0x00 0x9606000 0x01 0x00 0x00 0x9607000 0x01 0x00 0x00 0x9608000 0x01 0x00 0x00 0x9609000 0x01 0x00 0x00 0x960a000 0x01 0x00 0x00 0x960b000 0x01 0x00 0x00 0x960c000 0x01 0x00 0x00 0x960d000 0x01 0x00 0x00 0x960e000 0x01 0x00 0x00 0x960f000 0x01 0x00 0x00 0x9610000 0x01 0x00 0x00 0x9611000 0x01 0x00 0x00 0x9612000 0x01 0x00 0x00 0x9613000 0x01 0x00 0x00 0x9614000 0x01 0x00 0x00 0x9615000 0x01 0x00 0x00 0x9616000 0x01 0x00 0x00 0x9617000 0x01 0x00 0x00 0x9618000 0x01 0x00 0x00 0x9619000 0x01 0x00 0x00 0x961a000 0x01 0x00 0x00 0x961b000 0x01 0x00 0x00 0x961c000 0x01 0x00 0x00 0x961d000 0x01 0x00 0x00 0x961e000 0x01 0x00 0x00 0x961f000 0x01 0x00 0x00 0x9600004 0x01 0x00 0x00 0x9601004 0x01 0x00 0x00 0x9602004 0x01 0x00 0x00 0x9603004 0x01 0x00 0x00 0x9604004 0x01 0x00 0x00 0x9605004 0x01 0x00 0x00 0x9606004 0x01 0x00 0x00 0x9607004 0x01 0x00 0x00 0x9608004 0x01 0x00 0x00 0x9609004 0x01 0x00 0x00 0x960a004 0x01 0x00 0x00 0x960b004 0x01 0x00 0x00 0x960c004 0x01 0x00 0x00 0x960d004 0x01 0x00 0x00 0x960e004 0x01 0x00 0x00 0x960f004 0x01 0x00 0x00 0x9610004 0x01 0x00 0x00 0x9611004 0x01 0x00 0x00 0x9612004 0x01 0x00 0x00 0x9613004 0x01 0x00 0x00 0x9614004 0x01 0x00 0x00 0x9615004 0x01 0x00 0x00 0x9616004 0x01 0x00 0x00 0x9617004 0x01 0x00 0x00 0x9618004 0x01 0x00 0x00 0x9619004 0x01 0x00 0x00 0x961a004 0x01 0x00 0x00 0x961b004 0x01 0x00 0x00 0x961c004 0x01 0x00 0x00 0x961d004 0x01 0x00 0x00 0x961e004 0x01 0x00 0x00 0x961f004 0x01 0x00 0x00 0x9266418 0x01 0x00 0x00 0x92e6418 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92604b8 0x01 0x00 0x00 0x92e04b8 0x01 0x00 0x00 0x9680000 0x01 0x00 0x00 0x9680004 0x01 0x00 0x02 0x08 0x00 0x00 0x00 0x9681000 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9681004 0x01 0x00 0x00 0x9681008 0x01 0x00 0x00 0x968100c 0x01 0x00 0x00 0x9681010 0x01 0x00 0x00 0x9681014 0x01 0x00 0x00 0x968101c 0x01 0x00 0x00 0x9681020 0x01 0x00 0x00 0x9681024 0x01 0x00 0x00 0x9681028 0x01 0x00 0x00 0x968102c 0x01 0x00 0x00 0x9681030 0x01 0x00 0x00 0x9681034 0x01 0x00 0x00 0x968103c 0x01 0x00 0x00 0x9698100 0x01 0x00 0x00 0x9698104 0x01 0x00 0x00 0x9698108 0x01 0x00 0x00 0x9698110 0x01 0x00 0x00 0x9698120 0x01 0x00 0x00 0x9698124 0x01 0x00 0x00 0x9698128 0x01 0x00 0x00 0x969812c 0x01 0x00 0x00 0x9698130 0x01 0x00 0x00 0x9698134 0x01 0x00 0x00 0x9698138 0x01 0x00 0x00 0x969813c 0x01 0x00 0x00 0x9698500 0x01 0x00 0x00 0x9698504 0x01 0x00 0x00 0x9698508 0x01 0x00 0x00 0x969850c 0x01 0x00 0x00 0x9698510 0x01 0x00 0x00 0x9698514 0x01 0x00 0x00 0x9698518 0x01 0x00 0x00 0x969851c 0x01 0x00 0x00 0x9698700 0x01 0x00 0x00 0x9698704 0x01 0x00 0x00 0x9698708 0x01 0x00 0x00 0x969870c 0x01 0x00 0x00 0x9698714 0x01 0x00 0x00 0x9698718 0x01 0x00 0x00 0x969871c 0x01 0x00>;
			phandle = <0x221>;
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qseecom@82200000 {
			compatible = "qcom,qseecom";
			reg = <0x82200000 0x2200000>;
			reg-names = "secapp-region";
			memory-region = <0x1b>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x222>;
		};

		smcinvoke@82200000 {
			compatible = "qcom,smcinvoke";
			reg = <0x82200000 0x2200000>;
			reg-names = "secapp-region";
			phandle = <0x223>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1c 0x00>;
			mbox-names = "aop";
		};

		tz-log@146aa720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x224>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x493e0>;
			clocks = <0x1d 0x38>;
			clock-names = "iface_clk";
			phandle = <0x225>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x226>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x1e 0x424 0x11 0x1e 0x434 0x11>;
			phandle = <0x227>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x1e 0x426 0x11 0x1e 0x436 0x11>;
			phandle = <0x228>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x1e 0x432 0x00 0x1e 0x438 0x01 0x1e 0x43f 0x00>;
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x1e 0x433 0x00 0x1e 0x43c 0x01 0x1e 0x43e 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
				virtual-addr = <0xa0000000>;
				virtual-size = <0x40000000>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk\0bus_clk\0iface_clk\0ice_core_clk";
			clocks = <0x1d 0x67 0x1d 0x65 0x1d 0x66 0x1d 0x6a>;
			qcom,op-freq-hz = <0x00 0x00 0x00 0x11e1a300>;
			vdd-hba-supply = <0x1f>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x2f5 0x00 0x00 0x01 0x2f5 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "ufs";
			phandle = <0x229>;
		};

		sdcc1ice@7c8000 {
			compatible = "qcom,ice";
			reg = <0x7c8000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src\0ice_core_clk\0bus_clk\0iface_clk";
			clocks = <0x1d 0x60 0x1d 0x5f 0x1d 0x5c 0x1d 0x5d>;
			qcom,op-freq-hz = <0x11e1a300 0x00 0x00 0x00>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x260 0x00 0x00 0x01 0x260 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "sdcc";
			phandle = <0x22a>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x00 0x00 0x01 0x00>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x10100 0x10100 0x25900 0x25900>;
			phandle = <0x22b>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x00 0x1ec 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-clock-vote-req;
			clocks = <0x1d 0x80>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x22c>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18060058 0x18070058>;
			qcom,config-arr = <0x18060060 0x18070060>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x06 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l3-scu-faultirq";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x20 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x21>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mss-supply = <0x22>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x23>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,complete-ramdump;
			qcom,msm-bus,name = "pil-modem";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x81 0x200 0x00 0x00 0x81 0x200 0x00 0xfe400>;
			interrupts-extended = <0x01 0x00 0x10a 0x01 0x24 0x00 0x00 0x24 0x01 0x00 0x24 0x02 0x00 0x24 0x03 0x00 0x24 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,err-ready\0qcom,proxy-unvote\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0x25 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x22d>;
		};

		qcom,npu@9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			qcom,ssctl-instance-id = <0x18>;
			qcom,smem-id = <0x26e>;
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0x26>;
			qcom,smem-states = <0x27 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x21>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mx-supply = <0x28>;
			qcom,vdd_mx-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			clocks = <0x20 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x07>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x29>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x275c 0x00 0x00 0x9a 0x275c 0x00 0x01>;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x2a 0x00 0x00 0x2a 0x01 0x00 0x2a 0x02 0x00 0x2a 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,err-ready\0qcom,proxy-unvote\0qcom,stop-ack";
			qcom,smem-states = <0x2b 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x00>;
			mbox-names = "cdsp-pil";
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x2c>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1401 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1402 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1403 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1404 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1405 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1406 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1407 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1408 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x1e 0x1409 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1e 0x1003 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1e 0x1004 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1e 0x1005 0x00>;
				shared-cb = <0x05>;
				dma-coherent;
			};
		};

		qcom,lpass@62400000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x62400000 0x100>;
			vdd_lpi_cx-supply = <0x2d>;
			qcom,vdd_lpi_cx-uV-uA = <0x181 0x00>;
			vdd_lpi_mx-supply = <0x2e>;
			qcom,vdd_lpi_mx-uV-uA = <0x181 0x00>;
			qcom,proxy-reg-names = "vdd_lpi_cx\0vdd_lpi_mx";
			clocks = <0x20 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x05>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x2f>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x01 0x00 0xa2 0x01 0x30 0x00 0x00 0x30 0x01 0x00 0x30 0x02 0x00 0x30 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,err-ready\0qcom,proxy-unvote\0qcom,stop-ack";
			qcom,smem-states = <0x31 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core\0syscon\0simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x00>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,atoll-llcc {
				compatible = "qcom,atoll-llcc";
				#cache-cells = <0x01>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0x106>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x1a 0x00>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			llcc_1_dcache {
				qcom,dump-size = <0x6c000>;
				phandle = <0x4e>;
			};
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x32>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x33>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache200 {
				qcom,dump-node = <0x34>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache300 {
				qcom,dump-node = <0x35>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache400 {
				qcom,dump-node = <0x36>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache500 {
				qcom,dump-node = <0x37>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache600 {
				qcom,dump-node = <0x38>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache700 {
				qcom,dump-node = <0x39>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x3a>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x3b>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache200 {
				qcom,dump-node = <0x3c>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache300 {
				qcom,dump-node = <0x3d>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache400 {
				qcom,dump-node = <0x3e>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache500 {
				qcom,dump-node = <0x3f>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache600 {
				qcom,dump-node = <0x40>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache700 {
				qcom,dump-node = <0x41>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x42>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x43>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x44>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0x45>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0x0e>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x46>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x47>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0x48>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0x49>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0x4a>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0x4b>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0x4c>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0x4d>;
				qcom,dump-id = <0x127>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-node = <0x4e>;
				qcom,dump-id = <0x140>;
			};
		};

		clocks {

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x01>;
				phandle = <0x22e>;
			};
		};

		qcom,rpmh {
			compatible = "qcom,rpmh-clk-atoll";
			mboxes = <0x4f 0x00>;
			mbox-names = "apps";
			#clock-cells = <0x01>;
			phandle = <0x20>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x01>;
			mboxes = <0x1c 0x00>;
			mbox-names = "qdss_clk";
			phandle = <0x1a>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,atoll-gcc\0syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_cx_ao-supply = <0x50>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x1d>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,atoll-camcc\0syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_mx-supply = <0x28>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x59>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,atoll-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5b>;
		};

		qcom,gpucc@5090000 {
			compatible = "qcom,atoll-gpucc\0syscon";
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_mx-supply = <0x28>;
			vdd_gfx-supply = <0x51>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x52>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x53>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x58>;
		};

		qcom,npucc@9980000 {
			compatible = "qcom,atoll-npucc\0syscon";
			reg = <0x9980000 0x10000 0x9800000 0x10000 0x9810000 0x10000 0x7841e0 0x08>;
			reg-names = "cc\0qdsp6ss\0qdsp6ss_pll\0efuse";
			npu_gdsc-supply = <0x54>;
			vdd_cx-supply = <0x21>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5c>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,atoll-videocc\0syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5a>;
		};

		qcom,cpucc@18321000 {
			compatible = "qcom,clk-cpu-osm-atoll";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400>;
			reg-names = "osm_l3_base\0osm_pwrcl_base\0osm_perfcl_base";
			l3-devs = <0x55 0x56 0x57>;
			#clock-cells = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0xb2>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x20 0x04>;
				qcom,affinity = <0x00>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x05>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x21 0x04>;
				qcom,affinity = <0x01>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x0f>;
			};
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x04>;
			phandle = <0x5d>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x100>;
			phandle = <0x5e>;
		};

		qcom,cc-debug {
			compatible = "qcom,atoll-debugcc";
			qcom,cc-count = <0x08>;
			qcom,gcc = <0x1d>;
			qcom,gpucc = <0x58>;
			qcom,camcc = <0x59>;
			qcom,videocc = <0x5a>;
			qcom,dispcc = <0x5b>;
			qcom,npucc = <0x5c>;
			qcom,cpucc = <0x5d>;
			qcom,mccc = <0x5e>;
			clocks = <0x20 0x00>;
			clock-names = "xo_clk_src";
			#clock-cells = <0x01>;
			phandle = <0x22f>;
		};

		syscon@01F40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x5f>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x5f 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x61>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x60>;
			hwlocks = <0x61 0x03>;
			phandle = <0x230>;
		};

		mailbox@17C00000 {
			compatible = "qcom,atoll-apcs-hmss-global";
			reg = <0x17c00000 0x10000>;
			#mbox-cells = <0x01>;
			phandle = <0x62>;
		};

		mailbox@17C00010 {
			compatible = "qcom,atoll-apcs-hmss-ipc2";
			reg = <0x17c00010 0x04>;
			#mbox-cells = <0x01>;
			phandle = <0x1b2>;
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x62 0x0c>;
				mbox-names = "mpss_smem";
				interrupts = <0x00 0x1c1 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x65>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x63 0x64>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x62 0x08>;
				mbox-names = "adsp_smem";
				interrupts = <0x00 0x9c 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x63>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x65 0x64>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x62 0x04>;
				mbox-names = "cdsp_smem";
				interrupts = <0x00 0x23e 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x64>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x57>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x43>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x02>;
						phandle = <0x231>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x65 0x66 0x63>;
				};
			};

			npu {
				transport = "smem";
				qcom,remote-pid = <0x0a>;
				mboxes = <0x67 0x04>;
				mbox-names = "npu_smem";
				interrupts = <0x00 0x24b 0x01>;
				label = "npu";
				qcom,glink-label = "npu";
				phandle = <0x66>;

				qcom,npu_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,npu_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x64>;
				};
			};

			wdsp {
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x232>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x01>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x02>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x01>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x01>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x68 0x00>;
			interrupt-parent = <0x69>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x00 0x1c3 0x01>;
			mboxes = <0x62 0x0e>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x25>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x24>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x77>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x78>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xaa>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x00 0x9e 0x01>;
			mboxes = <0x62 0x0a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x31>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x30>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x212>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x213>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x68>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x69>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x00 0x240 0x01>;
			mboxes = <0x62 0x06>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2b>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2a>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x214>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x215>;
			};
		};

		qcom,smp2p-npu {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupts = <0x00 0x24d 0x01>;
			mboxes = <0x67 0x06>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x0a>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x27>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x233>;
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x04>;
			reg-names = "msgram\0irq-reg-base";
			qcom,irq-mask = <0x01>;
			interrupts = <0x00 0x185 0x01>;
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x1c>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x00 0x1e1 0x00>;
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			phandle = <0x234>;

			qcom,pm6150@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x6a>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x00 0x08 0x00 0x00 0x00 0x08 0x01 0x00>;
					interrupt-names = "kpdpwr\0resin";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						qcom,pull-up;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						qcom,pull-up;
						linux,code = <0x72>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100 0x3700 0x100>;
					reg-names = "adc5-usr-base\0adc5-cal-base";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					qcom,pmic-revid = <0x6a>;
					pinctrl-names = "default";
					pinctrl-0 = <0x6b 0x6c>;
					phandle = <0x6d>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vbat_sns {
						reg = <0x84>;
						label = "vbat_sns";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vcoin {
						reg = <0x85>;
						label = "vcoin";
						qcom,pre-scaling = <0x01 0x03>;
					};

					usb_in_i_uv {
						reg = <0x07>;
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x01 0x01>;
					};

					usb_in_v_div_16 {
						reg = <0x08>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x01 0x10>;
					};

					chg_temp {
						reg = <0x09>;
						label = "chg_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm {
						reg = <0x4a>;
						label = "bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm_30k {
						reg = <0x2a>;
						label = "bat_therm_30k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm_400k {
						reg = <0x6a>;
						label = "bat_therm_400k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_id {
						reg = <0x4b>;
						label = "bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					xo_therm {
						reg = <0x4c>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					chg_sbux {
						reg = <0x99>;
						label = "chg_sbux";
						qcom,pre-scaling = <0x01 0x03>;
					};

					mid_chg_div6 {
						reg = <0x1e>;
						label = "chg_mid";
						qcom,pre-scaling = <0x01 0x06>;
					};

					v_i_int_ext {
						reg = <0xb0>;
						label = "v_i_int_vbat_vdata";
						qcom,pre-scaling = <0x01 0x01>;
					};

					v_i_parallel {
						reg = <0xb4>;
						label = "v_i_parallel_vbat_vdata";
						qcom,pre-scaling = <0x01 0x01>;
					};

					smb1390_therm {
						reg = <0x0e>;
						label = "smb1390_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					chg_skin_therm {
						reg = <0x4d>;
						label = "chg_skin_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					conn_therm {
						reg = <0x4f>;
						label = "conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					nvm_therm {
						reg = <0x52>;
						label = "nvm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					sdm_skin_therm {
						reg = <0x53>;
						label = "sdm_skin_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x00 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x6d 0x4c 0x6d 0x4d 0x6d 0x4f 0x6d 0x53>;
					phandle = <0x84>;

					xo_therm {
						reg = <0x4c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					chg_skin_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					conn_therm {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					sdm_skin_therm {
						reg = <0x53>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					reg = <0x900 0x100>;
					phandle = <0x235>;
				};

				qcom,qpnp-smb5 {
					compatible = "qcom,qpnp-smb5";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					#cooling-cells = <0x02>;
					qcom,pmic-revid = <0x6a>;
					phandle = <0x236>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x00 0x10 0x00 0x01 0x00 0x10 0x01 0x01 0x00 0x10 0x02 0x01 0x00 0x10 0x03 0x01 0x00 0x10 0x04 0x01 0x00 0x10 0x05 0x01 0x00 0x10 0x06 0x01 0x00 0x10 0x07 0x01>;
						interrupt-names = "chgr-error\0chg-state-change\0step-chg-state-change\0step-chg-soc-update-fail\0step-chg-soc-update-req\0fg-fvcal-qualified\0vph-alarm\0vph-drop-prechg";
					};

					qcom,dcdc@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x00 0x11 0x00 0x01 0x00 0x11 0x01 0x01 0x00 0x11 0x02 0x01 0x00 0x11 0x03 0x03 0x00 0x11 0x04 0x03 0x00 0x11 0x05 0x03 0x00 0x11 0x06 0x01 0x00 0x11 0x07 0x03>;
						interrupt-names = "otg-fail\0otg-oc-disable-sw\0otg-oc-hiccup\0bsm-active\0high-duty-cycle\0input-current-limiting\0concurrent-mode-disable\0switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x00 0x12 0x00 0x01 0x00 0x12 0x02 0x03 0x00 0x12 0x03 0x03 0x00 0x12 0x04 0x03 0x00 0x12 0x05 0x03 0x00 0x12 0x06 0x03 0x00 0x12 0x07 0x03>;
						interrupt-names = "bat-temp\0bat-ov\0bat-low\0bat-therm-or-id-missing\0bat-terminal-missing\0buck-oc\0vph-ov";
					};

					qcom,usb@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x00 0x13 0x00 0x03 0x00 0x13 0x01 0x03 0x00 0x13 0x02 0x03 0x00 0x13 0x03 0x03 0x00 0x13 0x04 0x03 0x00 0x13 0x05 0x01 0x00 0x13 0x06 0x01 0x00 0x13 0x07 0x01>;
						interrupt-names = "usbin-collapse\0usbin-vashdn\0usbin-uv\0usbin-ov\0usbin-plugin\0usbin-revi-change\0usbin-src-change\0usbin-icl-change";
					};

					qcom,dc@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x00 0x14 0x01 0x03 0x00 0x14 0x02 0x03 0x00 0x14 0x03 0x03 0x00 0x14 0x04 0x03 0x00 0x14 0x05 0x01 0x00 0x14 0x06 0x01 0x00 0x14 0x07 0x01>;
						interrupt-names = "dcin-vashdn\0dcin-uv\0dcin-ov\0dcin-plugin\0dcin-revi\0dcin-pon\0dcin-en";
					};

					qcom,typec@1500 {
						reg = <0x1500 0x100>;
						interrupts = <0x00 0x15 0x00 0x01 0x00 0x15 0x01 0x01 0x00 0x15 0x02 0x01 0x00 0x15 0x03 0x01 0x00 0x15 0x04 0x01 0x00 0x15 0x05 0x01 0x00 0x15 0x06 0x01 0x00 0x15 0x07 0x01>;
						interrupt-names = "typec-or-rid-detect-change\0typec-vpd-detect\0typec-cc-state-change\0typec-vconn-oc\0typec-vbus-change\0typec-attach-detach\0typec-legacy-cable-detect\0typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x00 0x16 0x00 0x01 0x00 0x16 0x01 0x01 0x00 0x16 0x02 0x01 0x00 0x16 0x03 0x01 0x00 0x16 0x04 0x03 0x00 0x16 0x05 0x01 0x00 0x16 0x06 0x01 0x00 0x16 0x07 0x01>;
						interrupt-names = "wdog-snarl\0wdog-bark\0aicl-fail\0aicl-done\0smb-en\0imp-trigger\0temp-change\0temp-change-smb";
					};

					qcom,sdam@b100 {
						reg = <0xb100 0x100>;
						interrupts = <0x00 0xb1 0x01 0x01>;
						interrupt-names = "sdam-sts";
					};

					qcom,smb5-vbus {
						regulator-name = "smb5-vbus";
						phandle = <0x6f>;
					};

					qcom,smb5-vconn {
						regulator-name = "smb5-vconn";
						phandle = <0x70>;
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					vdd-pdphy-supply = <0x6e>;
					vbus-supply = <0x6f>;
					vconn-supply = <0x70>;
					interrupts = <0x00 0x17 0x00 0x01 0x00 0x17 0x01 0x01 0x00 0x17 0x02 0x01 0x00 0x17 0x03 0x01 0x00 0x17 0x04 0x01 0x00 0x17 0x05 0x01 0x00 0x17 0x06 0x01 0x00 0x17 0x07 0x01>;
					interrupt-names = "sig-tx\0sig-rx\0msg-tx\0msg-rx\0msg-tx-failed\0msg-tx-discarded\0msg-rx-discarded\0fr-swap";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					phandle = <0x237>;
				};

				qpnp,qg {
					compatible = "qcom,qpnp-qg";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,vbatt-cutoff-mv = <0xc80>;
					qcom,vbatt-low-mv = <0xce4>;
					qcom,vbatt-low-cold-mv = <0xe74>;
					qcom,vbatt-empty-mv = <0xbb8>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,s3-entry-fifo-length = <0x02>;
					qcom,pmic-revid = <0x6a>;
					io-channels = <0x6d 0x4a 0x6d 0x4b>;
					io-channel-names = "batt-therm\0batt-id";
					phandle = <0x238>;

					qcom,qgauge@4800 {
						status = "okay";
						reg = <0x4800 0x100>;
						interrupts = <0x00 0x48 0x00 0x03 0x00 0x48 0x01 0x03 0x00 0x48 0x02 0x01 0x00 0x48 0x03 0x01 0x00 0x48 0x04 0x01>;
						interrupt-names = "qg-batt-missing\0qg-vbat-low\0qg-vbat-empty\0qg-fifo-done\0qg-good-ocv";
					};

					qcom,qg-sdam@b600 {
						status = "okay";
						reg = <0xb600 0x100>;
					};
				};

				bcl@1d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x1d00 0x100>;
					interrupts = <0x00 0x1d 0x00 0x00 0x00 0x1d 0x01 0x00 0x00 0x1d 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x7e>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x7f>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x00 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x7d>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm6150_div_clk1";
					clocks = <0x20 0x00>;
					clock-names = "xo";
					assigned-clocks = <0x71 0x01>;
					assigned-clock-rates = <0x124f800>;
					phandle = <0x71>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc1 0x00 0x00 0x00 0xc2 0x00 0x00 0x00 0xc3 0x00 0x00 0x00 0xc6 0x00 0x00 0x00 0xc7 0x00 0x00>;
					interrupt-names = "pm6150_gpio1\0pm6150_gpio2\0pm6150_gpio3\0pm6150_gpio4\0pm6150_gpio7\0pm6150_gpio8";
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,gpios-disallowed = <0x05 0x06 0x09 0x0a>;
					phandle = <0x239>;

					nvm_therm {

						nvm_therm_default {
							pins = "gpio1";
							bias-high-impedance;
							phandle = <0x6b>;
						};
					};

					sdm_skin_therm {

						sdm_skin_therm_default {
							pins = "gpio8";
							bias-high-impedance;
							phandle = <0x6c>;
						};
					};
				};

				qcom,pm6150_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,qpnp-rtc-write = <0x00>;
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;
					phandle = <0x23a>;

					qcom,pm6150_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm6150_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x00 0x61 0x01 0x00>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm5-iio";
					reg = <0x3400 0x100>;
					#thermal-sensor-cells = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					io-channels = <0x6d 0x52>;
					phandle = <0x85>;

					nvm_therm {
						reg = <0x52>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm6150@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,vibrator@5300 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0x5300 0x100>;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					qcom,disable-overdrive;
					phandle = <0x23b>;
				};
			};

			qcom,pm6150l@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x75>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x04 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x80>;
				};

				bcl@3d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x3d00 0x100>;
					interrupts = <0x04 0x3d 0x00 0x00 0x04 0x3d 0x01 0x00 0x04 0x3d 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x81>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x04 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x72>;
					phandle = <0x73>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					quiet_therm {
						reg = <0x4d>;
						label = "quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm0 {
						reg = <0x4e>;
						label = "pa_therm0";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					camera_flash_therm {
						reg = <0x52>;
						label = "camera_flash_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x04 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x73 0x4d 0x73 0x4e 0x73 0x52>;
					phandle = <0x86>;

					quiet_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm0 {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					camera_flash_therm {
						reg = <0x52>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm6150l_div_clk1";
					clocks = <0x20 0x00>;
					clock-names = "xo";
					assigned-clocks = <0x74 0x01>;
					assigned-clock-rates = <0x927c00>;
					phandle = <0x74>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x04 0xc0 0x00 0x00 0x04 0xc1 0x00 0x00 0x04 0xc2 0x00 0x00 0x04 0xc3 0x00 0x00 0x04 0xc4 0x00 0x00 0x04 0xc5 0x00 0x00 0x04 0xc6 0x00 0x00 0x04 0xc7 0x00 0x00 0x04 0xc8 0x00 0x00 0x04 0xc9 0x00 0x00 0x04 0xca 0x00 0x00 0x04 0xcb 0x00 0x00>;
					interrupt-names = "pm6150l_gpio1\0pm6150l_gpio2\0pm6150l_gpio3\0pm6150l_gpio4\0pm6150l_gpio5\0pm6150l_gpio6\0pm6150l_gpio7\0pm6150l_gpio8\0pm6150l_gpio9\0pm6150l_gpio10\0pm6150l_gpio11\0pm6150l_gpio12";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x23c>;

					disp_pins {

						disp_pins_default {
							pins = "gpio3";
							function = "func1";
							qcom,drive-strength = <0x02>;
							power-source = <0x00>;
							bias-disable;
							output-low;
							phandle = <0x23d>;
						};
					};

					camera_flash_therm {

						camera_flash_therm_default {
							pins = "gpio5";
							bias-high-impedance;
							phandle = <0x72>;
						};
					};
				};
			};

			qcom,pm6150l@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,pwms@bc00 {
					status = "disabled";
					compatible = "qcom,pwm-lpg";
					reg = <0xbc00 0x100>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x01>;
					#pwm-cells = <0x02>;
					phandle = <0x23e>;
				};

				qcom,lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					reg = <0xec00 0x100>;
					interrupts = <0x05 0xec 0x01 0x01>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0x75>;
					qcom,voltage-step-ramp;
					status = "disabled";
					phandle = <0x23f>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x240>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x241>;
					};

					bst {
						label = "bst";
						regulator-name = "lcdb_bst";
						regulator-min-microvolt = <0x47b760>;
						regulator-max-microvolt = <0x5fbfb8>;
						phandle = <0x242>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x05 0xd3 0x00 0x01 0x05 0xd3 0x03 0x01 0x05 0xd3 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0x75>;
					phandle = <0x243>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x244>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x245>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x246>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x247>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x248>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x249>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x01>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x24a>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x02>;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x24b>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,led-mask = <0x03>;
						qcom,default-led-trigger = "switch2_trigger";
						phandle = <0x24c>;
					};
				};

				qcom,wled@d800 {
					compatible = "qcom,pm6150l-spmi-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base\0wled-sink-base";
					label = "backlight";
					interrupts = <0x05 0xd8 0x01 0x01 0x05 0xd8 0x04 0x03 0x05 0xd8 0x05 0x03>;
					interrupt-names = "ovp-irq\0pre-flash-irq\0flash-irq";
					qcom,pmic-revid = <0x75>;
					qcom,auto-calibration;
					status = "disabled";
					phandle = <0x24d>;

					qcom,wled-flash {
						label = "flash";
						qcom,default-led-trigger = "wled_flash";
						phandle = <0x24e>;
					};

					qcom,wled-torch {
						label = "torch";
						qcom,default-led-trigger = "wled_torch";
						qcom,wled-torch-timer = <0x4b0>;
						phandle = <0x24f>;
					};

					qcom,wled-switch {
						label = "switch";
						qcom,default-led-trigger = "wled_switch";
						phandle = <0x250>;
					};
				};

				qcom,pwms@b100 {
					compatible = "qcom,pwm-lpg";
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base\0lut-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					phandle = <0x76>;

					lpg1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					reg = <0xd000 0x100>;
					phandle = <0x251>;

					red {
						label = "red";
						pwms = <0x76 0x00 0xf4240>;
						led-sources = <0x00>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x76 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x76 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
					};
				};

				qcom,amoled {
					compatible = "qcom,qpnp-amoled-regulator";
					status = "disabled";
					phandle = <0x252>;

					oledb@e000 {
						reg = <0xe000 0x100>;
						reg-names = "oledb_base";
						regulator-name = "oledb";
						regulator-min-microvolt = <0x4b2648>;
						regulator-max-microvolt = <0x7b98a0>;
						qcom,swire-control;
						phandle = <0x253>;
					};

					ab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "ab_base";
						regulator-name = "ab";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5d1420>;
						qcom,swire-control;
						phandle = <0x254>;
					};

					ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_base";
						regulator-name = "ibb";
						regulator-min-microvolt = <0xc3500>;
						regulator-max-microvolt = <0x5265c0>;
						qcom,swire-control;
						phandle = <0x255>;
					};
				};
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x137 0x00 0x00 0x1b0 0x00>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,ipa-fltrt-not-hashable;
			qcom,ipa-endp-delay-wa;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x05>;
			qcom,msm-bus,num-paths = <0x04>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x01 0x2a4 0x00 0x00 0x8f 0x309 0x00 0x00 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x01 0x2a4 0x13880 0x1e 0x8f 0x309 0x00 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x01 0x2a4 0x13880 0x1ad42 0x8f 0x309 0x00 0x6d 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x01 0x2a4 0x324b0 0x78000 0x8f 0x309 0x00 0x1eb 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x01 0x2a4 0x324b0 0x78000 0x8f 0x309 0x00 0x1eb>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x256>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x77 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x78 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x1e 0x440 0x00>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
			phandle = <0x257>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x1e 0x441 0x00>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x258>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x1e 0x442 0x00>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x259>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x79>;
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x00 0x05 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x01>;
			phandle = <0x4f>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000>;
			reg-names = "hc_mem\0cmdq_mem\0cmdq_ice";
			interrupts = <0x00 0x281 0x00 0x00 0x284 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x08>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v\0HS200_1p8v\0DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x96 0x200 0x00 0x00 0x01 0x326 0x00 0x00 0x96 0x200 0x3e8 0x7d0 0x01 0x326 0x7d0 0xfa0 0x96 0x200 0x61a8 0xc350 0x01 0x326 0x4e20 0x9c40 0x96 0x200 0xc350 0x186a0 0x01 0x326 0x7530 0xea60 0x96 0x200 0x13880 0x249f0 0x01 0x326 0x9c40 0x13880 0x96 0x200 0x186a0 0x30d40 0x01 0x326 0xc350 0x186a0 0x96 0x200 0x249f0 0x3d090 0x01 0x326 0x13880 0x1d4c0 0x96 0x200 0x3fd3e 0x297c66 0x01 0x326 0x493e0 0x14be33 0x96 0x200 0x146cc2 0x3e8000 0x01 0x326 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x1d 0x5c 0x1d 0x5d 0x1d 0x5f>;
			clock-names = "iface_clk\0core_clk\0ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,dll-hsr-list = <0xf642c 0x00 0x00 0x10800 0x80040868>;
			qcom,nonremovable;
			status = "disabled";
			phandle = <0x25a>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcc 0x00 0x00 0xde 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x3e8 0x7d0 0x01 0x260 0x640 0x4e20 0x51 0x200 0x4e20 0x9c40 0x01 0x260 0x4e20 0x9c40 0x51 0x200 0x9c40 0x13880 0x01 0x260 0x7530 0xea60 0x51 0x200 0xea60 0x1d4c0 0x01 0x260 0x9c40 0x13880 0x51 0x200 0x13880 0x27100 0x01 0x260 0xc350 0x186a0 0x51 0x200 0x186a0 0x30d40 0x01 0x260 0xea60 0x1d4c0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x1d 0x61 0x1d 0x62>;
			clock-names = "iface_clk\0core_clk";
			qcom,dll-hsr-list = <0x7642c 0x00 0x00 0x10800 0x80040868>;
			status = "disabled";
			phandle = <0x25b>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xddc>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x01>;
			clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
			clocks = <0x20 0x00 0x1d 0x65 0x1d 0x6d>;
			status = "disabled";
			phandle = <0x7a>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d90000 0x8000>;
			reg-names = "ufs_mem\0ufs_ice";
			interrupts = <0x00 0x109 0x00>;
			phys = <0x7a>;
			phy-names = "ufsphy";
			lanes-per-direction = <0x01>;
			dev-ref-clk-freq = <0x00>;
			spm-level = <0x05>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk";
			clocks = <0x1d 0x67 0x1d 0x09 0x1d 0x66 0x1d 0x72 0x1d 0x6a 0x20 0x00 0x1d 0x71 0x1d 0x70>;
			freq-table-hz = <0x2faf080 0xbebc200 0x00 0x00 0x00 0x00 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x00 0x00 0x01 0x2f5 0x00 0x00 0x7b 0x200 0x39a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1f334 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x247ae 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x74a000 0x00 0x01 0x2f5 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x00>;
			pinctrl-names = "dev-reset-assert\0dev-reset-deassert";
			pinctrl-0 = <0x7b>;
			pinctrl-1 = <0x7c>;
			resets = <0x1d 0x02>;
			reset-names = "core_reset";
			non-removable;
			status = "disabled";
			phandle = <0x25c>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x00 0x81 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x00 0x01 0x01 0x01 0x02 0x00 0x03 0x01>;
			phandle = <0x107>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x4f 0x00>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x08>;
			phandle = <0x25d>;
		};

		thermal-zones {
			phandle = <0x25e>;

			pm6150-tz {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x7d>;
				wake-capable-sensor;
				phandle = <0x25f>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x260>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x261>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			pm6150-ibat-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x7e 0x00>;
				wake-capable-sensor;

				trips {

					ibat-lvl0 {
						temperature = <0x157c>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x262>;
					};
				};
			};

			pm6150-ibat-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x7e 0x01>;
				wake-capable-sensor;

				trips {

					ibat-lvl1 {
						temperature = <0x1770>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x263>;
					};
				};
			};

			pm6150-vbat-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x7e 0x02>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x264>;
					};
				};
			};

			pm6150-vbat-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x7e 0x03>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl1 {
						temperature = <0xaf0>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x265>;
					};
				};
			};

			pm6150-vbat-lvl2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x7e 0x04>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl2 {
						temperature = <0xa28>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x266>;
					};
				};
			};

			pm6150-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x7e 0x05>;
				wake-capable-sensor;

				trips {

					bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x267>;
					};
				};
			};

			pm6150-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x7e 0x06>;
				wake-capable-sensor;

				trips {

					bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x268>;
					};
				};
			};

			pm6150-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x7e 0x07>;
				wake-capable-sensor;

				trips {

					bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x269>;
					};
				};
			};

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x7f>;
				wake-capable-sensor;
				tracks-low;

				trips {

					soc-trip {
						temperature = <0x0a>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x26a>;
					};
				};
			};

			pm6150l-tz {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x80>;
				wake-capable-sensor;
				phandle = <0x26b>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x26c>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x26d>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			pm6150l-vph-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x81 0x02>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x26e>;
					};
				};
			};

			pm6150l-vph-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x81 0x03>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl1 {
						temperature = <0xabe>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x26f>;
					};
				};
			};

			pm6150l-vph-lvl2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x81 0x04>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl2 {
						temperature = <0x9c4>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x270>;
					};
				};
			};

			pm6150l-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x81 0x05>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x271>;
					};
				};
			};

			pm6150l-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x81 0x06>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x272>;
					};
				};
			};

			pm6150l-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x81 0x07>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x273>;
					};
				};
			};

			aoss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x82 0x00>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x82 0x01>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x82 0x02>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x82 0x03>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x0a>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x0b>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x0c>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x0d>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x82 0x0e>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x00>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x01>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x02>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x03>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-dsp-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			conn-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			nvm-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x52>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdm-skin-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x53>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x86 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x86 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x86 0x52>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gpu-trip {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x87>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x87>;
						cooling-device = <0x52 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			cpu-1-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x01>;
				wake-capable-sensor;

				trips {

					cpu0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x88>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x88>;
						cooling-device = <0x11 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x02>;
				wake-capable-sensor;

				trips {

					cpu1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x89>;
					};
				};

				cooling-maps {

					cpu1_cdev {
						trip = <0x89>;
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x03>;
				wake-capable-sensor;

				trips {

					cpu2-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8a>;
					};
				};

				cooling-maps {

					cpu2_cdev {
						trip = <0x8a>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x04>;
				wake-capable-sensor;

				trips {

					cpu3-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8b>;
					};
				};

				cooling-maps {

					cpu3_cdev {
						trip = <0x8b>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x05>;
				wake-capable-sensor;

				trips {

					cpu4-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8c>;
					};
				};

				cooling-maps {

					cpu4_cdev {
						trip = <0x8c>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x06>;
				wake-capable-sensor;

				trips {

					cpu5-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8d>;
					};
				};

				cooling-maps {

					cpu5_cdev {
						trip = <0x8d>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x09>;
				wake-capable-sensor;

				trips {

					cpu6-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8e>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x8e>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x0a>;
				wake-capable-sensor;

				trips {

					cpu6-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x8f>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x8f>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x0b>;
				wake-capable-sensor;

				trips {

					cpu7-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x90>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x90>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82 0x0c>;
				wake-capable-sensor;

				trips {

					cpu7-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x91>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x91>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			aoss-0-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x82 0x00>;
				wake-capable-sensor;
				tracks-low;

				trips {

					aoss0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x92>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x92>;
						cooling-device = <0x11 0x02 0x02>;
					};

					cpu1_cdev {
						trip = <0x92>;
						cooling-device = <0x17 0x04 0x04>;
					};

					gpu_vdd_cdev {
						trip = <0x92>;
						cooling-device = <0x52 0xfffffffb 0xfffffffb>;
					};

					cx_vdd_cdev {
						trip = <0x92>;
						cooling-device = <0x93 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0x92>;
						cooling-device = <0x94 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0x92>;
						cooling-device = <0x95 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0x92>;
						cooling-device = <0x96 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0x92>;
						cooling-device = <0x97 0x00 0x00>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x04>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					q6-hvx-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x98>;
					};

					q6-hvx-trip1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x9a>;
					};
				};

				cooling-maps {

					cdsp-cdev0 {
						trip = <0x98>;
						cooling-device = <0x99 0xffffffff 0xffffffff>;
					};

					cdsp-cx-cdev0 {
						trip = <0x9a>;
						cooling-device = <0x99 0xfffffffe 0xfffffffe>;
					};

					cdsp-cx-cdev1 {
						trip = <0x9a>;
						cooling-device = <0x52 0xfffffffd 0xfffffffd>;
					};

					cdsp-cx-cdev2 {
						trip = <0x9a>;
						cooling-device = <0x9b 0x03 0x03>;
					};

					cdsp-cx-cdev3 {
						trip = <0x9a>;
						cooling-device = <0x9c 0x03 0x03>;
					};
				};
			};

			npu-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x83 0x08>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x9d>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0x9d>;
						cooling-device = <0x67 0xffffffff 0xffffffff>;
					};
				};
			};

			quiet-therm-step {
				polling-delay-passive = <0x7d0>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x86 0x4d>;
				wake-capable-sensor;

				trips {

					modem-trip0 {
						temperature = <0xb3b0>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xa1>;
					};

					gold-trip {
						temperature = <0xb798>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x9e>;
					};

					modem-trip1-hvx-gpu {
						temperature = <0xbb80>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xa0>;
					};

					modem-trip2 {
						temperature = <0xc350>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xa3>;
					};

					silver-trip {
						temperature = <0xc350>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x9f>;
					};

					modem-trip3 {
						temperature = <0xe290>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xa2>;
					};
				};

				cooling-maps {

					skin_cpu6 {
						trip = <0x9e>;
						cooling-device = <0x17 0xffffffff 0xfffffff7>;
					};

					skin_cpu7 {
						trip = <0x9e>;
						cooling-device = <0x18 0xffffffff 0xfffffff7>;
					};

					skin_cpu0 {
						trip = <0x9f>;
						cooling-device = <0x11 0xffffffff 0xfffffff7>;
					};

					skin_cpu1 {
						trip = <0x9f>;
						cooling-device = <0x12 0xffffffff 0xfffffff7>;
					};

					skin_cpu2 {
						trip = <0x9f>;
						cooling-device = <0x13 0xffffffff 0xfffffff7>;
					};

					skin_cpu3 {
						trip = <0x9f>;
						cooling-device = <0x14 0xffffffff 0xfffffff7>;
					};

					skin_cpu4 {
						trip = <0x9f>;
						cooling-device = <0x15 0xffffffff 0xfffffff7>;
					};

					skin_cpu5 {
						trip = <0x9f>;
						cooling-device = <0x16 0xffffffff 0xfffffff7>;
					};

					skin_gpu {
						trip = <0xa0>;
						cooling-device = <0x52 0xfffffffb 0xfffffffb>;
					};

					skin_modem_proc0 {
						trip = <0xa1>;
						cooling-device = <0x9b 0x01 0x01>;
					};

					skin_modem_proc1 {
						trip = <0xa2>;
						cooling-device = <0x9b 0x03 0x03>;
					};

					skin_modem_pa0 {
						trip = <0xa0>;
						cooling-device = <0x9c 0x01 0x01>;
					};

					skin_modem_pa1 {
						trip = <0xa3>;
						cooling-device = <0x9c 0x02 0x02>;
					};

					skin_modem_pa2 {
						trip = <0xa2>;
						cooling-device = <0x9c 0x03 0x03>;
					};

					cdsp_cdev1 {
						trip = <0xa0>;
						cooling-device = <0x99 0x04 0x04>;
					};
				};
			};
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts = <0x00 0x1fa 0x00 0x00 0x1fc 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x82>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x08 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts = <0x00 0x1fb 0x00 0x00 0x1fd 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x83>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_base\0smmu_iova_ipa";
			iommus = <0x1e 0xc0 0x01>;
			interrupts = <0x00 0x19e 0x04 0x00 0x19f 0x04 0x00 0x1a0 0x04 0x00 0x1a1 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x1a4 0x04 0x00 0x1a5 0x04 0x00 0x1a6 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04>;
			qcom,wlan-msa-fixed-region = <0xa4>;
			qcom,hyp_disabled;
			vdd-cx-mx-supply = <0xa5>;
			vdd-1.8-xo-supply = <0xa6>;
			vdd-1.3-rfa-supply = <0xa7>;
			vdd-3.3-ch0-supply = <0xa8>;
			vdd-3.3-ch1-supply = <0xa9>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,vdd-3.3-ch1-config = <0x2dc6c0 0x328980>;
			phandle = <0x274>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0xaa 0x00 0x00 0xaa 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0xab>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x5a 0x06 0x5a 0x03 0x5a 0x05>;
			clock-names = "core_clk\0iface_clk\0bus_clk";
			qcom,proxy-clock-names = "core_clk\0iface_clk\0bus_clk";
			qcom,pas-id = <0x09>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0xac>;
		};

		qfprom@780000 {
			compatible = "qcom,qfprom";
			reg = <0x786018 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x275>;
		};

		slim@62ec0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x62ec0000 0x2c000 0x62e84000 0x2a000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x04 0x00 0xa4 0x04>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x700000>;
			qcom,ea-pc = <0x340>;
			qcom,iommu-atomic-ctx;
			status = "ok";
			phandle = <0x276>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x1e 0x1026 0x00 0x1e 0x102f 0x00 0x1e 0x1030 0x01>;
				phandle = <0x277>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x278>;
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-vdd-io-supply = <0xad>;
			qca,bt-vdd-core-supply = <0xa7>;
			qca,bt-vdd-pa-supply = <0xa8>;
			qca,bt-vdd-xtal-supply = <0xa6>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-pa-voltage-level = <0x2dc6c0 0x328980>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-io-current-level = <0x01>;
			qca,bt-vdd-core-current-level = <0x01>;
			qca,bt-vdd-pa-current-level = <0x01>;
			qca,bt-vdd-xtal-current-level = <0x01>;
			phandle = <0x279>;
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x27a>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xae>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xae>;
			phandle = <0xaf>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xaf>;
			qcom,count-unit = <0x10000>;
			phandle = <0x27b>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xb0>;

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb0>;
			phandle = <0xb1>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0xf1 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xb1>;
			qcom,count-unit = <0x10000>;
			phandle = <0x27c>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xb2 0x00>;
			governor = "performance";
			phandle = <0x55>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x55>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0xbb800 0x11e1a300 0xf8700 0x21301800 0x130b00 0x3010b000 0x172500 0x38137800 0x1b8a00 0x53819040>;
			phandle = <0x27d>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xb2 0x01>;
			governor = "performance";
			phandle = <0x56>;
		};

		qcom,cpu6-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x56>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x10fe00 0x21301800 0x135600 0x3010b000 0x17bb00 0x38137800 0x1a1300 0x48190800 0x1d0100 0x53819040 0x249f00 0x56f692c0>;
			phandle = <0x27e>;
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xb2 0x03>;
			governor = "powersave";
			phandle = <0x57>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xae>;
			phandle = <0xb3>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xb3>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x130b00 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
			phandle = <0x27f>;
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xae>;
			phandle = <0xb4>;
		};

		qcom,cpu6-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xb4>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0xc9900 0x11e1 0x10fe00 0x1bc6 0x135600 0x23c3 0x1a1300 0x300a 0x249f00 0x379c>;
			phandle = <0x280>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb0>;
			phandle = <0xb5>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xb5>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0xbb800 0x478 0xf8700 0x6b8 0x130b00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
			phandle = <0x281>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb0>;
			phandle = <0xb6>;
		};

		qcom,cpu6-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xb6>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x10fe00 0x826 0x135600 0xf27 0x1a1300 0x172b 0x21b100 0x1ae1 0x249f00 0x1fc8>;
			phandle = <0x282>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb0>;
			phandle = <0xb7>;
		};

		qcom,cpu0-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xb7>;
			qcom,core-dev-table = <0xbb800 0x478 0x130b00 0x6b8 0x172500 0x826 0x1b8a00 0xb71>;
			phandle = <0x283>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb0>;
			phandle = <0xb8>;
		};

		qcom,cpu6-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xb8>;
			qcom,core-dev-table = <0x135600 0x826 0x17bb00 0xb71 0x1a1300 0xf27 0x1d0100 0x172b 0x21b100 0x1ae1 0x249f00 0x1fc8>;
			phandle = <0x284>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xb9>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
			};
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0xb9>;
			status = "ok";
			phandle = <0xba>;
		};

		qcom,npu-npu-ddr-bwmon@00060400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x60400 0x300 0x60300 0x200>;
			reg-names = "base\0global_base";
			qcom,msm_bus = <0x9a 0x275c>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			clocks = <0x1d 0x2e 0x1d 0x2d>;
			clock-names = "gcc_npu_bwmon_dma_cfg_ahb_clk\0gcc_npu_bwmon_axi_clk";
			qcom,bwmon_clks = "gcc_npu_bwmon_dma_cfg_ahb_clk\0gcc_npu_bwmon_axi_clk";
			interrupts = <0x00 0x7d 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xba>;
			qcom,count-unit = <0x10000>;
			status = "ok";
			phandle = <0x285>;
		};

		qcom,npudsp-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0xb9>;
			status = "ok";
			phandle = <0xbb>;
		};

		qcom,npudsp-npu-ddr-bwmon@70300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x70300 0x300 0x70200 0x200>;
			reg-names = "base\0global_base";
			qcom,msm_bus = <0x9a 0x275c>;
			qcom,msm_bus_name = "npudsp_bwmon_cdsp";
			clocks = <0x1d 0x2f 0x1d 0x2d>;
			clock-names = "gcc_npu_bwmon_dsp_cfg_ahb_clk\0gcc_npu_bwmon_axi_clk";
			qcom,bwmon_clks = "gcc_npu_bwmon_dsp_cfg_ahb_clk\0gcc_npu_bwmon_axi_clk";
			interrupts = <0x00 0x52 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xbb>;
			qcom,count-unit = <0x10000>;
			status = "ok";
			phandle = <0x286>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xbc>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0xbc>;
			phandle = <0x287>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
			phandle = <0x288>;
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0xbd>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-100 {
				opp-hz = <0x00 0x17d>;
			};

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-825 {
				opp-hz = <0x00 0xc4b>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc9>;
			};
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0xbd>;
			phandle = <0x104>;
		};

		qcom,demux {
			compatible = "qcom,demux";
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x1f>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x1ab>;
		};

		qcom,gdsc@17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d040 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xc6>;
		};

		qcom,gdsc@17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d044 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xc7>;
		};

		qcom,gdsc@ad06004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad06004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x20c>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad07004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x20b>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad09004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x20d>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0a004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x20e>;
		};

		qcom,gdsc@ad0b134 {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0b134 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x203>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x04>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0xbe>;
			qcom,proxy-consumer-enable;
			phandle = <0xbe>;
		};

		syscon@5091540 {
			compatible = "syscon";
			reg = <0x5091540 0x04>;
			phandle = <0xbf>;
		};

		syscon@5091508 {
			compatible = "syscon";
			reg = <0x5091508 0x04>;
			phandle = <0xc0>;
		};

		syscon@5091008 {
			compatible = "syscon";
			reg = <0x5091008 0x04>;
			phandle = <0xc1>;
		};

		qcom,gdsc@509106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x509106c 0x04>;
			hw-ctrl-addr = <0xbf>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x08>;
			status = "ok";
			parent-supply = <0x21>;
			phandle = <0xc5>;
		};

		qcom,gdsc@509100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x509100c 0x04>;
			qcom,poll-cfg-gdscr;
			domain-addr = <0xc0>;
			sw-reset = <0xc1>;
			qcom,skip-disable-before-sw-enable;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x58 0x12>;
			qcom,force-enable-root-clk;
			parent-supply = <0x51>;
			qcom,reset-aon-logic;
			phandle = <0x105>;
		};

		qcom,gdsc@ab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "vcodec0_gdsc";
			reg = <0xab00874 0x04>;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x1b1>;
		};

		qcom,gdsc@ab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "venus_gdsc";
			reg = <0xab00814 0x04>;
			status = "ok";
			phandle = <0xab>;
		};

		qcom,gdsc@9981004 {
			compatible = "qcom,gdsc";
			regulator-name = "npu_core_gdsc";
			reg = <0x9981004 0x04>;
			status = "ok";
			phandle = <0x54>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x289>;
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x1b>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xc2>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@9 {
				reg = <0x09>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};

			qcom,ion-heap@10 {
				reg = <0x0a>;
				memory-region = <0xc3>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0x0e>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xc4>;
					token = <0x20000000>;
				};
			};
		};

		arm,smmu-kgsl@5040000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x5040000 0x10000>;
			#iommu-cells = <0x01>;
			qcom,dynamic;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x02>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xc5>;
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04 0x00 0x16f 0x04 0x00 0x170 0x04 0x00 0x171 0x04 0x00 0x172 0x04 0x00 0x173 0x04>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x1d 0x2a>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x08 0x6794 0x28 0x6800 0x06 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			phandle = <0xc8>;
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x41 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x19a 0x04 0x00 0x19b 0x04 0x00 0x19c 0x04>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103 0x1460 0x1f 0x303 0x1480 0x1f 0x303>;
			phandle = <0x1e>;

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x28a>;
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x28b>;
			};

			mnoc_hf_0_tbu@0x1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xc6>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x28c>;
			};

			mnoc_sf_0_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xc7>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x00 0x00 0x89 0x304 0x00 0x3e8>;
				phandle = <0x28d>;
			};

			lpass_noc_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x28e>;
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x275c 0x00 0x00 0x9a 0x275c 0x00 0x3e8>;
				phandle = <0x28f>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xc8 0x07>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1e 0x01 0x00>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1e 0x03 0x00>;
			dma-coherent;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0xb7 0x330 0x97 0x200>;
			qcom,iommu-atomic-ctx;
			phandle = <0xcb>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x1e 0x43 0x00>;
				phandle = <0x290>;
			};
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x00 0x00 0xf5 0x00 0x00 0xf6 0x00 0x00 0xf7 0x00 0x00 0xf8 0x00 0x00 0xf9 0x00 0x00 0xfa 0x00 0x00 0xfb 0x00 0x00 0xfc 0x00 0x00 0xfd 0x00>;
			qcom,max-num-gpii = <0x0a>;
			qcom,gpii-mask = <0x1f>;
			qcom,ev-factor = <0x02>;
			iommus = <0x1e 0x56 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0xcc>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x3e 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xc9>;
			pinctrl-1 = <0xca>;
			interrupts = <0x00 0x259 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xcb>;
			dmas = <0xcc 0x00 0x00 0x01 0x40 0x00 0xcc 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x291>;
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x40 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xcd>;
			pinctrl-1 = <0xce>;
			interrupts = <0x00 0x25a 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xcb>;
			dmas = <0xcc 0x00 0x01 0x01 0x40 0x00 0xcc 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x292>;
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xcf>;
			pinctrl-1 = <0xd0>;
			interrupts = <0x00 0x25c 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xcb>;
			dmas = <0xcc 0x00 0x03 0x01 0x40 0x00 0xcc 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x293>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x48 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd1>;
			pinctrl-1 = <0xd2>;
			interrupts = <0x00 0x25e 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xcb>;
			dmas = <0xcc 0x00 0x05 0x01 0x40 0x00 0xcc 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x294>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x00 0x259 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x3e 0x1d 0x58 0x1d 0x59>;
			dmas = <0xcc 0x00 0x00 0x03 0x40 0x00 0xcc 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd3>;
			pinctrl-1 = <0xd4>;
			qcom,wrapper-core = <0xcb>;
			status = "disabled";
			phandle = <0x295>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x25a 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x40 0x1d 0x58 0x1d 0x59>;
			dmas = <0xcc 0x00 0x01 0x03 0x40 0x00 0xcc 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd5>;
			pinctrl-1 = <0xd6>;
			qcom,wrapper-core = <0xcb>;
			status = "disabled";
			phandle = <0x296>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x25b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x42 0x1d 0x58 0x1d 0x59>;
			dmas = <0xcc 0x00 0x02 0x03 0x40 0x00 0xcc 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd7>;
			pinctrl-1 = <0xd8>;
			qcom,wrapper-core = <0xcb>;
			status = "disabled";
			phandle = <0x297>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x00 0x25c 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			dmas = <0xcc 0x00 0x03 0x03 0x40 0x00 0xcc 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd9>;
			pinctrl-1 = <0xda>;
			qcom,wrapper-core = <0xcb>;
			status = "disabled";
			phandle = <0x298>;
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x00 0x25d 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x46 0x1d 0x58 0x1d 0x59>;
			dmas = <0xcc 0x00 0x04 0x03 0x40 0x00 0xcc 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xdb>;
			pinctrl-1 = <0xdc>;
			qcom,wrapper-core = <0xcb>;
			status = "disabled";
			phandle = <0x299>;
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x00 0x25e 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x48 0x1d 0x58 0x1d 0x59>;
			dmas = <0xcc 0x00 0x05 0x03 0x40 0x00 0xcc 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xdd>;
			pinctrl-1 = <0xde>;
			qcom,wrapper-core = <0xcb>;
			status = "disabled";
			phandle = <0x29a>;
		};

		qcom,qup_uart@88c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default\0active\0sleep";
			pinctrl-0 = <0xdf 0xe0>;
			pinctrl-1 = <0xe1 0xe2 0xe3>;
			pinctrl-2 = <0xe1 0xe2 0xe3>;
			interrupts-extended = <0x19 0x00 0x25c 0x04 0xe4 0x29 0x04>;
			qcom,wrapper-core = <0xcb>;
			qcom,wakeup-byte = <0xfd>;
			status = "ok";
			phandle = <0x29b>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0xb8 0x331 0x98 0x200>;
			qcom,iommu-atomic-ctx;
			phandle = <0xe7>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x1e 0x4c3 0x00>;
				phandle = <0x29c>;
			};
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x285 0x00 0x00 0x286 0x00 0x00 0x287 0x00 0x00 0x288 0x00 0x00 0x289 0x00 0x00 0x28a 0x00 0x00 0x28b 0x00 0x00 0x28c 0x00 0x00 0x28d 0x00 0x00 0x28e 0x00>;
			qcom,max-num-gpii = <0x0a>;
			qcom,gpii-mask = <0x3f>;
			qcom,ev-factor = <0x02>;
			iommus = <0x1e 0x4d6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0xe8>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x4c 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe5>;
			pinctrl-1 = <0xe6>;
			interrupts = <0x00 0x161 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xe7>;
			dmas = <0xe8 0x00 0x00 0x01 0x40 0x00 0xe8 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x29d>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe9>;
			pinctrl-1 = <0xea>;
			interrupts = <0x00 0x163 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xe7>;
			dmas = <0xe8 0x00 0x02 0x01 0x40 0x00 0xe8 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x29e>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x54 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xeb>;
			pinctrl-1 = <0xec>;
			interrupts = <0x00 0x165 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xe7>;
			dmas = <0xe8 0x00 0x04 0x01 0x40 0x00 0xe8 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x29f>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x56 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xed>;
			pinctrl-1 = <0xee>;
			interrupts = <0x00 0x166 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xe7>;
			dmas = <0xe8 0x00 0x05 0x01 0x40 0x00 0xe8 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x2a0>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x00 0x161 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x4c 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0xe8 0x00 0x00 0x03 0x40 0x00 0xe8 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xef>;
			pinctrl-1 = <0xf0>;
			qcom,wrapper-core = <0xe7>;
			status = "disabled";
			phandle = <0x2a1>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x00 0x162 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x4e 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0xe8 0x00 0x01 0x03 0x40 0x00 0xe8 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf1>;
			pinctrl-1 = <0xf2>;
			qcom,wrapper-core = <0xe7>;
			status = "disabled";
			phandle = <0x2a2>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x00 0x163 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0xe8 0x00 0x02 0x03 0x40 0x00 0xe8 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf3>;
			pinctrl-1 = <0xf4>;
			qcom,wrapper-core = <0xe7>;
			status = "disabled";
			phandle = <0x2a3>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x00 0x164 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x52 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0xe8 0x00 0x03 0x03 0x40 0x00 0xe8 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf5>;
			pinctrl-1 = <0xf6>;
			qcom,wrapper-core = <0xe7>;
			status = "ok";
			phandle = <0x2a4>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				pinctrl-names = "default";
				pinctrl-0 = <0xf7>;
				phandle = <0x202>;
			};

			qcom,pm8008@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x08>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x2a5>;

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;
					pinctrl-names = "default";
					pinctrl-0 = <0xf8>;
					phandle = <0x2a6>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008-chip-en";
						phandle = <0xfa>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x200>;
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc1 0x00 0x00>;
					interrupt-names = "pm8008_gpio1\0pm8008_gpio2";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x2a7>;

					gpio1_active {

						pm8008_gpio1_active {
							pins = "gpio1";
							function = "normal";
							power-source = <0x01>;
							bias-disable;
							input-enable;
							phandle = <0xf9>;
						};
					};
				};
			};

			qcom,pm8008@9 {
				compatible = "qcom,i2c-pmic";
				reg = <0x09>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				pinctrl-names = "default";
				pinctrl-0 = <0xf9>;
				phandle = <0x2a8>;

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					pm8008_en-supply = <0xfa>;
					vdd_l1_l2-supply = <0xfb>;
					vdd_l3_l4-supply = <0xfc>;
					vdd_l5-supply = <0xfd>;
					vdd_l6-supply = <0xfc>;
					vdd_l7-supply = <0xfc>;
					phandle = <0x2a9>;

					qcom,pm8008-l1@4000 {
						reg = [40 00];
						regulator-name = "pm8008_l1";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x10d880>;
						qcom,min-dropout-voltage = <0x36ee8>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x2aa>;
					};

					qcom,pm8008-l2@4100 {
						reg = [41 00];
						regulator-name = "pm8008_l2";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,min-dropout-voltage = <0x124f8>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x2ab>;
					};

					qcom,pm8008-l3@4200 {
						reg = [42 00];
						regulator-name = "pm8008_l3";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x2ac>;
					};

					qcom,pm8008-l4@4300 {
						reg = [43 00];
						regulator-name = "pm8008_l4";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x33e140>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x2ad>;
					};

					qcom,pm8008-l5@4400 {
						reg = [44 00];
						regulator-name = "pm8008_l5";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x2ae>;
					};

					qcom,pm8008-l6@4400 {
						reg = [45 00];
						regulator-name = "pm8008_l6";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x2af>;
					};

					qcom,pm8008-l7@4400 {
						reg = [46 00];
						regulator-name = "pm8008_l7";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x33e140>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x00>;
						phandle = <0x2b0>;
					};
				};
			};
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x00 0x165 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x54 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0xe8 0x00 0x04 0x03 0x40 0x00 0xe8 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xfe>;
			pinctrl-1 = <0xff>;
			qcom,wrapper-core = <0xe7>;
			status = "disabled";
			phandle = <0x2b1>;
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x00 0x166 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x56 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0xe8 0x00 0x05 0x03 0x40 0x00 0xe8 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x100>;
			pinctrl-1 = <0x101>;
			qcom,wrapper-core = <0xe7>;
			status = "disabled";
			phandle = <0x2b2>;
		};

		qcom,qup_uart@a88000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x102>;
			pinctrl-1 = <0x103>;
			interrupts = <0x00 0x163 0x04>;
			qcom,wrapper-core = <0xe7>;
			status = "ok";
			phandle = <0x2b3>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a615_zap";
			phandle = <0x2b4>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x2b5>;
		};

		qcom,kgsl-3d0@5000000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			status = "ok";
			reg = <0x5000000 0x40000 0x5061000 0x800 0x509e000 0x1000 0x780000 0x6300>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0cx_misc\0qfprom_memory";
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x6010800>;
			qcom,gpu-quirk-hfi-use-reg;
			qcom,gpu-quirk-secvid-set-once;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0x0e>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x02>;
			qcom,snapshot-size = <0x200000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x02>;
			clocks = <0x58 0x11 0x58 0x0e 0x1d 0x1a 0x1d 0x2a 0x58 0x0b>;
			clock-names = "core_clk\0rbbmtimer_clk\0mem_clk\0mem_iface_clk\0gmu_clk";
			qcom,gpubw-dev = <0x104>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0x0d>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x61a80 0x1a 0x200 0x00 0xc3500 0x1a 0x200 0x00 0x124f80 0x1a 0x200 0x00 0x1b86e0 0x1a 0x200 0x00 0x2162e0 0x1a 0x200 0x00 0x2990a0 0x1a 0x200 0x00 0x325aa0 0x1a 0x200 0x00 0x3e12a0 0x1a 0x200 0x00 0x5294a0 0x1a 0x200 0x00 0x5ee8e0 0x1a 0x200 0x00 0x6e1b80 0x1a 0x200 0x00 0x823020>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0xc5>;
			vdd-supply = <0x105>;
			cache-slice-names = "gpu\0gpuhtw";
			cache-slices = <0x106 0x0c 0x106 0x0b>;
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,gpu-speed-bin = <0x6004 0x1fe00000 0x15>;
			phandle = <0x52>;

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,ca-target-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x312c8040>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xae>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,ca-target-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x312c8040>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xa9>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,ca-target-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x82>;
					qcom,initial-pwrlevel = <0x04>;
					qcom,ca-target-pwrlevel = <0x03>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x245bdc80>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x6b>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,ca-target-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x1e0a6e00>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x9f>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,ca-target-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};
			};
		};

		qcom,kgsl-iommu@5040000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x5040000 0x10000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0x1d 0x27 0x1d 0x1a 0x1d 0x2a>;
			clock-names = "iface_clk\0mem_clk\0mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x2b6>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0xc8 0x00>;
				qcom,gpu-offset = <0x48000>;
				phandle = <0x2b7>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xc8 0x02>;
				phandle = <0x2b8>;
			};
		};

		qcom,gmu@506a000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x506a000 0x31000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg\0kgsl_gmu_pdc_seq";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x00 0x00 0x1a 0x2734 0x00 0x64>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0xc5>;
			vdd-supply = <0x105>;
			clocks = <0x58 0x0b 0x58 0x0e 0x1d 0x1a 0x1d 0x2a>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk";
			phandle = <0x53>;

			qcom,gmu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gmu-freq = <0x00>;
				};

				qcom,gmu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gmu-freq = <0xbebc200>;
				};
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0xc8 0x04>;
				phandle = <0x2b9>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0xc8 0x05>;
				phandle = <0x2ba>;
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x15080 0x1700000 0x1f880 0x1500000 0x28000 0x9160000 0x3200 0x9680000 0x3e200 0x1620000 0x4000 0x1740000 0x1c100 0x1620000 0x17080 0x1620000 0x4000 0x1700000 0x1f880 0x9990000 0x1600 0x1620000 0x4000 0x1620000 0x4000>;
			reg-names = "aggre1_noc-base\0aggre2_noc-base\0config_noc-base\0dc_noc-base\0gem_noc-base\0mc_virt-base\0mmss_noc-base\0system_noc-base\0ipa_virt-base\0compute_noc-base\0npu_noc-base\0qup_virt-base\0camnoc_virt-base";
			mbox-names = "apps_rsc\0disp_rsc";
			mboxes = <0x4f 0x00 0x107 0x00>;
			phandle = <0x2bb>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0x108>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x03>;
				phandle = <0x109>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x195>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x2bc>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x194>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x192>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x197>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				qcom,bcm-name = "CO0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x188>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x111>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x193>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x14d>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x114>;
			};

			bcm-cn1 {
				cell-id = <0x1b7d>;
				label = "CN1";
				qcom,bcm-name = "CN1";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x10d>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x155>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x199>;
			};

			bcm-co2 {
				cell-id = <0x1b83>;
				label = "CO2";
				qcom,bcm-name = "CO2";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x117>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x16d>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x158>;
			};

			bcm-co3 {
				cell-id = <0x1b84>;
				label = "CO3";
				qcom,bcm-name = "CO3";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x118>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				qcom,bcm-name = "SH4";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x154>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x19d>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x19e>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x17c>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x19f>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x1a0>;
			};

			bcm-sn7 {
				cell-id = <0x1b71>;
				label = "SN7";
				qcom,bcm-name = "SN7";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x177>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x179>;
			};

			bcm-sn10 {
				cell-id = <0x1b74>;
				label = "SN10";
				qcom,bcm-name = "SN10";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x2bd>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x108>;
				qcom,bcm-dev;
				phandle = <0x17a>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x109>;
				qcom,bcm-dev;
				phandle = <0x1a4>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x109>;
				qcom,bcm-dev;
				phandle = <0x2be>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x109>;
				qcom,bcm-dev;
				phandle = <0x1a3>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x109>;
				qcom,bcm-dev;
				phandle = <0x1a2>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x109>;
				qcom,bcm-dev;
				phandle = <0x1a6>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x109>;
				qcom,bcm-dev;
				phandle = <0x183>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x109>;
				qcom,bcm-dev;
				phandle = <0x1a8>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x10b>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x5000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x10f>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xe000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x116>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x14c>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x150>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x153>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x15a>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x15c>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x15e>;
			};

			fab-npu_noc {
				cell-id = <0x1811>;
				label = "fab-npu_noc";
				qcom,fab-dev;
				qcom,base-name = "npu_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x162>;
			};

			fab-qup_virt {
				cell-id = <0x180d>;
				label = "fab-qup_virt";
				qcom,fab-dev;
				qcom,base-name = "qup_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x16c>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xb000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x170>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x17e>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x180>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x182>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x113>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x10a>;
				qcom,bus-dev = <0x10b>;
				phandle = <0x189>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10b>;
				qcom,bcms = <0x10d>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2bf>;
			};

			mas-qhm-qup-0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10b>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c0>;
			};

			mas-xm-emmc {
				cell-id = <0x96>;
				label = "mas-xm-emmc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10b>;
				qcom,bcms = <0x10d>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c1>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10b>;
				qcom,bcms = <0x10d>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c2>;

				qcom,node-qos-clks {
					clocks = <0x1d 0x09>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x10c>;
				qcom,bus-dev = <0x10b>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c3>;
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x10e>;
				qcom,bus-dev = <0x10f>;
				phandle = <0x18a>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x110>;
				qcom,bus-dev = <0x10f>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c4>;
			};

			mas-qhm-qup-1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x110>;
				qcom,bus-dev = <0x10f>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c5>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x110>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x111>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c6>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x110>;
				qcom,bus-dev = <0x10f>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x00 0x01>;
				phandle = <0x2c7>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0x110>;
				qcom,bus-dev = <0x10f>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c8>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x110>;
				qcom,bus-dev = <0x10f>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2c9>;

				qcom,node-qos-clks {
					clocks = <0x1d 0x0b>;
					clock-names = "clk-aggre-usb3-prim-axi-no-rate";
				};
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x112>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x2ca>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x112>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x2cb>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x112>;
				qcom,bus-dev = <0x113>;
				qcom,bcms = <0x114>;
				phandle = <0x2cc>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x01 0x03>;
				qcom,connections = <0x115>;
				qcom,bus-dev = <0x116>;
				qcom,bcms = <0x117>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x2cd>;
			};

			mas-qxm-npu-dsp {
				cell-id = <0xb9>;
				label = "mas-qxm-npu-dsp";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x115>;
				qcom,bus-dev = <0x116>;
				qcom,bcms = <0x118>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x2ce>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x19a>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x2cf>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x14e 0x14f>;
				qcom,bus-dev = <0x150>;
				phandle = <0x18b>;
			};

			mas-acm-apps {
				cell-id = <0x01>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x60 0x62>;
				qcom,connections = <0x151 0x152>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x154>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x2d0>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x180>;
				qcom,connections = <0x151 0x152>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x155>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x2d1>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x156 0x157>;
				qcom,bus-dev = <0x153>;
				phandle = <0x18f>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x40>;
				qcom,connections = <0x151 0x152>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x158>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x187>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x151>;
				qcom,bus-dev = <0x153>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x196>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x151 0x152>;
				qcom,bus-dev = <0x153>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x198>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x151>;
				qcom,bus-dev = <0x153>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x19b>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x151>;
				qcom,bus-dev = <0x153>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x19c>;
			};

			mas-qxm-gpu {
				cell-id = <0x1a>;
				label = "mas-qxm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x151 0x152>;
				qcom,bus-dev = <0x153>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x2d2>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x159>;
				qcom,bus-dev = <0x15a>;
				phandle = <0x2d3>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x15b>;
				qcom,bus-dev = <0x15c>;
				phandle = <0x191>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x15d>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x114>;
				phandle = <0x18c>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x15f>;
				qcom,bus-dev = <0x15e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x2d4>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x15f>;
				qcom,bus-dev = <0x15e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x2d5>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x160>;
				qcom,bus-dev = <0x15e>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x2d6>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x15f>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x114>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x2d7>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x160>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x114>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x2d8>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x160>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x114>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x2d9>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x160>;
				qcom,bus-dev = <0x15e>;
				qcom,bcms = <0x114>;
				qcom,ap-owned;
				qcom,prio = <0x05>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x2da>;
			};

			mas-amm-npu-sys {
				cell-id = <0xba>;
				label = "mas-amm-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x161>;
				qcom,bus-dev = <0x162>;
				phandle = <0x2db>;
			};

			mas-qhm-npu-cfg {
				cell-id = <0x337>;
				label = "mas-qhm-npu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a>;
				qcom,bus-dev = <0x162>;
				phandle = <0x18d>;
			};

			mas-qup-core-master-0 {
				cell-id = <0xb7>;
				label = "mas-qup-core-master-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x16b>;
				qcom,bus-dev = <0x16c>;
				qcom,bcms = <0x16d>;
				phandle = <0x2dc>;
			};

			mas-qup-core-master-1 {
				cell-id = <0xb8>;
				label = "mas-qup-core-master-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x16e>;
				qcom,bus-dev = <0x16c>;
				qcom,bcms = <0x16d>;
				phandle = <0x2dd>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x16f>;
				qcom,bus-dev = <0x170>;
				phandle = <0x18e>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x171 0x172 0x173 0x174 0x175 0x176>;
				qcom,bus-dev = <0x170>;
				qcom,bcms = <0x177>;
				phandle = <0x185>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x171 0x172 0x173 0x174 0x175 0x178 0x176>;
				qcom,bus-dev = <0x170>;
				qcom,bcms = <0x179>;
				phandle = <0x186>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x172 0x173 0x174 0x175 0x178 0x176>;
				qcom,bus-dev = <0x170>;
				qcom,bcms = <0x17a>;
				phandle = <0x190>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x17b 0x173>;
				qcom,bus-dev = <0x170>;
				qcom,bcms = <0x17c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x2de>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x17d>;
				qcom,bus-dev = <0x17e>;
				phandle = <0x1a5>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x17d>;
				qcom,bus-dev = <0x17e>;
				phandle = <0x1a7>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x17f>;
				qcom,bus-dev = <0x180>;
				phandle = <0x1a1>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x181>;
				qcom,bus-dev = <0x182>;
				qcom,bcms = <0x183>;
				phandle = <0x2df>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x184>;
				qcom,bus-dev = <0x182>;
				qcom,bcms = <0x183>;
				phandle = <0x2e0>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10b>;
				qcom,connections = <0x185>;
				phandle = <0x10c>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10b>;
				phandle = <0x10a>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10f>;
				qcom,connections = <0x186>;
				phandle = <0x110>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10f>;
				phandle = <0x10e>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x113>;
				phandle = <0x112>;
			};

			slv-qns-cdsp-gemnoc {
				cell-id = <0x275c>;
				label = "slv-qns-cdsp-gemnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x116>;
				qcom,connections = <0x187>;
				qcom,bcms = <0x188>;
				phandle = <0x115>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,connections = <0x189>;
				qcom,bcms = <0x14d>;
				phandle = <0x141>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,connections = <0x18a>;
				qcom,bcms = <0x14d>;
				phandle = <0x125>;
			};

			slv-qhs-ahb2phy0 {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x134>;
			};

			slv-qhs-ahb2phy2 {
				cell-id = <0x317>;
				label = "slv-qhs-ahb2phy2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x10d>;
				phandle = <0x132>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x13a>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x142>;
			};

			slv-qhs-boot-rom {
				cell-id = <0x276>;
				label = "slv-qhs-boot-rom";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x136>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x11b>;
			};

			slv-qhs-camera-nrt-thrott-cfg {
				cell-id = <0x328>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x124>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x329>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x128>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x14b>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x140>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x148>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x146>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x12f>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,connections = <0x18b>;
				qcom,bcms = <0x14d>;
				phandle = <0x130>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x12a>;
			};

			slv-qhs-display-rt-throt-cfg {
				cell-id = <0x341>;
				label = "slv-qhs-display-rt-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x131>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x12c>;
			};

			slv-qhs-emmc-cfg {
				cell-id = <0x326>;
				label = "slv-qhs-emmc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x10d>;
				phandle = <0x145>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x122>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x135>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x13b>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x138>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,connections = <0x18c>;
				qcom,bcms = <0x14d>;
				phandle = <0x11d>;
			};

			slv-qhs-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-qhs-mss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x13c>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,connections = <0x18d>;
				qcom,bcms = <0x14d>;
				phandle = <0x133>;
			};

			slv-qhs-npu-dma-throttle-cfg {
				cell-id = <0x342>;
				label = "slv-qhs-npu-dma-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x144>;
			};

			slv-qhs-npu-dsp-throttle-cfg {
				cell-id = <0x343>;
				label = "slv-qhs-npu-dsp-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x129>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x10d>;
				phandle = <0x123>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x147>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x143>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x126>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x11f>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x335>;
				label = "slv-qhs-qm-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x121>;
			};

			slv-qhs-qspi {
				cell-id = <0x31b>;
				label = "slv-qhs-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x10d>;
				phandle = <0x12b>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x149>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x14a>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x10d>;
				phandle = <0x11c>;
			};

			slv-qhs-security {
				cell-id = <0x26e>;
				label = "slv-qhs-security";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x139>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,connections = <0x18e>;
				qcom,bcms = <0x14d>;
				phandle = <0x120>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x12e>;
			};

			slv-qhs-tlmm-1 {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x12d>;
			};

			slv-qhs-tlmm-2 {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x11a>;
			};

			slv-qhs-tlmm-3 {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-3";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x119>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x11e>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x13e>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x137>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x13f>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x127>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x13d>;
			};

			slv-qhs-gemnoc {
				cell-id = <0x314>;
				label = "slv-qhs-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x150>;
				qcom,connections = <0x18f>;
				phandle = <0x14f>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x150>;
				phandle = <0x14e>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x153>;
				phandle = <0x157>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x153>;
				qcom,connections = <0x190>;
				phandle = <0x152>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x153>;
				qcom,connections = <0x191>;
				qcom,bcms = <0x192>;
				phandle = <0x151>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x153>;
				phandle = <0x156>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x193>;
				phandle = <0x159>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x15c>;
				qcom,bcms = <0x194 0x195>;
				phandle = <0x15b>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,connections = <0x196>;
				qcom,bcms = <0x197>;
				phandle = <0x15f>;
			};

			slv-qns-mem-noc-sf {
				cell-id = <0x304>;
				label = "slv-qns-mem-noc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				qcom,connections = <0x198>;
				qcom,bcms = <0x199>;
				phandle = <0x160>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x15e>;
				phandle = <0x15d>;
			};

			slv-qhs-cal-dp0 {
				cell-id = <0x338>;
				label = "slv-qhs-cal-dp0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x169>;
			};

			slv-qhs-cp {
				cell-id = <0x339>;
				label = "slv-qhs-cp";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x167>;
			};

			slv-qhs-dma-bwmon {
				cell-id = <0x33a>;
				label = "slv-qhs-dma-bwmon";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x166>;
			};

			slv-qhs-dpm {
				cell-id = <0x33b>;
				label = "slv-qhs-dpm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x16a>;
			};

			slv-qhs-isense {
				cell-id = <0x33c>;
				label = "slv-qhs-isense";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x164>;
			};

			slv-qhs-llm {
				cell-id = <0x33d>;
				label = "slv-qhs-llm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x165>;
			};

			slv-qhs-tcm {
				cell-id = <0x33e>;
				label = "slv-qhs-tcm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x168>;
			};

			slv-qns-npu-sys {
				cell-id = <0x33f>;
				label = "slv-qns-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x162>;
				phandle = <0x161>;
			};

			slv-srvc-noc {
				cell-id = <0x340>;
				label = "slv-srvc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x162>;
				phandle = <0x163>;
			};

			slv-qup-core-slave-0 {
				cell-id = <0x330>;
				label = "slv-qup-core-slave-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16c>;
				phandle = <0x16b>;
			};

			slv-qup-core-slave-1 {
				cell-id = <0x331>;
				label = "slv-qup-core-slave-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16c>;
				phandle = <0x16e>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				phandle = <0x174>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				qcom,connections = <0x19a>;
				phandle = <0x175>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				qcom,connections = <0x19b>;
				qcom,bcms = <0x17c>;
				phandle = <0x17b>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				qcom,connections = <0x19c>;
				qcom,bcms = <0x19d>;
				phandle = <0x171>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				qcom,bcms = <0x19e>;
				phandle = <0x173>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				qcom,bcms = <0x19f>;
				phandle = <0x172>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				phandle = <0x16f>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				qcom,bcms = <0x1a0>;
				phandle = <0x176>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x170>;
				phandle = <0x178>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x17e>;
				qcom,connections = <0x1a1>;
				qcom,bcms = <0x1a2>;
				phandle = <0x17d>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x180>;
				qcom,bcms = <0x1a3 0x1a4>;
				phandle = <0x17f>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x182>;
				qcom,connections = <0x1a5>;
				qcom,bcms = <0x1a6>;
				phandle = <0x181>;
			};

			slv-qns-mem-noc-sf_display {
				cell-id = <0x5022>;
				label = "slv-qns-mem-noc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x182>;
				qcom,connections = <0x1a7>;
				qcom,bcms = <0x1a8>;
				phandle = <0x184>;
			};
		};

		pinctrl@3400000 {
			compatible = "qcom,atoll-pinctrl";
			reg = <0x3400000 0x989000 0x17c000f0 0x60>;
			reg-names = "pinctrl\0spi_cfg";
			interrupts = <0x00 0xd0 0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xe4>;

			ufs_dev_reset_assert {
				phandle = <0x7b>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x7c>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
				};
			};

			sdc1_clk_on {
				phandle = <0x2e1>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x2e2>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x2e3>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x2e4>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x01>;
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_data_on {
				phandle = <0x2e5>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_data_off {
				phandle = <0x2e6>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x2e7>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x2e8>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x2e9>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x2ea>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x2eb>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x2ec>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_data_on {
				phandle = <0x2ed>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_off {
				phandle = <0x2ee>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cd_on {
				phandle = <0x2ef>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x2f0>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			trigout_a {
				phandle = <0x2f1>;

				mux {
					pins = "gpio72";
					function = "qdss_cti";
				};

				config {
					pins = "gpio72";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sde_dp_aux_active {
				phandle = <0x2f2>;

				mux {
					pins = "gpio55\0gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio55\0gpio33";
					bias-disable = <0x00>;
					drive-strength = <0x08>;
				};
			};

			sde_dp_aux_suspend {
				phandle = <0x2f3>;

				mux {
					pins = "gpio55\0gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio55\0gpio33";
					bias-disable = <0x00>;
					drive-strength = <0x02>;
				};
			};

			sde_dp_cc_suspend {
				phandle = <0x2f4>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x2f5>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x2f6>;

				qupv3_se0_spi_active {
					phandle = <0xc9>;

					mux {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						function = "qup00";
					};

					config {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xca>;

					mux {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio34\0gpio35\0gpio36\0gpio37";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x2f7>;

				qupv3_se1_spi_active {
					phandle = <0xcd>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup01";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xce>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x2f8>;

				qupv3_se3_spi_active {
					phandle = <0xcf>;

					mux {
						pins = "gpio38\0gpio39\0gpio40 \0gpio41";
						function = "qup03";
					};

					config {
						pins = "gpio38\0gpio39\0gpio40 \0gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0xd0>;

					mux {
						pins = "gpio38\0gpio39\0gpio40 \0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio39\0gpio40 \0gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x2f9>;

				qupv3_se5_spi_active {
					phandle = <0xd1>;

					mux {
						pins = "gpio25\0gpio26\0gpio27\0gpio28";
						function = "qup05";
					};

					config {
						pins = "gpio25\0gpio26\0gpio27\0gpio28";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xd2>;

					mux {
						pins = "gpio25\0gpio26\0gpio27\0gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio25\0gpio26\0gpio27\0gpio28";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x2fa>;

				qupv3_se0_i2c_active {
					phandle = <0xd3>;

					mux {
						pins = "gpio34\0gpio35";
						function = "qup00";
					};

					config {
						pins = "gpio34\0gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xd4>;

					mux {
						pins = "gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34\0gpio35";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x2fb>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x2fc>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x2fd>;

					mux {
						pins = "gpio12\0gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio36";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x2fe>;

					mux {
						pins = "gpio12\0gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio36";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x2ff>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x300>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x301>;

				qupv3_se1_i2c_active {
					phandle = <0xd5>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup01";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xd6>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x302>;

				qupv3_se2_i2c_active {
					phandle = <0xd7>;

					mux {
						pins = "gpio15\0gpio16";
						function = "qup02";
					};

					config {
						pins = "gpio15\0gpio16";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xd8>;

					mux {
						pins = "gpio15\0gpio16";
						function = "gpio";
					};

					config {
						pins = "gpio15\0gpio16";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x303>;

				qupv3_se3_i2c_active {
					phandle = <0xd9>;

					mux {
						pins = "gpio38\0gpio39";
						function = "qup03";
					};

					config {
						pins = "gpio38\0gpio39";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xda>;

					mux {
						pins = "gpio38\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio39";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x304>;

				qupv3_se4_i2c_active {
					phandle = <0xdb>;

					mux {
						pins = "gpio115\0gpio116";
						function = "qup04";
					};

					config {
						pins = "gpio115\0gpio116";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0xdc>;

					mux {
						pins = "gpio115\0gpio116";
						function = "gpio";
					};

					config {
						pins = "gpio115\0gpio116";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x305>;

				qupv3_se5_i2c_active {
					phandle = <0xdd>;

					mux {
						pins = "gpio25\0gpio26";
						function = "qup05";
					};

					config {
						pins = "gpio25\0gpio26";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xde>;

					mux {
						pins = "gpio25\0gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio25\0gpio26";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x306>;

				qupv3_se3_default_ctsrtsrx {
					phandle = <0xdf>;

					mux {
						pins = "gpio38\0gpio39\0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio39\0gpio41";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se3_default_tx {
					phandle = <0xe0>;

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_ctsrx {
					phandle = <0xe1>;

					mux {
						pins = "gpio38\0gpio41";
						function = "qup03";
					};

					config {
						pins = "gpio38\0gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_rts {
					phandle = <0xe2>;

					mux {
						pins = "gpio39";
						function = "qup03";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se3_tx {
					phandle = <0xe3>;

					mux {
						pins = "gpio40";
						function = "qup03";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x307>;

				qupv3_se6_spi_active {
					phandle = <0xe5>;

					mux {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						function = "qup10";
					};

					config {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xe6>;

					mux {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio59\0gpio60\0gpio61\0gpio62";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x308>;

				qupv3_se8_spi_active {
					phandle = <0xe9>;

					mux {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0xea>;

					mux {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio42\0gpio43\0gpio44\0gpio45";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x309>;

				qupv3_se10_spi_active {
					phandle = <0xeb>;

					mux {
						pins = "gpio86\0gpio87\0gpio88\0gpio89";
						function = "qup14";
					};

					config {
						pins = "gpio86\0gpio87\0gpio88\0gpio89";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xec>;

					mux {
						pins = "gpio86\0gpio87\0gpio88\0gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio86\0gpio87\0gpio88\0gpio89";
						drive-strength = <0x06>;
						bias-pull-down;
						output-low;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x30a>;

				qupv3_se11_spi_active {
					phandle = <0xed>;

					mux {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						function = "qup15";
					};

					config {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0xee>;

					mux {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio53\0gpio54\0gpio55\0gpio56";
						drive-strength = <0x06>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x30b>;

				qupv3_se6_i2c_active {
					phandle = <0xef>;

					mux {
						pins = "gpio59\0gpio60";
						function = "qup10";
					};

					config {
						pins = "gpio59\0gpio60";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xf0>;

					mux {
						pins = "gpio59\0gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio59\0gpio60";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x30c>;

				qupv3_se7_i2c_active {
					phandle = <0xf1>;

					mux {
						pins = "gpio6\0gpio7";
						function = "qup11";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0xf2>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x30d>;

				qupv3_se8_i2c_active {
					phandle = <0xf3>;

					mux {
						pins = "gpio42\0gpio43";
						function = "qup12";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xf4>;

					mux {
						pins = "gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio42\0gpio43";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x30e>;

				qupv3_se9_i2c_active {
					phandle = <0xf5>;

					mux {
						pins = "gpio46\0gpio47";
						function = "qup13";
					};

					config {
						pins = "gpio46\0gpio47";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xf6>;

					mux {
						pins = "gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio46\0gpio47";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x30f>;

				qupv3_se10_i2c_active {
					phandle = <0xfe>;

					mux {
						pins = "gpio86\0gpio87";
						function = "qup14";
					};

					config {
						pins = "gpio86\0gpio87";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0xff>;

					mux {
						pins = "gpio86\0gpio87";
						function = "gpio";
					};

					config {
						pins = "gpio86\0gpio87";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x310>;

				qupv3_se11_i2c_active {
					phandle = <0x100>;

					mux {
						pins = "gpio53\0gpio54";
						function = "qup15";
					};

					config {
						pins = "gpio53\0gpio54";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x101>;

					mux {
						pins = "gpio53\0gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio53\0gpio54";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			fsa_usbc_ana_en_n@33 {

				fsa_usbc_ana_en {
					phandle = <0xf7>;

					mux {
						pins = "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x311>;

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x312>;

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x313>;

					mux {
						pins = "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x314>;

					mux {
						pins = "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_reset_active {
				phandle = <0x315>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd_reset_sleep {
				phandle = <0x316>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			qupv3_se8_2uart_pins {
				phandle = <0x317>;

				qupv3_se8_2uart_active {
					phandle = <0x102>;

					mux {
						pins = "gpio44\0gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_2uart_sleep {
					phandle = <0x103>;

					mux {
						pins = "gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			cci0_active {
				phandle = <0x204>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0x206>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0x205>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x207>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci2_active {
				phandle = <0x208>;

				mux {
					pins = "gpio27\0gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27\0gpio28";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci2_suspend {
				phandle = <0x209>;

				mux {
					pins = "gpio27\0gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27\0gpio28";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x318>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x319>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear_active {
				phandle = <0x31a>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x31b>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_front_active {
				phandle = <0x31c>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x31d>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x31e>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x31f>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_tof_active {
				phandle = <0x320>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_tof_suspend {
				phandle = <0x321>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x322>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x323>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x324>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x325>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x326>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x327>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x328>;

				mux {
					pins = "gpio23";
					function = "cam_mclk";
				};

				config {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x329>;

				mux {
					pins = "gpio23";
					function = "cam_mclk";
				};

				config {
					pins = "gpio23";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x32a>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x32b>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x32c>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x32d>;

					mux {
						pins = "gpio9\0gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio9\0gpio8";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x32e>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x32f>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pm8008_active {
				phandle = <0xf8>;

				mux {
					pins = "gpio42";
					function = "gpio";
				};

				config {
					pins = "gpio42";
					bias-pull-up;
					output-high;
					drive-strength = <0x02>;
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "L3";
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,clstr-tmr-add = <0x3e8>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "l3-wfi";
					qcom,psci-mode = <0x01>;
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "l3-pc";
					qcom,psci-mode = <0x04>;
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,min-residency-us = <0x17e6>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x02>;
					label = "cx-ret";
					qcom,psci-mode = <0x124>;
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,min-residency-us = <0x2113>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x03>;
					label = "llcc-off";
					qcom,psci-mode = <0xb24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2662>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,disable-ipi-prediction;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,cpu = <0x11 0x12 0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,min-residency-us = <0x6ee>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,min-residency-us = <0xfa1>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;
					qcom,ref-premature-cnt = <0x03>;
					qcom,cpu = <0x17 0x18>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,min-residency-us = <0x89f>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,min-residency-us = <0x15b3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
			qcom,num-records = <0x03>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "cx.lvl";
			pm6150l-s1-level-parent-supply = <0x28>;
			pm6150l-s1-level_ao-parent-supply = <0x1a9>;

			regulator-pm6150l-s1-level {
				regulator-name = "pm6150l_s1_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x21>;
			};

			regulator-pm6150l-s1-level-ao {
				regulator-name = "pm6150l_s1_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x50>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1c 0x00>;
				qcom,reg-resource-name = "cx";
				#cooling-cells = <0x02>;
				phandle = <0x93>;
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm6150-s2-level {
				regulator-name = "pm6150_s2_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x51>;
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "mx.lvl";

			regulator-pm6150-s3-level {
				regulator-name = "pm6150_s3_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x28>;
			};

			regulator-pm6150-s3-level-ao {
				regulator-name = "pm6150_s3_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x1a9>;
			};

			mx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0x28>;
				regulator-levels = <0x101 0x01>;
				#cooling-cells = <0x02>;
				phandle = <0x94>;
			};
		};

		rpmh-regulator-smpa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "smpa1";

			regulator-pm6150-s1 {
				regulator-name = "pm6150_s1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x113640>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0x113640>;
				phandle = <0x330>;
			};
		};

		rpmh-regulator-smpa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "smpa4";

			regulator-pm6150-s4 {
				regulator-name = "pm6150_s4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xc92c0>;
				regulator-max-microvolt = <0x111700>;
				qcom,init-voltage = <0xc92c0>;
				phandle = <0x331>;
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "smpa5";

			regulator-pm6150-s5 {
				regulator-name = "pm6150_s5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a9c80>;
				regulator-max-microvolt = <0x1f20c0>;
				qcom,init-voltage = <0x1a9c80>;
				phandle = <0xfd>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l1 {
				regulator-name = "pm6150_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11f990>;
				regulator-max-microvolt = <0x132a40>;
				qcom,init-voltage = <0x11f990>;
				qcom,init-mode = <0x02>;
				phandle = <0x332>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l2 {
				regulator-name = "pm6150_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xe6780>;
				regulator-max-microvolt = <0x101d00>;
				qcom,init-voltage = <0xe6780>;
				qcom,init-mode = <0x02>;
				phandle = <0x333>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l3 {
				regulator-name = "pm6150_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xec540>;
				regulator-max-microvolt = <0x103c40>;
				qcom,init-voltage = <0xec540>;
				qcom,init-mode = <0x02>;
				phandle = <0x334>;
			};
		};

		rpmh-regulator-ldoa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l4 {
				regulator-name = "pm6150_l4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xc92c0>;
				regulator-max-microvolt = <0xe2900>;
				qcom,init-voltage = <0xc92c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x1ae>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l5 {
				regulator-name = "pm6150_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x261600>;
				regulator-max-microvolt = <0x2dc6c0>;
				qcom,init-voltage = <0x261600>;
				qcom,init-mode = <0x02>;
				phandle = <0x335>;
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l6 {
				regulator-name = "pm6150_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x8aac0>;
				regulator-max-microvolt = <0x9e340>;
				qcom,init-voltage = <0x8aac0>;
				qcom,init-mode = <0x02>;
				phandle = <0x336>;
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm6150-l7-level {
				regulator-name = "pm6150_l7_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x2e>;
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm6150-l8-level {
				regulator-name = "pm6150_l8_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x2d>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l9 {
				regulator-name = "pm6150_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x77240>;
				regulator-max-microvolt = <0xc3500>;
				qcom,init-voltage = <0x77240>;
				qcom,init-mode = <0x02>;
				phandle = <0xa5>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l10 {
				regulator-name = "pm6150_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1bf440>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0xad>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l11 {
				regulator-name = "pm6150_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x1af>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l12 {
				regulator-name = "pm6150_l12";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1dc900>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x337>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l13 {
				regulator-name = "pm6150_l13";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x338>;
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa14";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l14 {
				regulator-name = "pm6150_l14";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a5e00>;
				regulator-max-microvolt = <0x1bf440>;
				qcom,init-voltage = <0x1a5e00>;
				qcom,init-mode = <0x02>;
				phandle = <0x339>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l15 {
				regulator-name = "pm6150_l15";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x33a>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l16 {
				regulator-name = "pm6150_l16";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x261600>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x261600>;
				qcom,init-mode = <0x02>;
				phandle = <0x33b>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l17 {
				regulator-name = "pm6150_l17";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2c8e40>;
				regulator-max-microvolt = <0x315100>;
				qcom,init-voltage = <0x2c8e40>;
				qcom,init-mode = <0x02>;
				phandle = <0x6e>;
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa18";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l18 {
				regulator-name = "pm6150_l18";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x261600>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x261600>;
				qcom,init-mode = <0x02>;
				phandle = <0x33c>;
			};
		};

		rpmh-regulator-ldoa19 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoa19";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l19 {
				regulator-name = "pm6150_l19";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x292340>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x292340>;
				qcom,init-mode = <0x02>;
				phandle = <0x33d>;
			};
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "mss.lvl";

			regulator-pm6150l-s7-level {
				regulator-name = "pm6150l_s7_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x22>;
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "smpc8";

			regulator-pm6150l-s8 {
				regulator-name = "pm6150l_s8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x111700>;
				regulator-max-microvolt = <0x157c00>;
				qcom,init-voltage = <0x111700>;
				phandle = <0xfb>;
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l1 {
				regulator-name = "pm6150l_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x18a880>;
				regulator-max-microvolt = <0x1e4600>;
				qcom,init-voltage = <0x18a880>;
				qcom,init-mode = <0x02>;
				phandle = <0xa6>;
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l2 {
				regulator-name = "pm6150l_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11d280>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x11d280>;
				qcom,init-mode = <0x02>;
				phandle = <0xa7>;
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l3 {
				regulator-name = "pm6150l_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1174c0>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x1174c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x1b0>;
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l4 {
				regulator-name = "pm6150l_l4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x02>;
				phandle = <0x33e>;
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l5 {
				regulator-name = "pm6150l_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x02>;
				phandle = <0x33f>;
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l6 {
				regulator-name = "pm6150l_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x02>;
				phandle = <0x340>;
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l7 {
				regulator-name = "pm6150l_l7";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x341>;
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc8";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l8 {
				regulator-name = "pm6150l_l8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x342>;
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l9 {
				regulator-name = "pm6150l_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2d0b40>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x2d0b40>;
				qcom,init-mode = <0x02>;
				phandle = <0x343>;
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l10 {
				regulator-name = "pm6150l_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x33e140>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0xa8>;
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "ldoc11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l11 {
				regulator-name = "pm6150l_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x33e140>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0xa9>;
			};
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x4f 0x00>;
			qcom,resource-name = "bobc1";
			qcom,regulator-type = "pmic5-bob";
			qcom,supported-modes = <0x00 0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0xf4240 0x1e8480>;
			qcom,send-defaults;

			regulator-pm6150l-bob {
				regulator-name = "pm6150l_bob";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = <0x3c6cc0>;
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x00>;
				phandle = <0xfc>;
			};

			regulator-pm6150l-bob_ao {
				regulator-name = "pm6150l_bob_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = <0x3c6cc0>;
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x03>;
				phandle = <0x344>;
			};
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-regulator";
			reg = <0x88e7000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x05>;
			proxy-supply = <0x1aa>;
			qcom,proxy-consumer-enable;
			phandle = <0x1aa>;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x1e 0x540 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1e9 0x00 0x00 0x82 0x00 0x00 0x1e6 0x00 0x00 0x1e8 0x00>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			USB3_GDSC-supply = <0x1ab>;
			dpdm-supply = <0x1ac>;
			qcom,use-pdc-interrupts;
			clocks = <0x1d 0x75 0x1d 0x14 0x1d 0x0b 0x1d 0x77 0x1d 0x7a 0x1d 0x7b>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x1d 0x03>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,gsi-disable-io-coherency;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x2a4 0x00 0x00 0x01 0x247 0x00 0x00 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x01 0x01 0x3d 0x2a4 0x01 0x01 0x01 0x247 0x01 0x01>;
			qcom,default-bus-vote = <0x02>;
			phandle = <0x345>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x00 0x85 0x00>;
				usb-phy = <0x1ac 0x1ad>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x00>;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x00 0x84 0x00>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		qusb@88e3000 {
			compatible = "qcom,qusb2phy-v2";
			reg = <0x88e3000 0x400 0x780258 0x04 0x88e7014 0x04>;
			reg-names = "qusb_phy_base\0efuse_addr\0refgen_north_bg_reg_addr";
			qcom,efuse-bit-pos = <0x19>;
			qcom,efuse-num-bits = <0x03>;
			vdd-supply = <0x1ae>;
			vdda18-supply = <0x1af>;
			vdda33-supply = <0x6e>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xdbba0>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x27c 0x280 0x284 0x288 0x2a0>;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x03 0x04 0x7c 0x18c 0x80 0x2c 0x0a 0x184 0x19 0xb4 0x40 0x194 0x22 0x198 0x21 0x214 0x08 0x220 0x58 0x224 0x47 0x240 0x28 0x244 0xca 0x248 0x04 0x24c 0x03 0x250 0x30 0x23c 0x22 0x210>;
			qcom,qusb-phy-host-init-seq = <0x23 0x210 0x03 0x04 0x7c 0x18c 0x80 0x2c 0x0a 0x184 0x19 0xb4 0x40 0x194 0x22 0x198 0x21 0x214 0x08 0x220 0x58 0x224 0x47 0x240 0x28 0x244 0xca 0x248 0x04 0x24c 0x03 0x250 0x30 0x23c 0x22 0x210>;
			phy_type = "utmi";
			clocks = <0x20 0x00 0x1d 0x80>;
			clock-names = "ref_clk_src\0cfg_ahb_clk";
			resets = <0x1d 0x00>;
			reset-names = "phy_reset";
			phandle = <0x1ac>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x1ae>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xdbba0>;
			core-supply = <0x1b0>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x1048 0x07 0x00 0x1080 0x14 0x00 0x1034 0x08 0x00 0x1138 0x30 0x00 0x103c 0x02 0x00 0x108c 0x08 0x00 0x115c 0x16 0x00 0x1164 0x01 0x00 0x113c 0x80 0x00 0x10b0 0x82 0x00 0x10b8 0xab 0x00 0x10bc 0xea 0x00 0x10c0 0x02 0x00 0x1060 0x06 0x00 0x1068 0x16 0x00 0x1070 0x36 0x00 0x10dc 0x00 0x00 0x10d8 0x3f 0x00 0x10f8 0x01 0x00 0x10f4 0xc9 0x00 0x1148 0x0a 0x00 0x10a0 0x00 0x00 0x109c 0x34 0x00 0x1098 0x15 0x00 0x1090 0x04 0x00 0x1154 0x00 0x00 0x1094 0x00 0x00 0x10f0 0x00 0x00 0x1040 0x0a 0x00 0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1014 0x00 0x00 0x1018 0x00 0x00 0x1024 0x85 0x00 0x1028 0x07 0x00 0x1430 0x0b 0x00 0x14d4 0x0f 0x00 0x14d8 0x4e 0x00 0x14dc 0x18 0x00 0x14f8 0x77 0x00 0x14fc 0x80 0x00 0x1504 0x03 0x00 0x150c 0x16 0x00 0x1564 0x05 0x00 0x14c0 0x03 0x00 0x1830 0x0b 0x00 0x18d4 0x0f 0x00 0x18d8 0x4e 0x00 0x18dc 0x18 0x00 0x18f8 0x77 0x00 0x18fc 0x80 0x00 0x1904 0x03 0x00 0x190c 0x16 0x00 0x1964 0x05 0x00 0x18c0 0x03 0x00 0x1260 0x10 0x00 0x12a4 0x12 0x00 0x128c 0x16 0x00 0x1248 0x09 0x00 0x1244 0x06 0x00 0x1660 0x10 0x00 0x16a4 0x12 0x00 0x168c 0x16 0x00 0x1648 0x09 0x00 0x1644 0x06 0x00 0x1cc8 0x83 0x00 0x1ccc 0x09 0x00 0x1cd0 0xa2 0x00 0x1cd4 0x40 0x00 0x1cc4 0x02 0x00 0x1c80 0xd1 0x00 0x1c84 0x1f 0x00 0x1c88 0x47 0x00 0x1c64 0x1b 0x00 0x1434 0x75 0x00 0x1834 0x75 0x00 0x1dd8 0xcc 0x00 0x1c0c 0x9f 0x00 0x1c10 0x9f 0x00 0x1c14 0xb7 0x00 0x1c18 0x4e 0x00 0x1c1c 0x65 0x00 0x1c20 0x6b 0x00 0x1c24 0x15 0x00 0x1c28 0x0d 0x00 0x1c2c 0x15 0x00 0x1c30 0x0d 0x00 0x1c34 0x15 0x00 0x1c38 0x0d 0x00 0x1c3c 0x15 0x00 0x1c40 0x1d 0x00 0x1c44 0x15 0x00 0x1c48 0x0d 0x00 0x1c4c 0x15 0x00 0x1c50 0x0d 0x00 0x1e0c 0x21 0x00 0x1e10 0x60 0x00 0x1c5c 0x02 0x00 0x1ca0 0x04 0x00 0x1c8c 0x44 0x00 0x1c70 0xe7 0x00 0x1c74 0x03 0x00 0x1c78 0x40 0x00 0x1c7c 0x00 0x00 0x1cb8 0x75 0x00 0x1cb0 0x86 0x00 0x1cbc 0x13 0x00 0x1cac 0x04 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0x1d74 0x1cd8 0x1cdc 0x1c04 0x1c00 0x1c08 0x1a00 0x2a18 0x08 0x04 0x1c 0x00 0x10 0x0c 0x1a0c>;
			clocks = <0x1d 0x7c 0x1d 0x7f 0x20 0x00 0x1d 0x7b 0x1d 0x7e 0x1d 0x80>;
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0ref_clk\0com_aux_clk\0cfg_ahb_clk";
			resets = <0x1d 0x04 0x1d 0x06>;
			reset-names = "global_phy_reset\0phy_reset";
			phandle = <0x1ad>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x1e 0x100f 0x00>;
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc\0qcom,atoll-vidc";
			status = "ok";
			sku-index = <0x00>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x00 0xae 0x04>;
			venus-supply = <0xab>;
			venus-core0-supply = <0x1b1>;
			clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk";
			clocks = <0x5a 0x06 0x5a 0x03 0x5a 0x05 0x5a 0x02 0x5a 0x01>;
			qcom,proxy-clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk";
			qcom,clock-configs = <0x01 0x00 0x00 0x01 0x00>;
			qcom,allowed-clock-rates = <0x8f0d180 0x1017df80 0x1443fd00 0x19de5080>;
			phandle = <0x346>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "vidc-ar50-ddr";
				qcom,bus-range-kbps = <0x3e8 0x207880>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x1e 0xc00 0x60>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x1e 0xc21 0x04>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x1e 0xc23 0x00>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x1e 0xc04 0x60>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			status = "ok";
			reg = <0x9900000 0x20000 0x99f0000 0x10000 0x9980000 0x10000 0x17c00000 0x10000 0x1f40000 0x40000 0x780000 0x7000>;
			reg-names = "tcm\0core\0cc\0apss_shared\0tcsr\0qfprom_physical";
			interrupts = <0x00 0x247 0x04 0x00 0x249 0x01 0x00 0x24c 0x01 0x00 0x248 0x04>;
			interrupt-names = "error_irq\0wdg_bite_irq\0ipc_irq\0general_irq";
			iommus = <0x1e 0x1441 0x00 0x1e 0x1442 0x00 0x1e 0x1461 0x00 0x1e 0x1462 0x00 0x1e 0x1481 0x00 0x1e 0x1482 0x00>;
			qcom,npu-dsp-sid-mapped;
			clocks = <0x5c 0x16 0x5c 0x0c 0x5c 0x09 0x5c 0x08 0x5c 0x12 0x5c 0x11 0x5c 0x13 0x5c 0x14 0x5c 0x15 0x5c 0x07 0x5c 0x0b 0x5c 0x06 0x5c 0x17>;
			clock-names = "xo_clk\0npu_core_clk\0cal_hm0_clk\0cal_hm0_cdc_clk\0axi_clk\0ahb_clk\0dma_clk\0rsc_xo_clk\0s2p_clk\0bwmon_clk\0cal_hm0_perf_cnt_clk\0bto_core_clk\0dsp_core_clk_src";
			vdd-supply = <0x54>;
			vdd_cx-supply = <0x21>;
			qcom,proxy-reg-names = "vdd\0vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			#cooling-cells = <0x02>;
			mboxes = <0x1b2 0x04 0x1b2 0x06>;
			mbox-names = "glink\0smp2p";
			#mbox-cells = <0x01>;
			qcom,npubw-devs = <0xba 0xbb>;
			qcom,npubw-dev-names = "ddr_bw\0dsp_ddr_bw";
			qcom,src-dst-ports = <0x9a 0x200 0x9a 0x26c>;
			phandle = <0x67>;

			qcom,npu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x04>;

				qcom,npu-pwrlevel@0 {
					reg = <0x00>;
					vreg = <0x01>;
					clk-freq = <0x124f800 0x5f5e100 0xb71b000 0xb71b000 0x8f0d180 0x1c9c380 0xbebc200 0x124f800 0x2faf080 0x124f800 0xb71b000 0x124f800 0x11e1a300>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x01>;
					vreg = <0x02>;
					clk-freq = <0x124f800 0xbebc200 0x10059000 0x10059000 0xbebc200 0x23c3460 0x11e1a300 0x124f800 0x2faf080 0x124f800 0x10059000 0x124f800 0x17d78400>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x02>;
					vreg = <0x03>;
					clk-freq = <0x124f800 0x13d92d40 0x18085800 0x18085800 0x11e1a300 0x23c3460 0x18054ac0 0x124f800 0x2faf080 0x124f800 0x18085800 0x124f800 0x1dcd6500>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x03>;
					vreg = <0x04>;
					clk-freq = <0x124f800 0x1982c300 0x1eb246c0 0x1eb246c0 0x18054ac0 0x47868c0 0x23c34600 0x124f800 0x5f5e100 0x124f800 0x1eb246c0 0x124f800 0x2756cd00>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x04>;
					vreg = <0x06>;
					clk-freq = <0x124f800 0x1dcd6500 0x2ca1c800 0x2ca1c800 0x1fc4ef40 0x47868c0 0x2a51bd80 0x124f800 0x5f5e100 0x124f800 0x2ca1c800 0x124f800 0x2faf0800>;
				};
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x1b5>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x1bf>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x1c0>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x1b6>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x1b7>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x1c1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x347>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x1bb>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x1b8>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x1b9>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x348>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x1bd>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x349>;
		};

		qcom,msm-dai-q6-hdmi_ms {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6002>;
			phandle = <0x34a>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x1c2>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x1ba>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x34b>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x34c>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x34d>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x1c4>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x1c5>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x1c6>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x1c7>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x1c8>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x1c9>;
			};
		};

		qcom,msm-dai-q6-meta-mi2s-prim {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1300>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x34e>;
		};

		qcom,msm-dai-q6-meta-mi2s-sec {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1302>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x34f>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x350>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x1e9>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x1ea>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x1eb>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x1ec>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x1ed>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x1ee>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x1ef>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x1f0>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x1f1>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x1f3>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x1f5>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x1f7>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x1f9>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x1fb>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x1fd>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x1fe>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x1f2>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x1f4>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x1f6>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x1f8>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x1fa>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x1fc>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x1be>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x351>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x352>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x353>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x354>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x355>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x356>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x357>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x358>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x359>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x35a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x35b>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x35c>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x35d>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x1da>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x1db>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x35e>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x1dc>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x35f>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x360>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x361>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x362>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x363>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x364>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x1d0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x1d1>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x1d2>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x1d3>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x1d4>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x1d5>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x1d6>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x1d7>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x200>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x201>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x1d8>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x1d9>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x1bc>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x365>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x1e 0x1001 0x00>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x366>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x367>;

				vote_lpass_core_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x09>;
					#clock-cells = <0x01>;
					phandle = <0x1b3>;
				};

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x0b>;
					#clock-cells = <0x01>;
					phandle = <0x1b4>;
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
					clocks = <0x1b3 0x00 0x1b4 0x00>;
					phandle = <0x368>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					tx-macro@62620000 {
						phandle = <0x369>;

						tx_swr_master {
							phandle = <0x36a>;
						};
					};

					rx-macro@62600000 {
						phandle = <0x36b>;

						rx_swr_master {
							phandle = <0x36c>;
						};
					};

					wsa-macro@62640000 {
						phandle = <0x36d>;

						wsa_swr_master {
							phandle = <0x36e>;
						};
					};
				};

				sound {
					compatible = "qcom,kona-asoc-snd";
					qcom,mi2s-audio-intf = <0x00>;
					qcom,auxpcm-audio-intf = <0x00>;
					qcom,tdm-audio-intf = <0x00>;
					qcom,wcn-btfm = <0x01>;
					qcom,ext-disp-audio-rx = <0x01>;
					qcom,afe-rxtx-lb = <0x00>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x1b4 0x00>;
					asoc-platform = <0x1b5 0x1b6 0x1b7 0x1b8 0x1b9 0x1ba 0x1bb 0x1bc 0x1bd 0x1be 0x1bf 0x1c0 0x1c1>;
					asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
					asoc-cpu = <0x1c2 0x1c3 0x1c4 0x1c5 0x1c6 0x1c7 0x1c8 0x1c9 0x1ca 0x1cb 0x1cc 0x1cd 0x1ce 0x1cf 0x1d0 0x1d1 0x1d2 0x1d3 0x1d4 0x1d5 0x1d6 0x1d7 0x1d8 0x1d9 0x1da 0x1db 0x1dc 0x1dd 0x1de 0x1df 0x1e0 0x1e1 0x1e2 0x1e3 0x1e4 0x1e5 0x1e6 0x1e7 0x1e8 0x1e9 0x1ea 0x1eb 0x1ec 0x1ed 0x1ee 0x1ef 0x1f0 0x1f1 0x1f2 0x1f3 0x1f4 0x1f5 0x1f6 0x1f7 0x1f8 0x1f9 0x1fa 0x1fb 0x1fc 0x1fd 0x1fe 0x1ff 0x200 0x201>;
					asoc-cpu-names = "msm-dai-q6-dp.0\0msm-dai-q6-dp.1\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-mi2s.5\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-auxpcm.6\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929\0msm-dai-q6-tdm.36944\0msm-dai-q6-tdm.36945\0msm-dai-cdc-dma-dev.45056\0msm-dai-cdc-dma-dev.45057\0msm-dai-cdc-dma-dev.45058\0msm-dai-cdc-dma-dev.45059\0msm-dai-cdc-dma-dev.45061\0msm-dai-cdc-dma-dev.45089\0msm-dai-cdc-dma-dev.45091\0msm-dai-cdc-dma-dev.45093\0msm-dai-cdc-dma-dev.45104\0msm-dai-cdc-dma-dev.45105\0msm-dai-cdc-dma-dev.45106\0msm-dai-cdc-dma-dev.45107\0msm-dai-cdc-dma-dev.45108\0msm-dai-cdc-dma-dev.45109\0msm-dai-cdc-dma-dev.45110\0msm-dai-cdc-dma-dev.45111\0msm-dai-cdc-dma-dev.45112\0msm-dai-cdc-dma-dev.45113\0msm-dai-cdc-dma-dev.45114\0msm-dai-cdc-dma-dev.45115\0msm-dai-cdc-dma-dev.45116\0msm-dai-cdc-dma-dev.45118\0msm-dai-q6-dev.24577\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195";
					fsa4480-i2c-handle = <0x202>;
					phandle = <0x36f>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x1ca>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x1cb>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x1cc>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x1cd>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x1ce>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x1cf>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x370>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x371>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1dd>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x372>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1de>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x373>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1df>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x374>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e0>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x375>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e1>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x376>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e2>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x377>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e3>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x378>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e4>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x379>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e5>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x37a>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e6>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x37b>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e7>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x37c>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x1e8>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x37d>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x37e>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x37f>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x380>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x1ff>;
		};

		qcom,avtimer@62DF0000 {
			compatible = "qcom,avtimer";
			reg = <0x62df000c 0x04 0x62df0010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0x0a>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x1c3>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0x9c>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0x9b>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x02>;
					phandle = <0x381>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x382>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x95>;
				};
			};

			adsp {
				qcom,instance-id = <0x01>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x96>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x97>;
				};

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0x99>;
				};

				hvx {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x383>;
				};
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.2.2\0qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x00 0x1dd 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen\0mipi-csi-vdd1\0mipi-csi-vdd2";
			gdscr-supply = <0x203>;
			refgen-supply = <0x1aa>;
			mipi-csi-vdd1-supply = <0x1ae>;
			mipi-csi-vdd2-supply = <0x1b0>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x59 0x0d 0x59 0x4c 0x59 0x4b 0x59 0x13 0x59 0x14 0x59 0x1d 0x59 0x16 0x59 0x15>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x1017df80 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x384>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.2.2\0qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x00 0x1de 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen\0mipi-csi-vdd1\0mipi-csi-vdd2";
			gdscr-supply = <0x203>;
			refgen-supply = <0x1aa>;
			mipi-csi-vdd1-supply = <0x1ae>;
			mipi-csi-vdd2-supply = <0x1b0>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x59 0x0d 0x59 0x4c 0x59 0x4b 0x59 0x13 0x59 0x14 0x59 0x1e 0x59 0x18 0x59 0x17>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x1017df80 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x385>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.2.2\0qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x00 0x1df 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen\0mipi-csi-vdd1\0mipi-csi-vdd2";
			gdscr-supply = <0x203>;
			refgen-supply = <0x1aa>;
			mipi-csi-vdd1-supply = <0x1ae>;
			mipi-csi-vdd2-supply = <0x1b0>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x59 0x0d 0x59 0x4c 0x59 0x4b 0x59 0x13 0x59 0x14 0x59 0x1f 0x59 0x1a 0x59 0x19>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x1017df80 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x386>;
		};

		qcom,csiphy@ac68000 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.2.2\0qcom,csiphy";
			reg = <0xac68000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x68000>;
			interrupts = <0x00 0x1cd 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr\0refgen\0mipi-csi-vdd1\0mipi-csi-vdd2";
			gdscr-supply = <0x203>;
			refgen-supply = <0x1aa>;
			mipi-csi-vdd1-supply = <0x1ae>;
			mipi-csi-vdd2-supply = <0x1b0>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x59 0x0d 0x59 0x4c 0x59 0x4b 0x59 0x13 0x59 0x14 0x59 0x20 0x59 0x1c 0x59 0x1b>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x1017df80 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x387>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1d4 0x00>;
			status = "ok";
			gdscr-supply = <0x203>;
			regulator-names = "gdscr";
			clocks = <0x59 0x0d 0x59 0x4c 0x59 0x4b 0x59 0x13 0x59 0x0e 0x59 0x0f>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cci_clk\0cci_clk_src";
			src-clock-name = "cci_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c3460>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x204 0x205>;
			pinctrl-1 = <0x206 0x207>;
			gpios = <0xe4 0x11 0x00 0xe4 0x12 0x00 0xe4 0x13 0x00 0xe4 0x14 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x388>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x389>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x38a>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x38b>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x38c>;
			};
		};

		qcom,cci@ac4b000 {
			cell-index = <0x01>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1ce 0x00>;
			status = "ok";
			gdscr-supply = <0x203>;
			regulator-names = "gdscr";
			clocks = <0x59 0x0d 0x59 0x4c 0x59 0x4b 0x59 0x13 0x59 0x10 0x59 0x11>;
			clock-names = "camnoc_axi_clk\0soc_ahb_clk\0slow_ahb_src_clk\0cpas_ahb_clk\0cci_clk\0cci_clk_src";
			src-clock-name = "cci_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c3460>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x208>;
			pinctrl-1 = <0x209>;
			gpios = <0xe4 0x1b 0x00 0xe4 0x1c 0x00>;
			gpio-req-tbl-num = <0x00 0x01>;
			gpio-req-tbl-flags = <0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2\0CCI_I2C_CLK2";
			phandle = <0x38d>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x38e>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x38f>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x390>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x391>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0x820 0x00 0x1e 0x840 0x00 0x1e 0x860 0x00>;
				label = "ife";

				iova-mem-map {
					phandle = <0x392>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xcc0 0x00 0x1e 0xd40 0x00>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x393>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xd80 0x20 0x1e 0xda0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x394>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x20a>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xce2 0x00 0x1e 0xc80 0x00 0x1e 0xca0 0x00 0x1e 0xd00 0x00 0x1e 0xd20 0x00>;
				label = "icp";

				iova-mem-map {
					phandle = <0x395>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x9600000>;
						iova-region-id = <0x01>;
						iova-granularity = <0x15>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xcf300000>;
						iova-region-id = <0x03>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xd60 0x00 0x1e 0xd61 0x00>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x396>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top\0cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x00>;
			qcom,cpas-hw-ver = <0x150110>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x203>;
			clock-names = "gcc_ahb_clk\0gcc_axi_clk\0soc_ahb_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x4b 0x59 0x13 0x59 0x0d>;
			src-clock-name = "slow_ahb_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00>;
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x06>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x15d9c 0x01 0x24d 0x00 0x1e848 0x01 0x24d 0x00 0x1e848 0x01 0x24d 0x00 0x3d090 0x01 0x24d 0x00 0x3d090>;
			vdd-corners = <0x01 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend\0suspend\0lowsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0csid0\0csid1\0csid2\0cci0\0cci1\0ife0\0ife1\0ife2\0ipe0\0ipe1\0cam-cdm-intf0\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0lrmecpas0";
			client-axi-port-names = "cam_hf_1\0cam_hf_1\0cam_hf_1\0cam_hf_1\0cam_hf_1\0cam_hf_2\0cam_hf_2\0cam_sf_1\0cam_sf_1\0cam_hf_1\0cam_hf_2\0cam_hf_2\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x00 0x00 0x88 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x00 0x00 0x92 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x00 0x00 0x91 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x00 0x00 0x93 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x00 0x00 0x89 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x00 0x00 0x94 0x30a 0x00 0x00>;
					};
				};
			};
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x01>;
			num-bps = <0x01>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x00>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x203>;
			clock-names = "gcc_cam_ahb_clk\0gcc_cam_axi_clk\0soc_fast_ahb\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0icp_clk\0icp_clk_src";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x21 0x59 0x4c 0x59 0x13 0x59 0x0d 0x59 0x22 0x59 0x23>;
			clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs\0turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x73 0x1cf>;
			status = "ok";
			phandle = <0x397>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x87000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x20b>;
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk\0ipe_0_clk_src";
			src-clock-name = "ipe_0_clk_src";
			clocks = <0x59 0x38 0x59 0x39 0x59 0x3a 0x59 0x3b 0x59 0x3c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x398>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x20c>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk\0bps_clk_src";
			src-clock-name = "bps_clk_src";
			clocks = <0x59 0x08 0x59 0x09 0x59 0x0a 0x59 0x0b 0x59 0x0c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x399>;
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc\0lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x00>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x00 0x1d5 0x00>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x203>;
			clock-names = "gcc_camera_ahb\0gcc_camera_axi\0cam_cc_soc_ahb_clk\0cam_cc_cpas_ahb_clk\0cam_cc_camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x00>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x203>;
			ife0-supply = <0x20d>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_csid_clk\0ife_csid_clk_src\0ife_cphy_rx_clk\0cphy_rx_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x4b 0x59 0x29 0x59 0x2a 0x59 0x28 0x59 0x14 0x59 0x26 0x59 0x27 0x59 0x0d 0x59 0x25>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1017df80 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			ppi-enable;
			status = "ok";
			phandle = <0x39a>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe170";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x203>;
			ife0-supply = <0x20d>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x4b 0x59 0x26 0x59 0x27 0x59 0x0d 0x59 0x25>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x59 0x2b>;
			clock-rates-option = <0x23c34600>;
			status = "ok";
			phandle = <0x39b>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x01>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x203>;
			ife1-supply = <0x20e>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_csid_clk\0ife_csid_clk_src\0ife_cphy_rx_clk\0cphy_rx_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x4b 0x59 0x30 0x59 0x31 0x59 0x2f 0x59 0x14 0x59 0x2d 0x59 0x2e 0x59 0x0d 0x59 0x2c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1017df80 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			ppi-enable;
			status = "ok";
			phandle = <0x39c>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe170";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x203>;
			ife1-supply = <0x20e>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk\0ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x4b 0x59 0x2d 0x59 0x2e 0x59 0x0d 0x59 0x2c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x59 0x32>;
			clock-rates-option = <0x23c34600>;
			status = "ok";
			phandle = <0x39d>;
		};

		qcom,csid-lite@acc8000 {
			cell-index = <0x02>;
			compatible = "qcom,csid-lite170";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d9 0x00>;
			regulator-names = "camss";
			camss-supply = <0x203>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_csid_clk\0ife_csid_clk_src\0ife_cphy_rx_clk\0cphy_rx_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x4b 0x59 0x36 0x59 0x37 0x59 0x35 0x59 0x14 0x59 0x33 0x59 0x34 0x59 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1017df80 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			ppi-enable;
			status = "ok";
			phandle = <0x39e>;
		};

		qcom,vfe-lite@acc4000 {
			cell-index = <0x02>;
			compatible = "qcom,vfe-lite170";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d8 0x00>;
			regulator-names = "camss";
			camss-supply = <0x203>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0slow_ahb_clk_src\0ife_clk\0ife_clk_src\0camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x4b 0x59 0x33 0x59 0x34 0x59 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			status = "ok";
			phandle = <0x39f>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x203>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x0d 0x59 0x3e 0x59 0x3d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x3a0>;
		};

		qcom,jpegdma@ac52000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x203>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x0d 0x59 0x3e 0x59 0x3d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x3a1>;
		};

		qcom,ppi0@ace0000 {
			cell-index = <0x00>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0000 0x200>;
			reg-cam-base = <0xe0000>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xaa 0x00>;
			clocks = <0x59 0x1d>;
			clock-names = "csiphy0_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x3a2>;
		};

		qcom,ppi0@ace0200 {
			cell-index = <0x01>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0200 0x200>;
			reg-cam-base = <0xe0200>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xab 0x00>;
			clocks = <0x59 0x1e>;
			clock-names = "csiphy1_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x3a3>;
		};

		qcom,ppi0@ace0400 {
			cell-index = <0x02>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0400 0x200>;
			reg-cam-base = <0xe0400>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xac 0x00>;
			clocks = <0x59 0x1f>;
			clock-names = "csiphy2_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x3a4>;
		};

		qcom,ppi0@ace0600 {
			cell-index = <0x03>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0600 0x200>;
			reg-cam-base = <0xe00600>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xad 0x00>;
			clocks = <0x59 0x20>;
			clock-names = "csiphy3_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x3a5>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x00>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0x1000>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x00 0x1dc 0x00>;
			regulator-names = "camss";
			camss-supply = <0x203>;
			clock-names = "camera_ahb\0camera_axi\0soc_ahb_clk\0cpas_ahb_clk\0camnoc_axi_clk\0lrme_clk_src\0lrme_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x59 0x4c 0x59 0x13 0x59 0x0d 0x59 0x40 0x59 0x3f>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0xbebc200 0xbebc200 0x00 0x00 0x00 0x00 0x00 0xcdfe600 0xcdfe600 0x00 0x00 0x00 0x00 0x00 0x11e1a300 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x3a6>;
		};

		qcom,mdss_dsi_pll@ae94a00 {
			compatible = "qcom,mdss_dsi_pll_10nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94a00 0x1e0 0xae94400 0x800 0xaf03000 0x08 0xae94200 0x100>;
			reg-names = "pll_base\0phy_base\0gdsc_base\0dynamic_pll_base";
			clocks = <0x5b 0x01>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			memory-region = <0x20f>;
			gdsc-supply = <0xbe>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x3a7>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dp_pll@ae90000 {
			compatible = "qcom,mdss_dp_pll_10nm";
			label = "MDSS DP PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0ln_tx0_base\0ln_tx1_base\0gdsc_base";
			gdsc-supply = <0xbe>;
			clocks = <0x5b 0x01 0x20 0x00 0x1d 0x7b 0x1d 0x80 0x1d 0x7f>;
			clock-names = "iface_clk\0ref_clk_src\0ref_clk\0cfg_ahb_clk\0pipe_clk";
			clock-rate = <0x00>;
			phandle = <0x211>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214 0xae8f000 0x2c>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys\0sid_phys";
			clocks = <0x1d 0x1b 0x1d 0x1e 0x5b 0x01 0x5b 0x13 0x5b 0x1d 0x5b 0x15 0x5b 0x19>;
			clock-names = "gcc_iface\0gcc_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			clock-rate = <0x00 0x00 0x00 0x11e1a300 0x124f800 0xbebc200 0xbebc200>;
			clock-max-rate = <0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			interrupts = <0x00 0x53 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			iommus = <0x1e 0x800 0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			#power-domain-cells = <0x00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-ctl-display-pref = "primary\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x46000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary\0none";
			qcom,sde-mixer-cwb-pref = "none\0cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp\0dsi";
			qcom,sde-pp-off = <0x71000 0x71800>;
			qcom,sde-pp-slave = <0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00>;
			qcom,sde-merge-3d-off = <0x84000>;
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-te2-off = <0x2000 0x2000>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dither-off = <0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x00 0x01 0x05 0x09>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x04 0x01 0x02 0x03>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x27ac40 0x27ac40 0x27ac40 0x27ac40>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x27ac40 0x27ac40 0x27ac40 0x27ac40>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x08 0x2ac 0x08 0x2c4 0x08>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-vig-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x780>;
			qcom,sde-mixer-blendstages = <0x07>;
			qcom,sde-highest-bank-bit = <0x01>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-static = <0x1e>;
			qcom,sde-panic-per-pipe;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-max-bw-low-kbps = <0x3b8260>;
			qcom,sde-max-bw-high-kbps = <0x53ec60>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x03>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x04>;
			qcom,sde-danger-lut = <0xff 0xffff 0x00 0x00 0xffff>;
			qcom,sde-safe-lut-linear = <0x00 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0x00 0xff00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x00 0xff00>;
			qcom,sde-safe-lut-nrt = <0x00 0xffff>;
			qcom,sde-safe-lut-cwb = <0x00 0x3ff>;
			qcom,sde-qos-lut-linear = <0x00 0x112222 0x22335777>;
			qcom,sde-qos-lut-macrotile = <0x00 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x00 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = <0x00 0x66666541 0x00>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00>;
			qcom,sde-reg-dma-version = <0x10002>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0x801>;
			phandle = <0x210>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x60000>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40002>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x1e 0x801 0x00>;
				phandle = <0x3a8>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};

			qcom,sde-limits {

				qcom,sde-linewidth-limits {
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-cases = "vig\0dma\0scale";
					qcom,sde-limit-ids = <0x01 0x02 0x04>;
					qcom,sde-limit-values = <0x01 0x1000 0x05 0xa00 0x02 0x870>;
				};

				qcom,sde-bw-limits {
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-cases = "per_vig_pipe\0per_dma_pipe\0total_max_bw\0camera_concurrency\0cwb_concurrency";
					qcom,sde-limit-ids = <0x01 0x02 0x04 0x08 0x10>;
					qcom,sde-limit-values = <0x01 0x27ac40 0x11 0x27ac40 0x09 0x27ac40 0x19 0x27ac40 0x02 0x27ac40 0x12 0x27ac40 0x0a 0x27ac40 0x1a 0x27ac40 0x04 0x588040 0x14 0x53ec60 0x0c 0x432380 0x1c 0x3b8260>;
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x3c50 0xaf30000 0x3fd4>;
			reg-names = "drv\0wrapper";
			qcom,sde-rsc-version = <0x03>;
			qcom,sde-dram-channels = <0x02>;
			mboxes = <0x107 0x00>;
			mbox-names = "disp_rsc";
			vdd-supply = <0xbe>;
			clocks = <0x5b 0x1c 0x5b 0x16 0x5b 0x1b>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			phandle = <0x3a9>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x00 0x00 0x4e23 0x5023 0x00 0x61a800 0x4e23 0x5023 0x00 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x00 0x00 0x4e21 0x5021 0x00 0x61a800 0x4e21 0x5021 0x00 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x00 0x00 0x4e20 0x5020 0x00 0x61a800 0x4e20 0x5020 0x00 0x61a800>;
			};
		};

		qcom,mdss_rotator@aea8800 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			#list-cells = <0x01>;
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-highest-bank-bit = <0x01>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x00 0x00 0x19 0x200 0x00 0x61a800 0x19 0x200 0x00 0x61a800>;
			rot-vdd-supply = <0xbe>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x1d 0x1b 0x5b 0x01 0x5b 0x19>;
			clock-names = "gcc_iface\0iface_clk\0rot_clk";
			interrupt-parent = <0x210>;
			interrupts = <0x02 0x00>;
			power-domains = <0x210>;
			qcom,mdss-rot-vbif-qos-setting = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,mdss-rot-vbif-memtype = <0x03 0x03>;
			qcom,mdss-rot-cdp-setting = <0x01 0x01>;
			qcom,mdss-rot-qos-lut = <0x00 0x00 0x00 0x00>;
			qcom,mdss-rot-danger-lut = <0x00 0x00>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			phandle = <0x3aa>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00>;
				phandle = <0x3ab>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x1e 0xc1c 0x00>;
				phandle = <0x3ac>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x1e 0xc1d 0x00>;
				phandle = <0x3ad>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			reg = <0xae94000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x210>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x1b0>;
			refgen-supply = <0x1aa>;
			clocks = <0x5b 0x03 0x5b 0x04 0x5b 0x06 0x5b 0x17 0x5b 0x18 0x5b 0x11>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x3ae>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			reg = <0xae94400 0x7c0 0xae94200 0x100>;
			reg-names = "dsi_phy\0dyn_refresh_base";
			vdda-0p9-supply = <0x28>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0x00 0x00 0x00 0x00 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,panel-allow-phy-poweroff;
			phandle = <0x3af>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-off-min-voltage = <0x10>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,dp_display@ae90000 {
			status = "ok";
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x1b0>;
			vdda-0p9-supply = <0x1ae>;
			reg = <0xae90000 0x200 0xae90200 0x200 0xae90400 0xc00 0xae91000 0x400 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x2d0 0x780000 0x6228 0x88ea030 0x10 0x88e8000 0x20 0xaee1000 0x2a 0xae91400 0x400>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0qfprom_physical\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1";
			interrupt-parent = <0x210>;
			interrupts = <0x0c 0x00>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0x5265c>;
			qcom,max-hdisplay = <0xa00>;
			qcom,max-vdisplay = <0x640>;
			qcom,no-mst-encoder;
			clocks = <0x5b 0x07 0x1d 0x7f 0x20 0x00 0x1d 0x7b 0x1d 0x7f 0x5b 0x0b 0x5b 0x0e 0x5b 0x10 0x211 0x05 0x5b 0x0f>;
			clock-names = "core_aux_clk\0core_usb_pipe_clk\0core_usb_ref_clk_src\0core_usb_ref_clk\0core_usb_pipe_clk\0link_clk\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0strm0_pixel_clk";
			phandle = <0x3b0>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xe2900>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x212 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x213 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x214 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x215 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 noirqdebug";
	};

	aliases {
		serial0 = "/soc/qcom,qup_uart@a88000";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		ufshc1 = "/soc/ufshc@1d84000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000/tx_swr_master";
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x200>;
		mboxes = <0x1c 0x00>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x3b1>;

		core-cost0 {
			busy-cost-data = <0x493e0 0x0a 0x8ca00 0x12 0xbb800 0x17 0xf8700 0x24 0x130b00 0x34 0x143700 0x43 0x172500 0x4c 0x189c00 0x5c 0x1a1300 0x71 0x1b8a00 0x77>;
			idle-cost-data = <0x10 0x0c 0x08 0x06>;
			phandle = <0x02>;
		};

		core-cost1 {
			busy-cost-data = <0x9f600 0xf2 0xc9900 0x125 0xef100 0x1a8 0x10fe00 0x1d6 0x135600 0x2a4 0x17bb00 0x3cd 0x1a1300 0x424 0x1c2000 0x512 0x1d0100 0x552 0x1e7800 0x61a 0x203a00 0x709 0x21b100 0x7d0 0x237300 0x925 0x249f00 0xa08>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0x0c>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x05 0x8ca00 0x05 0xbb800 0x05 0xf8700 0x07 0x130b00 0x08 0x143700 0x0a 0x172500 0x0a 0x189c00 0x0c 0x1a1300 0x0e 0x1b8a00 0x0e>;
			idle-cost-data = <0x05 0x04 0x03 0x02 0x01>;
			phandle = <0x03>;
		};

		cluster-cost1 {
			busy-cost-data = <0x9f600 0x15 0xc9900 0x15 0xef100 0x19 0x10fe00 0x1a 0x135600 0x21 0x17bb00 0x29 0x1a1300 0x2b 0x1c2000 0x31 0x1d0100 0x32 0x1e7800 0x36 0x203a00 0x3c 0x21b100 0x3d 0x237300 0x3e 0x249f00 0x3f>;
			idle-cost-data = <0x05 0x04 0x03 0x02 0x01>;
			phandle = <0x0d>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x3b2>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x3b3>;

		hyp_region@80000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x3b4>;
		};

		xbl_aop_mem@80700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80700000 0x00 0x140000>;
			phandle = <0x3b5>;
		};

		sec_apps_region@808ff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x808ff000 0x00 0x1000>;
			phandle = <0x3b6>;
		};

		smem@80900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x60>;
		};

		removed_region@80b00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80b00000 0x00 0x3900000>;
			phandle = <0x3b7>;
		};

		modem_region@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x86000000 0x00 0x8400000>;
			phandle = <0x23>;
		};

		camera_region@8e400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8e400000 0x00 0x500000>;
			phandle = <0x20a>;
		};

		pil_npu_region@8e900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8e900000 0x00 0x500000>;
			phandle = <0x26>;
		};

		pil_video_region@8ee00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8ee00000 0x00 0x500000>;
			phandle = <0xac>;
		};

		cdsp_regions@8f300000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8f300000 0x00 0x1e00000>;
			phandle = <0x29>;
		};

		pil_adsp_region@91100000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x91100000 0x00 0x2800000>;
			phandle = <0x2f>;
		};

		wlan_fw_region@93900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93900000 0x00 0x200000>;
			phandle = <0xa4>;
		};

		ipa_fw_region@93b00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93b00000 0x00 0x10000>;
			phandle = <0x79>;
		};

		ipa_gsi_region@93b10000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93b10000 0x00 0x5000>;
			phandle = <0x3b8>;
		};

		gpu_region@93b15000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93b15000 0x00 0x2000>;
			phandle = <0x3b9>;
		};

		qseecom_region@9e000000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x00 0x9e000000 0x00 0x1400000>;
			phandle = <0x1b>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xc2>;
		};

		cdsp_sec_regions@0x9f400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9f400000 0x00 0x1e00000>;
			phandle = <0xc4>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x8c00000>;
			phandle = <0xc3>;
		};

		cont_splash_region@9c000000 {
			reg = <0x00 0x9c000000 0x00 0x1700000>;
			label = "cont_splash_region";
			phandle = <0x3ba>;
		};

		dfps_data_region@9d700000 {
			reg = <0x00 0x9d700000 0x00 0x100000>;
			label = "dfps_data_region";
			phandle = <0x20f>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0x2c>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		intc = "/soc/interrupt-controller@17a00000";
		pdc = "/soc/interrupt-controller@b220000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		cpu_pmu = "/soc/cpu-pmu";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		dcc = "/soc/dcc_v2@10a2000";
		qcom_seecom = "/soc/qseecom@82200000";
		qcom_smcinvoke = "/soc/smcinvoke@82200000";
		qcom_tzlog = "/soc/tz-log@146aa720";
		qcom_rng = "/soc/qrng@793000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_cedev = "/soc/qcedev@1de0000";
		ufs_ice = "/soc/ufsice@1d90000";
		sdcc1_ice = "/soc/sdcc1ice@7c8000";
		wdog = "/soc/qcom,wdt@17c10000";
		eud = "/soc/qcom,msm-eud@88e0000";
		pil_modem = "/soc/qcom,mss@4080000";
		llcc = "/soc/qcom,llcc@9200000/qcom,atoll-llcc";
		LLCC_1 = "/soc/qcom,llcc@9200000/llcc_1_dcache";
		sleep_clk = "/soc/clocks/sleep-clk";
		clock_rpmh = "/soc/qcom,rpmh";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gpucc = "/soc/qcom,gpucc@5090000";
		clock_npucc = "/soc/qcom,npucc@9980000";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_cpucc = "/soc/qcom,cpucc@18321000";
		lmh_dcvs0 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18350800";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_debug = "/soc/qcom,cc-debug";
		tcsr_mutex_block = "/soc/syscon@01F40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		apcs_glb = "/soc/mailbox@17C00000";
		apcs_glb2 = "/soc/mailbox@17C00010";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		glink_npu = "/soc/qcom,glink/npu";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		npu_smp2p_out = "/soc/qcom,smp2p-npu/master-kernel";
		npu_smp2p_in = "/soc/qcom,smp2p-npu/slave-kernel";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		spmi_bus = "/soc/qcom,spmi@c440000";
		pm6150_revid = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,revid@100";
		pm6150_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/vadc@3100";
		pm6150_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150@0/adc_tm@3500";
		pm6150_misc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,misc@900";
		pm6150_charger = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5";
		smb5_vbus = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vbus";
		smb5_vconn = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vconn";
		pm6150_pdphy = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,usb-pdphy@1700";
		pm6150_qg = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qpnp,qg";
		pm6150_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl@1d00";
		bcl_soc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl-soc";
		pm6150_tz = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,temp-alarm@2400";
		pm6150_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150@0/clock-controller@5b00";
		pm6150_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000";
		nvm_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/nvm_therm/nvm_therm_default";
		sdm_skin_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/sdm_skin_therm/sdm_skin_therm_default";
		pm6150_rtc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,pm6150_rtc";
		pm6150_adc_tm_iio = "/soc/qcom,spmi@c440000/qcom,pm6150@0/adc_tm@3400";
		pm6150_vib = "/soc/qcom,spmi@c440000/qcom,pm6150@1/qcom,vibrator@5300";
		pm6150l_revid = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,revid@100";
		pm6150l_tz = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,temp-alarm@2400";
		pm6150l_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/bcl@3d00";
		pm6150l_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/vadc@3100";
		pm6150l_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/adc_tm@3500";
		pm6150l_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/clock-controller@5b00";
		pm6150l_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000";
		disp_pins_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/disp_pins/disp_pins_default";
		camera_flash_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/camera_flash_therm/camera_flash_therm_default";
		pm6150l_pwm_1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@bc00";
		pm6150l_lcdb = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00";
		lcdb_ldo_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ncp";
		lcdb_bst_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/bst";
		flash_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300";
		pm6150l_flash0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_0";
		pm6150l_flash1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_1";
		pm6150l_flash2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_2";
		pm6150l_torch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_0";
		pm6150l_torch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_1";
		pm6150l_torch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_2";
		pm6150l_switch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_0";
		pm6150l_switch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_1";
		pm6150l_switch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_2";
		pm6150l_wled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800";
		wled_flash = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-flash";
		wled_torch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-torch";
		wled_switch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-switch";
		pm6150l_lpg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@b100";
		pm6150l_rgb_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d000";
		pm6150a_amoled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled";
		oledb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/oledb@e000";
		ab_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ab@de00";
		ibb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ibb@dc00";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		apps_rsc = "/soc/mailbox@18220000";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		disp_rsc = "/soc/mailbox@af20000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		thermal_zones = "/soc/thermal-zones";
		pm6150_temp_alarm = "/soc/thermal-zones/pm6150-tz";
		pm6150_trip0 = "/soc/thermal-zones/pm6150-tz/trips/trip0";
		pm6150_trip1 = "/soc/thermal-zones/pm6150-tz/trips/trip1";
		ibat_lvl0 = "/soc/thermal-zones/pm6150-ibat-lvl0/trips/ibat-lvl0";
		ibat_lvl1 = "/soc/thermal-zones/pm6150-ibat-lvl1/trips/ibat-lvl1";
		vbat_lvl0 = "/soc/thermal-zones/pm6150-vbat-lvl0/trips/vbat-lvl0";
		vbat_lvl1 = "/soc/thermal-zones/pm6150-vbat-lvl1/trips/vbat-lvl1";
		vbat_lvl2 = "/soc/thermal-zones/pm6150-vbat-lvl2/trips/vbat-lvl2";
		bcl_lvl0 = "/soc/thermal-zones/pm6150-bcl-lvl0/trips/bcl-lvl0";
		bcl_lvl1 = "/soc/thermal-zones/pm6150-bcl-lvl1/trips/bcl-lvl1";
		bcl_lvl2 = "/soc/thermal-zones/pm6150-bcl-lvl2/trips/bcl-lvl2";
		soc_trip = "/soc/thermal-zones/soc/trips/soc-trip";
		pm6150l_temp_alarm = "/soc/thermal-zones/pm6150l-tz";
		pm6150l_trip0 = "/soc/thermal-zones/pm6150l-tz/trips/trip0";
		pm6150l_trip1 = "/soc/thermal-zones/pm6150l-tz/trips/trip1";
		vph_lvl0 = "/soc/thermal-zones/pm6150l-vph-lvl0/trips/vph-lvl0";
		vph_lvl1 = "/soc/thermal-zones/pm6150l-vph-lvl1/trips/vph-lvl1";
		vph_lvl2 = "/soc/thermal-zones/pm6150l-vph-lvl2/trips/vph-lvl2";
		l_bcl_lvl0 = "/soc/thermal-zones/pm6150l-bcl-lvl0/trips/l-bcl-lvl0";
		l_bcl_lvl1 = "/soc/thermal-zones/pm6150l-bcl-lvl1/trips/l-bcl-lvl1";
		l_bcl_lvl2 = "/soc/thermal-zones/pm6150l-bcl-lvl2/trips/l-bcl-lvl2";
		gpu_trip = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip";
		cpu0_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu0-config";
		cpu1_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu1-config";
		cpu2_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu2-config";
		cpu3_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu3-config";
		cpu4_config = "/soc/thermal-zones/cpu-0-4-step/trips/cpu4-config";
		cpu5_config = "/soc/thermal-zones/cpu-0-5-step/trips/cpu5-config";
		cpu6_0_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu6-0-config";
		cpu6_1_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu6-1-config";
		cpu7_0_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu7-0-config";
		cpu7_1_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-1-config";
		aoss0_trip = "/soc/thermal-zones/aoss-0-lowf/trips/aoss0-trip";
		q6_hvx_trip0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip0";
		q6_hvx_trip1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		skin_modem_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip0";
		skin_gold_trip = "/soc/thermal-zones/quiet-therm-step/trips/gold-trip";
		skin_modem_trip1_hvx_gpu = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip1-hvx-gpu";
		skin_modem_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip2";
		skin_silver_trip = "/soc/thermal-zones/quiet-therm-step/trips/silver-trip";
		skin_modem_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip3";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		icnss = "/soc/qcom,icnss@18800000";
		qfprom = "/soc/qfprom@780000";
		slim_aud = "/soc/slim@62ec0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@62ec0000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@62ec0000/wcn3990";
		bluetooth = "/soc/bt_wcn3990";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6300";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu6-cpu-l3-latmon";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu6-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu6-llcc-ddr-latmon";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_computemon = "/soc/qcom,cpu0-computemon";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu6_computemon = "/soc/qcom,cpu6-computemon";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@00060400";
		npudsp_npu_ddr_bw = "/soc/qcom,npudsp-npu-ddr-bw";
		npudsp_npu_ddr_bwmon = "/soc/qcom,npudsp-npu-ddr-bwmon@70300";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpubw = "/soc/qcom,gpubw";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d040";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@17d044";
		bps_gdsc = "/soc/qcom,gdsc@ad06004";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad07004";
		ife_0_gdsc = "/soc/qcom,gdsc@ad09004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0a004";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0b134";
		mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gpu_cx_hw_ctrl = "/soc/syscon@5091540";
		gpu_gx_domain_addr = "/soc/syscon@5091508";
		gpu_gx_sw_reset = "/soc/syscon@5091008";
		gpu_cx_gdsc = "/soc/qcom,gdsc@509106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@509100c";
		vcodec0_gdsc = "/soc/qcom,gdsc@ab00874";
		venus_gdsc = "/soc/qcom,gdsc@ab00814";
		npu_core_gdsc = "/soc/qcom,gdsc@9981004";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518d000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x15191000";
		lpass_noc_tbu = "/soc/apps-smmu@0x15000000/lpass_noc_tbu@0x15195000";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		gpi_dma0 = "/soc/qcom,gpi-dma@800000";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se4_i2c = "/soc/i2c@890000";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@88c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_se6_spi = "/soc/spi@a80000";
		qupv3_se8_spi = "/soc/spi@a88000";
		qupv3_se10_spi = "/soc/spi@a90000";
		qupv3_se11_spi = "/soc/spi@a94000";
		qupv3_se6_i2c = "/soc/i2c@a80000";
		qupv3_se7_i2c = "/soc/i2c@a84000";
		qupv3_se8_i2c = "/soc/i2c@a88000";
		qupv3_se9_i2c = "/soc/i2c@a8c000";
		fsa4480 = "/soc/i2c@a8c000/fsa4480@42";
		pm8008_8 = "/soc/i2c@a8c000/qcom,pm8008@8";
		pm8008_chip = "/soc/i2c@a8c000/qcom,pm8008@8/qcom,pm8008-chip@900";
		PM8008_EN = "/soc/i2c@a8c000/qcom,pm8008@8/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		pm8008_gpios = "/soc/i2c@a8c000/qcom,pm8008@8/pinctrl@c000";
		pm8008_gpio1_active = "/soc/i2c@a8c000/qcom,pm8008@8/pinctrl@c000/gpio1_active/pm8008_gpio1_active";
		pm8008_9 = "/soc/i2c@a8c000/qcom,pm8008@9";
		pm8008_regulators = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator";
		L1P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L2P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L3P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		qupv3_se10_i2c = "/soc/i2c@a90000";
		qupv3_se11_i2c = "/soc/i2c@a94000";
		qupv3_se8_2uart = "/soc/qcom,qup_uart@a88000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@5040000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@5040000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@5040000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@506a000";
		gmu_user = "/soc/qcom,gmu@506a000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@506a000/gmu_kernel";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_cn1 = "/soc/ad-hoc-bus/bcm-cn1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_co2 = "/soc/ad-hoc-bus/bcm-co2";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_co3 = "/soc/ad-hoc-bus/bcm-co3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn7 = "/soc/ad-hoc-bus/bcm-sn7";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn10 = "/soc/ad-hoc-bus/bcm-sn10";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_npu_noc = "/soc/ad-hoc-bus/fab-npu_noc";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup_0 = "/soc/ad-hoc-bus/mas-qhm-qup-0";
		mas_xm_emmc = "/soc/ad-hoc-bus/mas-xm-emmc";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup_1 = "/soc/ad-hoc-bus/mas-qhm-qup-1";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qxm_npu_dsp = "/soc/ad-hoc-bus/mas-qxm-npu-dsp";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_gpu = "/soc/ad-hoc-bus/mas-qxm-gpu";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_amm_npu_sys = "/soc/ad-hoc-bus/mas-amm-npu-sys";
		mas_qhm_npu_cfg = "/soc/ad-hoc-bus/mas-qhm-npu-cfg";
		mas_qup_core_master_0 = "/soc/ad-hoc-bus/mas-qup-core-master-0";
		mas_qup_core_master_1 = "/soc/ad-hoc-bus/mas-qup-core-master-1";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_gemnoc = "/soc/ad-hoc-bus/slv-qns-cdsp-gemnoc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy0 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy0";
		slv_qhs_ahb2phy2 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy2";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_boot_rom = "/soc/ad-hoc-bus/slv-qhs-boot-rom";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-thrott-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_dcc_cfg = "/soc/ad-hoc-bus/slv-qhs-dcc-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_display_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-rt-throt-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_emmc_cfg = "/soc/ad-hoc-bus/slv-qhs-emmc-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_mss_cfg = "/soc/ad-hoc-bus/slv-qhs-mss-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_npu_dma_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-dma-throttle-cfg";
		slv_qhs_npu_dsp_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-dsp-throttle-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_security = "/soc/ad-hoc-bus/slv-qhs-security";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_1 = "/soc/ad-hoc-bus/slv-qhs-tlmm-1";
		slv_qhs_tlmm_2 = "/soc/ad-hoc-bus/slv-qhs-tlmm-2";
		slv_qhs_tlmm_3 = "/soc/ad-hoc-bus/slv-qhs-tlmm-3";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_gemnoc = "/soc/ad-hoc-bus/slv-qhs-gemnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_sf = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_cal_dp0 = "/soc/ad-hoc-bus/slv-qhs-cal-dp0";
		slv_qhs_cp = "/soc/ad-hoc-bus/slv-qhs-cp";
		slv_qhs_dma_bwmon = "/soc/ad-hoc-bus/slv-qhs-dma-bwmon";
		slv_qhs_dpm = "/soc/ad-hoc-bus/slv-qhs-dpm";
		slv_qhs_isense = "/soc/ad-hoc-bus/slv-qhs-isense";
		slv_qhs_llm = "/soc/ad-hoc-bus/slv-qhs-llm";
		slv_qhs_tcm = "/soc/ad-hoc-bus/slv-qhs-tcm";
		slv_qns_npu_sys = "/soc/ad-hoc-bus/slv-qns-npu-sys";
		slv_srvc_noc = "/soc/ad-hoc-bus/slv-srvc-noc";
		slv_qup_core_slave_0 = "/soc/ad-hoc-bus/slv-qup-core-slave-0";
		slv_qup_core_slave_1 = "/soc/ad-hoc-bus/slv-qup-core-slave-1";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		slv_qns_mem_noc_sf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf_display";
		tlmm = "/soc/pinctrl@3400000";
		ufs_dev_reset_assert = "/soc/pinctrl@3400000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@3400000/ufs_dev_reset_deassert";
		sdc1_clk_on = "/soc/pinctrl@3400000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@3400000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@3400000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@3400000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@3400000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@3400000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@3400000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@3400000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@3400000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@3400000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@3400000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@3400000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@3400000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@3400000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@3400000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@3400000/cd_off";
		trigout_a = "/soc/pinctrl@3400000/trigout_a";
		sde_dp_aux_active = "/soc/pinctrl@3400000/sde_dp_aux_active";
		sde_dp_aux_suspend = "/soc/pinctrl@3400000/sde_dp_aux_suspend";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@3400000/sde_dp_cc_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@3400000/sde_dp_usbplug_cc_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@3400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@3400000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@3400000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@3400000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@3400000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@3400000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@3400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@3400000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@3400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@3400000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@3400000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@3400000/nfc/nfc_clk_req_suspend";
		qupv3_se1_i2c_pins = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se3_4uart_pins = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins";
		qupv3_se3_default_ctsrtsrx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_default_ctsrtsrx";
		qupv3_se3_default_tx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_ctsrx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_rts = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_tx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se6_spi_pins = "/soc/pinctrl@3400000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@3400000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@3400000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@3400000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		fsa_usbc_ana_en = "/soc/pinctrl@3400000/fsa_usbc_ana_en_n@33/fsa_usbc_ana_en";
		spkr_1_sd_n_sleep = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_reset_active = "/soc/pinctrl@3400000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@3400000/wcd_reset_sleep";
		qupv3_se8_2uart_pins = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins";
		qupv3_se8_2uart_active = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_active";
		qupv3_se8_2uart_sleep = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_sleep";
		cci0_active = "/soc/pinctrl@3400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@3400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@3400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@3400000/cci1_suspend";
		cci2_active = "/soc/pinctrl@3400000/cci2_active";
		cci2_suspend = "/soc/pinctrl@3400000/cci2_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@3400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk0_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@3400000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@3400000/cam_sensor_rear_suspend";
		cam_sensor_front_active = "/soc/pinctrl@3400000/cam_sensor_front_active";
		cam_sensor_front_suspend = "/soc/pinctrl@3400000/cam_sensor_front_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@3400000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@3400000/cam_sensor_rear2_suspend";
		cam_sensor_tof_active = "/soc/pinctrl@3400000/cam_sensor_tof_active";
		cam_sensor_tof_suspend = "/soc/pinctrl@3400000/cam_sensor_tof_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@3400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@3400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@3400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@3400000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk4_suspend";
		ts_active = "/soc/pinctrl@3400000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@3400000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@3400000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@3400000/pmx_ts_release/ts_release";
		sde_te_active = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_suspend";
		pm8008_active = "/soc/pinctrl@3400000/pm8008_active";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		S1C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		pm6150l_s1_level = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		S1C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		pm6150l_s1_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		VDD_GFX_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		S2A_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		pm6150_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		S3A_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		pm6150_s3_level = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		S3A_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		pm6150_s3_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		S1A = "/soc/rpmh-regulator-smpa1/regulator-pm6150-s1";
		pm6150_s1 = "/soc/rpmh-regulator-smpa1/regulator-pm6150-s1";
		S4A = "/soc/rpmh-regulator-smpa4/regulator-pm6150-s4";
		pm6150_s4 = "/soc/rpmh-regulator-smpa4/regulator-pm6150-s4";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm6150-s5";
		pm6150_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm6150-s5";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		pm6150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		pm6150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		pm6150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		L4A = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		pm6150_l4 = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		pm6150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		pm6150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		L7A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7-level";
		pm6150_l7_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7-level";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8-level";
		pm6150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8-level";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		pm6150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		pm6150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		pm6150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		pm6150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		pm6150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		pm6150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		pm6150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		pm6150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		pm6150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		pm6150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		L19A = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		pm6150_l19 = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		VDD_MSS_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		S7C_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		pm6150l_s7_level = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		pm6150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		pm6150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		pm6150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		pm6150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		pm6150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		pm6150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		pm6150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		pm6150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		pm6150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		pm6150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		pm6150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		pm6150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		pm6150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob_ao";
		pm6150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob_ao";
		refgen = "/soc/refgen-regulator@88e7000";
		usb0 = "/soc/ssusb@a600000";
		qusb_phy0 = "/soc/qusb@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hdmi_ms = "/soc/qcom,msm-dai-q6-hdmi_ms";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_meta_mi2s0 = "/soc/qcom,msm-dai-q6-meta-mi2s-prim";
		dai_meta_mi2s1 = "/soc/qcom,msm-dai-q6-meta-mi2s-sec";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000/wsa_swr_master";
		atoll_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/hvx";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac68000";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite = "/soc/qcom,csid-lite@acc8000";
		cam_vfe_lite = "/soc/qcom,vfe-lite@acc4000";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac52000";
		cam_ppi0 = "/soc/qcom,ppi0@ace0000";
		cam_ppi1 = "/soc/qcom,ppi0@ace0200";
		cam_ppi2 = "/soc/qcom,ppi0@ace0400";
		cam_ppi3 = "/soc/qcom,ppi0@ace0600";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94a00";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@ae90000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@aea8800";
		rot_reg = "/soc/qcom,mdss_rotator@aea8800/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@aea8800/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@aea8800/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		firmware = "/firmware";
		reserved_memory = "/reserved-memory";
		hyp_region = "/reserved-memory/hyp_region@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@80700000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@808ff000";
		smem_region = "/reserved-memory/smem@80900000";
		removed_region = "/reserved-memory/removed_region@80b00000";
		pil_modem_mem = "/reserved-memory/modem_region@86000000";
		pil_camera_mem = "/reserved-memory/camera_region@8e400000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@8e900000";
		pil_video_mem = "/reserved-memory/pil_video_region@8ee00000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@8f300000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@91100000";
		wlan_fw_mem = "/reserved-memory/wlan_fw_region@93900000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw_region@93b00000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@93b10000";
		pil_gpu_mem = "/reserved-memory/gpu_region@93b15000";
		qseecom_mem = "/reserved-memory/qseecom_region@9e000000";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0x9f400000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@9d700000";
		adsp_mem = "/reserved-memory/adsp_region";
	};
};
