library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.types.all;

entity BLK_VAR_SELECTOR_#type# is
	generic (signal_count : integer);
    port (INS       : in  #type#_vector(signal_count-1 downto 0);
          MEMORY_IN : in  #type#;
          CONTROL   : in  std_logic_vector(signal_count-1 downto 0);
          Q         : out #type#);
end BLK_VAR_SELECTOR_#type#;

architecture Behavioral of BLK_VAR_SELECTOR_#type# is
begin
	process (CONTROL, INS, MEMORY_IN) is 
	begin
		Q <= MEMORY_IN;
		for i in CONTROL'high downto CONTROL'low loop
			if CONTROL(i) = '1' then
				Q <= INS(i);
				exit;
			end if;
		end loop;
	end process;
end Behavioral;
