
C:\Attolic Projects\grbl\Debug\grbl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d680  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b68  0800d740  0800d740  0001d740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800e2a8  0800e2a8  0001e2a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800e2ac  0800e2ac  0001e2ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  0800e2b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000ae4  2000007c  0800e32c  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  20000b60  0800e32c  00020b60  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00017ba1  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003a5b  00000000  00000000  00037c45  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e98  00000000  00000000  0003b6a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d48  00000000  00000000  0003c538  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000077d7  00000000  00000000  0003d280  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004460  00000000  00000000  00044a57  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00048eb7  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003928  00000000  00000000  00048f34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d728 	.word	0x0800d728

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	0800d728 	.word	0x0800d728

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cdrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	1c10      	adds	r0, r2, #0
 8000238:	4662      	mov	r2, ip
 800023a:	468c      	mov	ip, r1
 800023c:	1c19      	adds	r1, r3, #0
 800023e:	4663      	mov	r3, ip
 8000240:	e000      	b.n	8000244 <__aeabi_cdcmpeq>
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_cdcmpeq>:
 8000244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000246:	f001 fe91 	bl	8001f6c <__ledf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	d401      	bmi.n	8000252 <__aeabi_cdcmpeq+0xe>
 800024e:	2100      	movs	r1, #0
 8000250:	42c8      	cmn	r0, r1
 8000252:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000254 <__aeabi_dcmpeq>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f001 fdeb 	bl	8001e30 <__eqdf2>
 800025a:	4240      	negs	r0, r0
 800025c:	3001      	adds	r0, #1
 800025e:	bd10      	pop	{r4, pc}

08000260 <__aeabi_dcmplt>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 fe83 	bl	8001f6c <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	db01      	blt.n	800026e <__aeabi_dcmplt+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmple>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 fe79 	bl	8001f6c <__ledf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dd01      	ble.n	8000282 <__aeabi_dcmple+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpgt>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f001 fe0b 	bl	8001ea4 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	dc01      	bgt.n	8000296 <__aeabi_dcmpgt+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_dcmpge>:
 800029c:	b510      	push	{r4, lr}
 800029e:	f001 fe01 	bl	8001ea4 <__gedf2>
 80002a2:	2800      	cmp	r0, #0
 80002a4:	da01      	bge.n	80002aa <__aeabi_dcmpge+0xe>
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	2001      	movs	r0, #1
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	46c0      	nop			; (mov r8, r8)

080002b0 <__aeabi_cfrcmple>:
 80002b0:	4684      	mov	ip, r0
 80002b2:	1c08      	adds	r0, r1, #0
 80002b4:	4661      	mov	r1, ip
 80002b6:	e7ff      	b.n	80002b8 <__aeabi_cfcmpeq>

080002b8 <__aeabi_cfcmpeq>:
 80002b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002ba:	f000 fba9 	bl	8000a10 <__lesf2>
 80002be:	2800      	cmp	r0, #0
 80002c0:	d401      	bmi.n	80002c6 <__aeabi_cfcmpeq+0xe>
 80002c2:	2100      	movs	r1, #0
 80002c4:	42c8      	cmn	r0, r1
 80002c6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002c8 <__aeabi_fcmpeq>:
 80002c8:	b510      	push	{r4, lr}
 80002ca:	f000 fb3b 	bl	8000944 <__eqsf2>
 80002ce:	4240      	negs	r0, r0
 80002d0:	3001      	adds	r0, #1
 80002d2:	bd10      	pop	{r4, pc}

080002d4 <__aeabi_fcmplt>:
 80002d4:	b510      	push	{r4, lr}
 80002d6:	f000 fb9b 	bl	8000a10 <__lesf2>
 80002da:	2800      	cmp	r0, #0
 80002dc:	db01      	blt.n	80002e2 <__aeabi_fcmplt+0xe>
 80002de:	2000      	movs	r0, #0
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)

080002e8 <__aeabi_fcmple>:
 80002e8:	b510      	push	{r4, lr}
 80002ea:	f000 fb91 	bl	8000a10 <__lesf2>
 80002ee:	2800      	cmp	r0, #0
 80002f0:	dd01      	ble.n	80002f6 <__aeabi_fcmple+0xe>
 80002f2:	2000      	movs	r0, #0
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	2001      	movs	r0, #1
 80002f8:	bd10      	pop	{r4, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <__aeabi_fcmpgt>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	f000 fb47 	bl	8000990 <__gesf2>
 8000302:	2800      	cmp	r0, #0
 8000304:	dc01      	bgt.n	800030a <__aeabi_fcmpgt+0xe>
 8000306:	2000      	movs	r0, #0
 8000308:	bd10      	pop	{r4, pc}
 800030a:	2001      	movs	r0, #1
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)

08000310 <__aeabi_fcmpge>:
 8000310:	b510      	push	{r4, lr}
 8000312:	f000 fb3d 	bl	8000990 <__gesf2>
 8000316:	2800      	cmp	r0, #0
 8000318:	da01      	bge.n	800031e <__aeabi_fcmpge+0xe>
 800031a:	2000      	movs	r0, #0
 800031c:	bd10      	pop	{r4, pc}
 800031e:	2001      	movs	r0, #1
 8000320:	bd10      	pop	{r4, pc}
 8000322:	46c0      	nop			; (mov r8, r8)

08000324 <__aeabi_f2uiz>:
 8000324:	219e      	movs	r1, #158	; 0x9e
 8000326:	b510      	push	{r4, lr}
 8000328:	05c9      	lsls	r1, r1, #23
 800032a:	1c04      	adds	r4, r0, #0
 800032c:	f7ff fff0 	bl	8000310 <__aeabi_fcmpge>
 8000330:	2800      	cmp	r0, #0
 8000332:	d103      	bne.n	800033c <__aeabi_f2uiz+0x18>
 8000334:	1c20      	adds	r0, r4, #0
 8000336:	f000 fe81 	bl	800103c <__aeabi_f2iz>
 800033a:	bd10      	pop	{r4, pc}
 800033c:	219e      	movs	r1, #158	; 0x9e
 800033e:	1c20      	adds	r0, r4, #0
 8000340:	05c9      	lsls	r1, r1, #23
 8000342:	f000 fcc7 	bl	8000cd4 <__aeabi_fsub>
 8000346:	f000 fe79 	bl	800103c <__aeabi_f2iz>
 800034a:	2380      	movs	r3, #128	; 0x80
 800034c:	061b      	lsls	r3, r3, #24
 800034e:	469c      	mov	ip, r3
 8000350:	4460      	add	r0, ip
 8000352:	e7f2      	b.n	800033a <__aeabi_f2uiz+0x16>

08000354 <__aeabi_d2uiz>:
 8000354:	b570      	push	{r4, r5, r6, lr}
 8000356:	2200      	movs	r2, #0
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <__aeabi_d2uiz+0x38>)
 800035a:	0004      	movs	r4, r0
 800035c:	000d      	movs	r5, r1
 800035e:	f7ff ff9d 	bl	800029c <__aeabi_dcmpge>
 8000362:	2800      	cmp	r0, #0
 8000364:	d104      	bne.n	8000370 <__aeabi_d2uiz+0x1c>
 8000366:	0020      	movs	r0, r4
 8000368:	0029      	movs	r1, r5
 800036a:	f002 f977 	bl	800265c <__aeabi_d2iz>
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <__aeabi_d2uiz+0x38>)
 8000372:	2200      	movs	r2, #0
 8000374:	0020      	movs	r0, r4
 8000376:	0029      	movs	r1, r5
 8000378:	f001 fe5a 	bl	8002030 <__aeabi_dsub>
 800037c:	f002 f96e 	bl	800265c <__aeabi_d2iz>
 8000380:	2380      	movs	r3, #128	; 0x80
 8000382:	061b      	lsls	r3, r3, #24
 8000384:	469c      	mov	ip, r3
 8000386:	4460      	add	r0, ip
 8000388:	e7f1      	b.n	800036e <__aeabi_d2uiz+0x1a>
 800038a:	46c0      	nop			; (mov r8, r8)
 800038c:	41e00000 	.word	0x41e00000

08000390 <__aeabi_fadd>:
 8000390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000392:	46c6      	mov	lr, r8
 8000394:	024e      	lsls	r6, r1, #9
 8000396:	0247      	lsls	r7, r0, #9
 8000398:	0a76      	lsrs	r6, r6, #9
 800039a:	0a7b      	lsrs	r3, r7, #9
 800039c:	0044      	lsls	r4, r0, #1
 800039e:	0fc5      	lsrs	r5, r0, #31
 80003a0:	00f7      	lsls	r7, r6, #3
 80003a2:	0048      	lsls	r0, r1, #1
 80003a4:	4698      	mov	r8, r3
 80003a6:	b500      	push	{lr}
 80003a8:	0e24      	lsrs	r4, r4, #24
 80003aa:	002a      	movs	r2, r5
 80003ac:	00db      	lsls	r3, r3, #3
 80003ae:	0e00      	lsrs	r0, r0, #24
 80003b0:	0fc9      	lsrs	r1, r1, #31
 80003b2:	46bc      	mov	ip, r7
 80003b4:	428d      	cmp	r5, r1
 80003b6:	d067      	beq.n	8000488 <__aeabi_fadd+0xf8>
 80003b8:	1a22      	subs	r2, r4, r0
 80003ba:	2a00      	cmp	r2, #0
 80003bc:	dc00      	bgt.n	80003c0 <__aeabi_fadd+0x30>
 80003be:	e0a5      	b.n	800050c <__aeabi_fadd+0x17c>
 80003c0:	2800      	cmp	r0, #0
 80003c2:	d13a      	bne.n	800043a <__aeabi_fadd+0xaa>
 80003c4:	2f00      	cmp	r7, #0
 80003c6:	d100      	bne.n	80003ca <__aeabi_fadd+0x3a>
 80003c8:	e093      	b.n	80004f2 <__aeabi_fadd+0x162>
 80003ca:	1e51      	subs	r1, r2, #1
 80003cc:	2900      	cmp	r1, #0
 80003ce:	d000      	beq.n	80003d2 <__aeabi_fadd+0x42>
 80003d0:	e0bc      	b.n	800054c <__aeabi_fadd+0x1bc>
 80003d2:	2401      	movs	r4, #1
 80003d4:	1bdb      	subs	r3, r3, r7
 80003d6:	015a      	lsls	r2, r3, #5
 80003d8:	d546      	bpl.n	8000468 <__aeabi_fadd+0xd8>
 80003da:	019b      	lsls	r3, r3, #6
 80003dc:	099e      	lsrs	r6, r3, #6
 80003de:	0030      	movs	r0, r6
 80003e0:	f002 fa4c 	bl	800287c <__clzsi2>
 80003e4:	3805      	subs	r0, #5
 80003e6:	4086      	lsls	r6, r0
 80003e8:	4284      	cmp	r4, r0
 80003ea:	dd00      	ble.n	80003ee <__aeabi_fadd+0x5e>
 80003ec:	e09d      	b.n	800052a <__aeabi_fadd+0x19a>
 80003ee:	1b04      	subs	r4, r0, r4
 80003f0:	0032      	movs	r2, r6
 80003f2:	2020      	movs	r0, #32
 80003f4:	3401      	adds	r4, #1
 80003f6:	40e2      	lsrs	r2, r4
 80003f8:	1b04      	subs	r4, r0, r4
 80003fa:	40a6      	lsls	r6, r4
 80003fc:	0033      	movs	r3, r6
 80003fe:	1e5e      	subs	r6, r3, #1
 8000400:	41b3      	sbcs	r3, r6
 8000402:	2400      	movs	r4, #0
 8000404:	4313      	orrs	r3, r2
 8000406:	075a      	lsls	r2, r3, #29
 8000408:	d004      	beq.n	8000414 <__aeabi_fadd+0x84>
 800040a:	220f      	movs	r2, #15
 800040c:	401a      	ands	r2, r3
 800040e:	2a04      	cmp	r2, #4
 8000410:	d000      	beq.n	8000414 <__aeabi_fadd+0x84>
 8000412:	3304      	adds	r3, #4
 8000414:	015a      	lsls	r2, r3, #5
 8000416:	d529      	bpl.n	800046c <__aeabi_fadd+0xdc>
 8000418:	3401      	adds	r4, #1
 800041a:	2cff      	cmp	r4, #255	; 0xff
 800041c:	d100      	bne.n	8000420 <__aeabi_fadd+0x90>
 800041e:	e081      	b.n	8000524 <__aeabi_fadd+0x194>
 8000420:	002a      	movs	r2, r5
 8000422:	019b      	lsls	r3, r3, #6
 8000424:	0a5b      	lsrs	r3, r3, #9
 8000426:	b2e4      	uxtb	r4, r4
 8000428:	025b      	lsls	r3, r3, #9
 800042a:	05e4      	lsls	r4, r4, #23
 800042c:	0a58      	lsrs	r0, r3, #9
 800042e:	07d2      	lsls	r2, r2, #31
 8000430:	4320      	orrs	r0, r4
 8000432:	4310      	orrs	r0, r2
 8000434:	bc04      	pop	{r2}
 8000436:	4690      	mov	r8, r2
 8000438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800043a:	2cff      	cmp	r4, #255	; 0xff
 800043c:	d0e3      	beq.n	8000406 <__aeabi_fadd+0x76>
 800043e:	2180      	movs	r1, #128	; 0x80
 8000440:	0038      	movs	r0, r7
 8000442:	04c9      	lsls	r1, r1, #19
 8000444:	4308      	orrs	r0, r1
 8000446:	4684      	mov	ip, r0
 8000448:	2a1b      	cmp	r2, #27
 800044a:	dd00      	ble.n	800044e <__aeabi_fadd+0xbe>
 800044c:	e082      	b.n	8000554 <__aeabi_fadd+0x1c4>
 800044e:	2020      	movs	r0, #32
 8000450:	4661      	mov	r1, ip
 8000452:	40d1      	lsrs	r1, r2
 8000454:	1a82      	subs	r2, r0, r2
 8000456:	4660      	mov	r0, ip
 8000458:	4090      	lsls	r0, r2
 800045a:	0002      	movs	r2, r0
 800045c:	1e50      	subs	r0, r2, #1
 800045e:	4182      	sbcs	r2, r0
 8000460:	430a      	orrs	r2, r1
 8000462:	1a9b      	subs	r3, r3, r2
 8000464:	015a      	lsls	r2, r3, #5
 8000466:	d4b8      	bmi.n	80003da <__aeabi_fadd+0x4a>
 8000468:	075a      	lsls	r2, r3, #29
 800046a:	d1ce      	bne.n	800040a <__aeabi_fadd+0x7a>
 800046c:	08de      	lsrs	r6, r3, #3
 800046e:	002a      	movs	r2, r5
 8000470:	2cff      	cmp	r4, #255	; 0xff
 8000472:	d13a      	bne.n	80004ea <__aeabi_fadd+0x15a>
 8000474:	2e00      	cmp	r6, #0
 8000476:	d100      	bne.n	800047a <__aeabi_fadd+0xea>
 8000478:	e0ae      	b.n	80005d8 <__aeabi_fadd+0x248>
 800047a:	2380      	movs	r3, #128	; 0x80
 800047c:	03db      	lsls	r3, r3, #15
 800047e:	4333      	orrs	r3, r6
 8000480:	025b      	lsls	r3, r3, #9
 8000482:	0a5b      	lsrs	r3, r3, #9
 8000484:	24ff      	movs	r4, #255	; 0xff
 8000486:	e7cf      	b.n	8000428 <__aeabi_fadd+0x98>
 8000488:	1a21      	subs	r1, r4, r0
 800048a:	2900      	cmp	r1, #0
 800048c:	dd52      	ble.n	8000534 <__aeabi_fadd+0x1a4>
 800048e:	2800      	cmp	r0, #0
 8000490:	d031      	beq.n	80004f6 <__aeabi_fadd+0x166>
 8000492:	2cff      	cmp	r4, #255	; 0xff
 8000494:	d0b7      	beq.n	8000406 <__aeabi_fadd+0x76>
 8000496:	2080      	movs	r0, #128	; 0x80
 8000498:	003e      	movs	r6, r7
 800049a:	04c0      	lsls	r0, r0, #19
 800049c:	4306      	orrs	r6, r0
 800049e:	46b4      	mov	ip, r6
 80004a0:	291b      	cmp	r1, #27
 80004a2:	dd00      	ble.n	80004a6 <__aeabi_fadd+0x116>
 80004a4:	e0aa      	b.n	80005fc <__aeabi_fadd+0x26c>
 80004a6:	2620      	movs	r6, #32
 80004a8:	4660      	mov	r0, ip
 80004aa:	40c8      	lsrs	r0, r1
 80004ac:	1a71      	subs	r1, r6, r1
 80004ae:	4666      	mov	r6, ip
 80004b0:	408e      	lsls	r6, r1
 80004b2:	0031      	movs	r1, r6
 80004b4:	1e4e      	subs	r6, r1, #1
 80004b6:	41b1      	sbcs	r1, r6
 80004b8:	4301      	orrs	r1, r0
 80004ba:	185b      	adds	r3, r3, r1
 80004bc:	0159      	lsls	r1, r3, #5
 80004be:	d5d3      	bpl.n	8000468 <__aeabi_fadd+0xd8>
 80004c0:	3401      	adds	r4, #1
 80004c2:	2cff      	cmp	r4, #255	; 0xff
 80004c4:	d100      	bne.n	80004c8 <__aeabi_fadd+0x138>
 80004c6:	e087      	b.n	80005d8 <__aeabi_fadd+0x248>
 80004c8:	2201      	movs	r2, #1
 80004ca:	4978      	ldr	r1, [pc, #480]	; (80006ac <__aeabi_fadd+0x31c>)
 80004cc:	401a      	ands	r2, r3
 80004ce:	085b      	lsrs	r3, r3, #1
 80004d0:	400b      	ands	r3, r1
 80004d2:	4313      	orrs	r3, r2
 80004d4:	e797      	b.n	8000406 <__aeabi_fadd+0x76>
 80004d6:	2c00      	cmp	r4, #0
 80004d8:	d000      	beq.n	80004dc <__aeabi_fadd+0x14c>
 80004da:	e0a7      	b.n	800062c <__aeabi_fadd+0x29c>
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d000      	beq.n	80004e2 <__aeabi_fadd+0x152>
 80004e0:	e0b6      	b.n	8000650 <__aeabi_fadd+0x2c0>
 80004e2:	1e3b      	subs	r3, r7, #0
 80004e4:	d162      	bne.n	80005ac <__aeabi_fadd+0x21c>
 80004e6:	2600      	movs	r6, #0
 80004e8:	2200      	movs	r2, #0
 80004ea:	0273      	lsls	r3, r6, #9
 80004ec:	0a5b      	lsrs	r3, r3, #9
 80004ee:	b2e4      	uxtb	r4, r4
 80004f0:	e79a      	b.n	8000428 <__aeabi_fadd+0x98>
 80004f2:	0014      	movs	r4, r2
 80004f4:	e787      	b.n	8000406 <__aeabi_fadd+0x76>
 80004f6:	2f00      	cmp	r7, #0
 80004f8:	d04d      	beq.n	8000596 <__aeabi_fadd+0x206>
 80004fa:	1e48      	subs	r0, r1, #1
 80004fc:	2800      	cmp	r0, #0
 80004fe:	d157      	bne.n	80005b0 <__aeabi_fadd+0x220>
 8000500:	4463      	add	r3, ip
 8000502:	2401      	movs	r4, #1
 8000504:	015a      	lsls	r2, r3, #5
 8000506:	d5af      	bpl.n	8000468 <__aeabi_fadd+0xd8>
 8000508:	2402      	movs	r4, #2
 800050a:	e7dd      	b.n	80004c8 <__aeabi_fadd+0x138>
 800050c:	2a00      	cmp	r2, #0
 800050e:	d124      	bne.n	800055a <__aeabi_fadd+0x1ca>
 8000510:	1c62      	adds	r2, r4, #1
 8000512:	b2d2      	uxtb	r2, r2
 8000514:	2a01      	cmp	r2, #1
 8000516:	ddde      	ble.n	80004d6 <__aeabi_fadd+0x146>
 8000518:	1bde      	subs	r6, r3, r7
 800051a:	0172      	lsls	r2, r6, #5
 800051c:	d535      	bpl.n	800058a <__aeabi_fadd+0x1fa>
 800051e:	1afe      	subs	r6, r7, r3
 8000520:	000d      	movs	r5, r1
 8000522:	e75c      	b.n	80003de <__aeabi_fadd+0x4e>
 8000524:	002a      	movs	r2, r5
 8000526:	2300      	movs	r3, #0
 8000528:	e77e      	b.n	8000428 <__aeabi_fadd+0x98>
 800052a:	0033      	movs	r3, r6
 800052c:	4a60      	ldr	r2, [pc, #384]	; (80006b0 <__aeabi_fadd+0x320>)
 800052e:	1a24      	subs	r4, r4, r0
 8000530:	4013      	ands	r3, r2
 8000532:	e768      	b.n	8000406 <__aeabi_fadd+0x76>
 8000534:	2900      	cmp	r1, #0
 8000536:	d163      	bne.n	8000600 <__aeabi_fadd+0x270>
 8000538:	1c61      	adds	r1, r4, #1
 800053a:	b2c8      	uxtb	r0, r1
 800053c:	2801      	cmp	r0, #1
 800053e:	dd4e      	ble.n	80005de <__aeabi_fadd+0x24e>
 8000540:	29ff      	cmp	r1, #255	; 0xff
 8000542:	d049      	beq.n	80005d8 <__aeabi_fadd+0x248>
 8000544:	4463      	add	r3, ip
 8000546:	085b      	lsrs	r3, r3, #1
 8000548:	000c      	movs	r4, r1
 800054a:	e75c      	b.n	8000406 <__aeabi_fadd+0x76>
 800054c:	2aff      	cmp	r2, #255	; 0xff
 800054e:	d041      	beq.n	80005d4 <__aeabi_fadd+0x244>
 8000550:	000a      	movs	r2, r1
 8000552:	e779      	b.n	8000448 <__aeabi_fadd+0xb8>
 8000554:	2201      	movs	r2, #1
 8000556:	1a9b      	subs	r3, r3, r2
 8000558:	e784      	b.n	8000464 <__aeabi_fadd+0xd4>
 800055a:	2c00      	cmp	r4, #0
 800055c:	d01d      	beq.n	800059a <__aeabi_fadd+0x20a>
 800055e:	28ff      	cmp	r0, #255	; 0xff
 8000560:	d022      	beq.n	80005a8 <__aeabi_fadd+0x218>
 8000562:	2480      	movs	r4, #128	; 0x80
 8000564:	04e4      	lsls	r4, r4, #19
 8000566:	4252      	negs	r2, r2
 8000568:	4323      	orrs	r3, r4
 800056a:	2a1b      	cmp	r2, #27
 800056c:	dd00      	ble.n	8000570 <__aeabi_fadd+0x1e0>
 800056e:	e08a      	b.n	8000686 <__aeabi_fadd+0x2f6>
 8000570:	001c      	movs	r4, r3
 8000572:	2520      	movs	r5, #32
 8000574:	40d4      	lsrs	r4, r2
 8000576:	1aaa      	subs	r2, r5, r2
 8000578:	4093      	lsls	r3, r2
 800057a:	1e5a      	subs	r2, r3, #1
 800057c:	4193      	sbcs	r3, r2
 800057e:	4323      	orrs	r3, r4
 8000580:	4662      	mov	r2, ip
 8000582:	0004      	movs	r4, r0
 8000584:	1ad3      	subs	r3, r2, r3
 8000586:	000d      	movs	r5, r1
 8000588:	e725      	b.n	80003d6 <__aeabi_fadd+0x46>
 800058a:	2e00      	cmp	r6, #0
 800058c:	d000      	beq.n	8000590 <__aeabi_fadd+0x200>
 800058e:	e726      	b.n	80003de <__aeabi_fadd+0x4e>
 8000590:	2200      	movs	r2, #0
 8000592:	2400      	movs	r4, #0
 8000594:	e7a9      	b.n	80004ea <__aeabi_fadd+0x15a>
 8000596:	000c      	movs	r4, r1
 8000598:	e735      	b.n	8000406 <__aeabi_fadd+0x76>
 800059a:	2b00      	cmp	r3, #0
 800059c:	d04d      	beq.n	800063a <__aeabi_fadd+0x2aa>
 800059e:	43d2      	mvns	r2, r2
 80005a0:	2a00      	cmp	r2, #0
 80005a2:	d0ed      	beq.n	8000580 <__aeabi_fadd+0x1f0>
 80005a4:	28ff      	cmp	r0, #255	; 0xff
 80005a6:	d1e0      	bne.n	800056a <__aeabi_fadd+0x1da>
 80005a8:	4663      	mov	r3, ip
 80005aa:	24ff      	movs	r4, #255	; 0xff
 80005ac:	000d      	movs	r5, r1
 80005ae:	e72a      	b.n	8000406 <__aeabi_fadd+0x76>
 80005b0:	29ff      	cmp	r1, #255	; 0xff
 80005b2:	d00f      	beq.n	80005d4 <__aeabi_fadd+0x244>
 80005b4:	0001      	movs	r1, r0
 80005b6:	e773      	b.n	80004a0 <__aeabi_fadd+0x110>
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d061      	beq.n	8000680 <__aeabi_fadd+0x2f0>
 80005bc:	24ff      	movs	r4, #255	; 0xff
 80005be:	2f00      	cmp	r7, #0
 80005c0:	d100      	bne.n	80005c4 <__aeabi_fadd+0x234>
 80005c2:	e720      	b.n	8000406 <__aeabi_fadd+0x76>
 80005c4:	2280      	movs	r2, #128	; 0x80
 80005c6:	4641      	mov	r1, r8
 80005c8:	03d2      	lsls	r2, r2, #15
 80005ca:	4211      	tst	r1, r2
 80005cc:	d002      	beq.n	80005d4 <__aeabi_fadd+0x244>
 80005ce:	4216      	tst	r6, r2
 80005d0:	d100      	bne.n	80005d4 <__aeabi_fadd+0x244>
 80005d2:	003b      	movs	r3, r7
 80005d4:	24ff      	movs	r4, #255	; 0xff
 80005d6:	e716      	b.n	8000406 <__aeabi_fadd+0x76>
 80005d8:	24ff      	movs	r4, #255	; 0xff
 80005da:	2300      	movs	r3, #0
 80005dc:	e724      	b.n	8000428 <__aeabi_fadd+0x98>
 80005de:	2c00      	cmp	r4, #0
 80005e0:	d1ea      	bne.n	80005b8 <__aeabi_fadd+0x228>
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d058      	beq.n	8000698 <__aeabi_fadd+0x308>
 80005e6:	2f00      	cmp	r7, #0
 80005e8:	d100      	bne.n	80005ec <__aeabi_fadd+0x25c>
 80005ea:	e70c      	b.n	8000406 <__aeabi_fadd+0x76>
 80005ec:	4463      	add	r3, ip
 80005ee:	015a      	lsls	r2, r3, #5
 80005f0:	d400      	bmi.n	80005f4 <__aeabi_fadd+0x264>
 80005f2:	e739      	b.n	8000468 <__aeabi_fadd+0xd8>
 80005f4:	4a2e      	ldr	r2, [pc, #184]	; (80006b0 <__aeabi_fadd+0x320>)
 80005f6:	000c      	movs	r4, r1
 80005f8:	4013      	ands	r3, r2
 80005fa:	e704      	b.n	8000406 <__aeabi_fadd+0x76>
 80005fc:	2101      	movs	r1, #1
 80005fe:	e75c      	b.n	80004ba <__aeabi_fadd+0x12a>
 8000600:	2c00      	cmp	r4, #0
 8000602:	d11e      	bne.n	8000642 <__aeabi_fadd+0x2b2>
 8000604:	2b00      	cmp	r3, #0
 8000606:	d040      	beq.n	800068a <__aeabi_fadd+0x2fa>
 8000608:	43c9      	mvns	r1, r1
 800060a:	2900      	cmp	r1, #0
 800060c:	d00b      	beq.n	8000626 <__aeabi_fadd+0x296>
 800060e:	28ff      	cmp	r0, #255	; 0xff
 8000610:	d036      	beq.n	8000680 <__aeabi_fadd+0x2f0>
 8000612:	291b      	cmp	r1, #27
 8000614:	dc47      	bgt.n	80006a6 <__aeabi_fadd+0x316>
 8000616:	001c      	movs	r4, r3
 8000618:	2620      	movs	r6, #32
 800061a:	40cc      	lsrs	r4, r1
 800061c:	1a71      	subs	r1, r6, r1
 800061e:	408b      	lsls	r3, r1
 8000620:	1e59      	subs	r1, r3, #1
 8000622:	418b      	sbcs	r3, r1
 8000624:	4323      	orrs	r3, r4
 8000626:	4463      	add	r3, ip
 8000628:	0004      	movs	r4, r0
 800062a:	e747      	b.n	80004bc <__aeabi_fadd+0x12c>
 800062c:	2b00      	cmp	r3, #0
 800062e:	d118      	bne.n	8000662 <__aeabi_fadd+0x2d2>
 8000630:	1e3b      	subs	r3, r7, #0
 8000632:	d02d      	beq.n	8000690 <__aeabi_fadd+0x300>
 8000634:	000d      	movs	r5, r1
 8000636:	24ff      	movs	r4, #255	; 0xff
 8000638:	e6e5      	b.n	8000406 <__aeabi_fadd+0x76>
 800063a:	003b      	movs	r3, r7
 800063c:	0004      	movs	r4, r0
 800063e:	000d      	movs	r5, r1
 8000640:	e6e1      	b.n	8000406 <__aeabi_fadd+0x76>
 8000642:	28ff      	cmp	r0, #255	; 0xff
 8000644:	d01c      	beq.n	8000680 <__aeabi_fadd+0x2f0>
 8000646:	2480      	movs	r4, #128	; 0x80
 8000648:	04e4      	lsls	r4, r4, #19
 800064a:	4249      	negs	r1, r1
 800064c:	4323      	orrs	r3, r4
 800064e:	e7e0      	b.n	8000612 <__aeabi_fadd+0x282>
 8000650:	2f00      	cmp	r7, #0
 8000652:	d100      	bne.n	8000656 <__aeabi_fadd+0x2c6>
 8000654:	e6d7      	b.n	8000406 <__aeabi_fadd+0x76>
 8000656:	1bde      	subs	r6, r3, r7
 8000658:	0172      	lsls	r2, r6, #5
 800065a:	d51f      	bpl.n	800069c <__aeabi_fadd+0x30c>
 800065c:	1afb      	subs	r3, r7, r3
 800065e:	000d      	movs	r5, r1
 8000660:	e6d1      	b.n	8000406 <__aeabi_fadd+0x76>
 8000662:	24ff      	movs	r4, #255	; 0xff
 8000664:	2f00      	cmp	r7, #0
 8000666:	d100      	bne.n	800066a <__aeabi_fadd+0x2da>
 8000668:	e6cd      	b.n	8000406 <__aeabi_fadd+0x76>
 800066a:	2280      	movs	r2, #128	; 0x80
 800066c:	4640      	mov	r0, r8
 800066e:	03d2      	lsls	r2, r2, #15
 8000670:	4210      	tst	r0, r2
 8000672:	d0af      	beq.n	80005d4 <__aeabi_fadd+0x244>
 8000674:	4216      	tst	r6, r2
 8000676:	d1ad      	bne.n	80005d4 <__aeabi_fadd+0x244>
 8000678:	003b      	movs	r3, r7
 800067a:	000d      	movs	r5, r1
 800067c:	24ff      	movs	r4, #255	; 0xff
 800067e:	e6c2      	b.n	8000406 <__aeabi_fadd+0x76>
 8000680:	4663      	mov	r3, ip
 8000682:	24ff      	movs	r4, #255	; 0xff
 8000684:	e6bf      	b.n	8000406 <__aeabi_fadd+0x76>
 8000686:	2301      	movs	r3, #1
 8000688:	e77a      	b.n	8000580 <__aeabi_fadd+0x1f0>
 800068a:	003b      	movs	r3, r7
 800068c:	0004      	movs	r4, r0
 800068e:	e6ba      	b.n	8000406 <__aeabi_fadd+0x76>
 8000690:	2680      	movs	r6, #128	; 0x80
 8000692:	2200      	movs	r2, #0
 8000694:	03f6      	lsls	r6, r6, #15
 8000696:	e6f0      	b.n	800047a <__aeabi_fadd+0xea>
 8000698:	003b      	movs	r3, r7
 800069a:	e6b4      	b.n	8000406 <__aeabi_fadd+0x76>
 800069c:	1e33      	subs	r3, r6, #0
 800069e:	d000      	beq.n	80006a2 <__aeabi_fadd+0x312>
 80006a0:	e6e2      	b.n	8000468 <__aeabi_fadd+0xd8>
 80006a2:	2200      	movs	r2, #0
 80006a4:	e721      	b.n	80004ea <__aeabi_fadd+0x15a>
 80006a6:	2301      	movs	r3, #1
 80006a8:	e7bd      	b.n	8000626 <__aeabi_fadd+0x296>
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	7dffffff 	.word	0x7dffffff
 80006b0:	fbffffff 	.word	0xfbffffff

080006b4 <__aeabi_fdiv>:
 80006b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b6:	4657      	mov	r7, sl
 80006b8:	464e      	mov	r6, r9
 80006ba:	46de      	mov	lr, fp
 80006bc:	4645      	mov	r5, r8
 80006be:	b5e0      	push	{r5, r6, r7, lr}
 80006c0:	0244      	lsls	r4, r0, #9
 80006c2:	0043      	lsls	r3, r0, #1
 80006c4:	0fc6      	lsrs	r6, r0, #31
 80006c6:	b083      	sub	sp, #12
 80006c8:	1c0f      	adds	r7, r1, #0
 80006ca:	0a64      	lsrs	r4, r4, #9
 80006cc:	0e1b      	lsrs	r3, r3, #24
 80006ce:	46b2      	mov	sl, r6
 80006d0:	d053      	beq.n	800077a <__aeabi_fdiv+0xc6>
 80006d2:	2bff      	cmp	r3, #255	; 0xff
 80006d4:	d027      	beq.n	8000726 <__aeabi_fdiv+0x72>
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	00e4      	lsls	r4, r4, #3
 80006da:	04d2      	lsls	r2, r2, #19
 80006dc:	4314      	orrs	r4, r2
 80006de:	227f      	movs	r2, #127	; 0x7f
 80006e0:	4252      	negs	r2, r2
 80006e2:	4690      	mov	r8, r2
 80006e4:	4498      	add	r8, r3
 80006e6:	2300      	movs	r3, #0
 80006e8:	4699      	mov	r9, r3
 80006ea:	469b      	mov	fp, r3
 80006ec:	027d      	lsls	r5, r7, #9
 80006ee:	0078      	lsls	r0, r7, #1
 80006f0:	0ffb      	lsrs	r3, r7, #31
 80006f2:	0a6d      	lsrs	r5, r5, #9
 80006f4:	0e00      	lsrs	r0, r0, #24
 80006f6:	9300      	str	r3, [sp, #0]
 80006f8:	d024      	beq.n	8000744 <__aeabi_fdiv+0x90>
 80006fa:	28ff      	cmp	r0, #255	; 0xff
 80006fc:	d046      	beq.n	800078c <__aeabi_fdiv+0xd8>
 80006fe:	2380      	movs	r3, #128	; 0x80
 8000700:	2100      	movs	r1, #0
 8000702:	00ed      	lsls	r5, r5, #3
 8000704:	04db      	lsls	r3, r3, #19
 8000706:	431d      	orrs	r5, r3
 8000708:	387f      	subs	r0, #127	; 0x7f
 800070a:	4647      	mov	r7, r8
 800070c:	1a38      	subs	r0, r7, r0
 800070e:	464f      	mov	r7, r9
 8000710:	430f      	orrs	r7, r1
 8000712:	00bf      	lsls	r7, r7, #2
 8000714:	46b9      	mov	r9, r7
 8000716:	0033      	movs	r3, r6
 8000718:	9a00      	ldr	r2, [sp, #0]
 800071a:	4f87      	ldr	r7, [pc, #540]	; (8000938 <__aeabi_fdiv+0x284>)
 800071c:	4053      	eors	r3, r2
 800071e:	464a      	mov	r2, r9
 8000720:	58ba      	ldr	r2, [r7, r2]
 8000722:	9301      	str	r3, [sp, #4]
 8000724:	4697      	mov	pc, r2
 8000726:	2c00      	cmp	r4, #0
 8000728:	d14e      	bne.n	80007c8 <__aeabi_fdiv+0x114>
 800072a:	2308      	movs	r3, #8
 800072c:	4699      	mov	r9, r3
 800072e:	33f7      	adds	r3, #247	; 0xf7
 8000730:	4698      	mov	r8, r3
 8000732:	3bfd      	subs	r3, #253	; 0xfd
 8000734:	469b      	mov	fp, r3
 8000736:	027d      	lsls	r5, r7, #9
 8000738:	0078      	lsls	r0, r7, #1
 800073a:	0ffb      	lsrs	r3, r7, #31
 800073c:	0a6d      	lsrs	r5, r5, #9
 800073e:	0e00      	lsrs	r0, r0, #24
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	d1da      	bne.n	80006fa <__aeabi_fdiv+0x46>
 8000744:	2d00      	cmp	r5, #0
 8000746:	d126      	bne.n	8000796 <__aeabi_fdiv+0xe2>
 8000748:	2000      	movs	r0, #0
 800074a:	2101      	movs	r1, #1
 800074c:	0033      	movs	r3, r6
 800074e:	9a00      	ldr	r2, [sp, #0]
 8000750:	4f7a      	ldr	r7, [pc, #488]	; (800093c <__aeabi_fdiv+0x288>)
 8000752:	4053      	eors	r3, r2
 8000754:	4642      	mov	r2, r8
 8000756:	1a10      	subs	r0, r2, r0
 8000758:	464a      	mov	r2, r9
 800075a:	430a      	orrs	r2, r1
 800075c:	0092      	lsls	r2, r2, #2
 800075e:	58ba      	ldr	r2, [r7, r2]
 8000760:	001d      	movs	r5, r3
 8000762:	4697      	mov	pc, r2
 8000764:	9b00      	ldr	r3, [sp, #0]
 8000766:	002c      	movs	r4, r5
 8000768:	469a      	mov	sl, r3
 800076a:	468b      	mov	fp, r1
 800076c:	465b      	mov	r3, fp
 800076e:	2b02      	cmp	r3, #2
 8000770:	d131      	bne.n	80007d6 <__aeabi_fdiv+0x122>
 8000772:	4653      	mov	r3, sl
 8000774:	21ff      	movs	r1, #255	; 0xff
 8000776:	2400      	movs	r4, #0
 8000778:	e038      	b.n	80007ec <__aeabi_fdiv+0x138>
 800077a:	2c00      	cmp	r4, #0
 800077c:	d117      	bne.n	80007ae <__aeabi_fdiv+0xfa>
 800077e:	2304      	movs	r3, #4
 8000780:	4699      	mov	r9, r3
 8000782:	2300      	movs	r3, #0
 8000784:	4698      	mov	r8, r3
 8000786:	3301      	adds	r3, #1
 8000788:	469b      	mov	fp, r3
 800078a:	e7af      	b.n	80006ec <__aeabi_fdiv+0x38>
 800078c:	20ff      	movs	r0, #255	; 0xff
 800078e:	2d00      	cmp	r5, #0
 8000790:	d10b      	bne.n	80007aa <__aeabi_fdiv+0xf6>
 8000792:	2102      	movs	r1, #2
 8000794:	e7da      	b.n	800074c <__aeabi_fdiv+0x98>
 8000796:	0028      	movs	r0, r5
 8000798:	f002 f870 	bl	800287c <__clzsi2>
 800079c:	1f43      	subs	r3, r0, #5
 800079e:	409d      	lsls	r5, r3
 80007a0:	2376      	movs	r3, #118	; 0x76
 80007a2:	425b      	negs	r3, r3
 80007a4:	1a18      	subs	r0, r3, r0
 80007a6:	2100      	movs	r1, #0
 80007a8:	e7af      	b.n	800070a <__aeabi_fdiv+0x56>
 80007aa:	2103      	movs	r1, #3
 80007ac:	e7ad      	b.n	800070a <__aeabi_fdiv+0x56>
 80007ae:	0020      	movs	r0, r4
 80007b0:	f002 f864 	bl	800287c <__clzsi2>
 80007b4:	1f43      	subs	r3, r0, #5
 80007b6:	409c      	lsls	r4, r3
 80007b8:	2376      	movs	r3, #118	; 0x76
 80007ba:	425b      	negs	r3, r3
 80007bc:	1a1b      	subs	r3, r3, r0
 80007be:	4698      	mov	r8, r3
 80007c0:	2300      	movs	r3, #0
 80007c2:	4699      	mov	r9, r3
 80007c4:	469b      	mov	fp, r3
 80007c6:	e791      	b.n	80006ec <__aeabi_fdiv+0x38>
 80007c8:	230c      	movs	r3, #12
 80007ca:	4699      	mov	r9, r3
 80007cc:	33f3      	adds	r3, #243	; 0xf3
 80007ce:	4698      	mov	r8, r3
 80007d0:	3bfc      	subs	r3, #252	; 0xfc
 80007d2:	469b      	mov	fp, r3
 80007d4:	e78a      	b.n	80006ec <__aeabi_fdiv+0x38>
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	d100      	bne.n	80007dc <__aeabi_fdiv+0x128>
 80007da:	e0a5      	b.n	8000928 <__aeabi_fdiv+0x274>
 80007dc:	4655      	mov	r5, sl
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d000      	beq.n	80007e4 <__aeabi_fdiv+0x130>
 80007e2:	e081      	b.n	80008e8 <__aeabi_fdiv+0x234>
 80007e4:	2301      	movs	r3, #1
 80007e6:	2100      	movs	r1, #0
 80007e8:	2400      	movs	r4, #0
 80007ea:	402b      	ands	r3, r5
 80007ec:	0264      	lsls	r4, r4, #9
 80007ee:	05c9      	lsls	r1, r1, #23
 80007f0:	0a60      	lsrs	r0, r4, #9
 80007f2:	07db      	lsls	r3, r3, #31
 80007f4:	4308      	orrs	r0, r1
 80007f6:	4318      	orrs	r0, r3
 80007f8:	b003      	add	sp, #12
 80007fa:	bc3c      	pop	{r2, r3, r4, r5}
 80007fc:	4690      	mov	r8, r2
 80007fe:	4699      	mov	r9, r3
 8000800:	46a2      	mov	sl, r4
 8000802:	46ab      	mov	fp, r5
 8000804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000806:	2480      	movs	r4, #128	; 0x80
 8000808:	2300      	movs	r3, #0
 800080a:	03e4      	lsls	r4, r4, #15
 800080c:	21ff      	movs	r1, #255	; 0xff
 800080e:	e7ed      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000810:	21ff      	movs	r1, #255	; 0xff
 8000812:	2400      	movs	r4, #0
 8000814:	e7ea      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000816:	2301      	movs	r3, #1
 8000818:	1a59      	subs	r1, r3, r1
 800081a:	291b      	cmp	r1, #27
 800081c:	dd66      	ble.n	80008ec <__aeabi_fdiv+0x238>
 800081e:	9a01      	ldr	r2, [sp, #4]
 8000820:	4013      	ands	r3, r2
 8000822:	2100      	movs	r1, #0
 8000824:	2400      	movs	r4, #0
 8000826:	e7e1      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000828:	2380      	movs	r3, #128	; 0x80
 800082a:	03db      	lsls	r3, r3, #15
 800082c:	421c      	tst	r4, r3
 800082e:	d038      	beq.n	80008a2 <__aeabi_fdiv+0x1ee>
 8000830:	421d      	tst	r5, r3
 8000832:	d051      	beq.n	80008d8 <__aeabi_fdiv+0x224>
 8000834:	431c      	orrs	r4, r3
 8000836:	0264      	lsls	r4, r4, #9
 8000838:	0a64      	lsrs	r4, r4, #9
 800083a:	0033      	movs	r3, r6
 800083c:	21ff      	movs	r1, #255	; 0xff
 800083e:	e7d5      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000840:	0163      	lsls	r3, r4, #5
 8000842:	016c      	lsls	r4, r5, #5
 8000844:	42a3      	cmp	r3, r4
 8000846:	d23b      	bcs.n	80008c0 <__aeabi_fdiv+0x20c>
 8000848:	261b      	movs	r6, #27
 800084a:	2100      	movs	r1, #0
 800084c:	3801      	subs	r0, #1
 800084e:	2501      	movs	r5, #1
 8000850:	001f      	movs	r7, r3
 8000852:	0049      	lsls	r1, r1, #1
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	2f00      	cmp	r7, #0
 8000858:	db01      	blt.n	800085e <__aeabi_fdiv+0x1aa>
 800085a:	429c      	cmp	r4, r3
 800085c:	d801      	bhi.n	8000862 <__aeabi_fdiv+0x1ae>
 800085e:	1b1b      	subs	r3, r3, r4
 8000860:	4329      	orrs	r1, r5
 8000862:	3e01      	subs	r6, #1
 8000864:	2e00      	cmp	r6, #0
 8000866:	d1f3      	bne.n	8000850 <__aeabi_fdiv+0x19c>
 8000868:	001c      	movs	r4, r3
 800086a:	1e63      	subs	r3, r4, #1
 800086c:	419c      	sbcs	r4, r3
 800086e:	430c      	orrs	r4, r1
 8000870:	0001      	movs	r1, r0
 8000872:	317f      	adds	r1, #127	; 0x7f
 8000874:	2900      	cmp	r1, #0
 8000876:	ddce      	ble.n	8000816 <__aeabi_fdiv+0x162>
 8000878:	0763      	lsls	r3, r4, #29
 800087a:	d004      	beq.n	8000886 <__aeabi_fdiv+0x1d2>
 800087c:	230f      	movs	r3, #15
 800087e:	4023      	ands	r3, r4
 8000880:	2b04      	cmp	r3, #4
 8000882:	d000      	beq.n	8000886 <__aeabi_fdiv+0x1d2>
 8000884:	3404      	adds	r4, #4
 8000886:	0123      	lsls	r3, r4, #4
 8000888:	d503      	bpl.n	8000892 <__aeabi_fdiv+0x1de>
 800088a:	0001      	movs	r1, r0
 800088c:	4b2c      	ldr	r3, [pc, #176]	; (8000940 <__aeabi_fdiv+0x28c>)
 800088e:	3180      	adds	r1, #128	; 0x80
 8000890:	401c      	ands	r4, r3
 8000892:	29fe      	cmp	r1, #254	; 0xfe
 8000894:	dd0d      	ble.n	80008b2 <__aeabi_fdiv+0x1fe>
 8000896:	2301      	movs	r3, #1
 8000898:	9a01      	ldr	r2, [sp, #4]
 800089a:	21ff      	movs	r1, #255	; 0xff
 800089c:	4013      	ands	r3, r2
 800089e:	2400      	movs	r4, #0
 80008a0:	e7a4      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008a2:	2380      	movs	r3, #128	; 0x80
 80008a4:	03db      	lsls	r3, r3, #15
 80008a6:	431c      	orrs	r4, r3
 80008a8:	0264      	lsls	r4, r4, #9
 80008aa:	0a64      	lsrs	r4, r4, #9
 80008ac:	0033      	movs	r3, r6
 80008ae:	21ff      	movs	r1, #255	; 0xff
 80008b0:	e79c      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008b2:	2301      	movs	r3, #1
 80008b4:	9a01      	ldr	r2, [sp, #4]
 80008b6:	01a4      	lsls	r4, r4, #6
 80008b8:	0a64      	lsrs	r4, r4, #9
 80008ba:	b2c9      	uxtb	r1, r1
 80008bc:	4013      	ands	r3, r2
 80008be:	e795      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008c0:	1b1b      	subs	r3, r3, r4
 80008c2:	261a      	movs	r6, #26
 80008c4:	2101      	movs	r1, #1
 80008c6:	e7c2      	b.n	800084e <__aeabi_fdiv+0x19a>
 80008c8:	9b00      	ldr	r3, [sp, #0]
 80008ca:	468b      	mov	fp, r1
 80008cc:	469a      	mov	sl, r3
 80008ce:	2400      	movs	r4, #0
 80008d0:	e74c      	b.n	800076c <__aeabi_fdiv+0xb8>
 80008d2:	0263      	lsls	r3, r4, #9
 80008d4:	d5e5      	bpl.n	80008a2 <__aeabi_fdiv+0x1ee>
 80008d6:	2500      	movs	r5, #0
 80008d8:	2480      	movs	r4, #128	; 0x80
 80008da:	03e4      	lsls	r4, r4, #15
 80008dc:	432c      	orrs	r4, r5
 80008de:	0264      	lsls	r4, r4, #9
 80008e0:	0a64      	lsrs	r4, r4, #9
 80008e2:	9b00      	ldr	r3, [sp, #0]
 80008e4:	21ff      	movs	r1, #255	; 0xff
 80008e6:	e781      	b.n	80007ec <__aeabi_fdiv+0x138>
 80008e8:	9501      	str	r5, [sp, #4]
 80008ea:	e7c1      	b.n	8000870 <__aeabi_fdiv+0x1bc>
 80008ec:	0023      	movs	r3, r4
 80008ee:	2020      	movs	r0, #32
 80008f0:	40cb      	lsrs	r3, r1
 80008f2:	1a41      	subs	r1, r0, r1
 80008f4:	408c      	lsls	r4, r1
 80008f6:	1e61      	subs	r1, r4, #1
 80008f8:	418c      	sbcs	r4, r1
 80008fa:	431c      	orrs	r4, r3
 80008fc:	0763      	lsls	r3, r4, #29
 80008fe:	d004      	beq.n	800090a <__aeabi_fdiv+0x256>
 8000900:	230f      	movs	r3, #15
 8000902:	4023      	ands	r3, r4
 8000904:	2b04      	cmp	r3, #4
 8000906:	d000      	beq.n	800090a <__aeabi_fdiv+0x256>
 8000908:	3404      	adds	r4, #4
 800090a:	0163      	lsls	r3, r4, #5
 800090c:	d505      	bpl.n	800091a <__aeabi_fdiv+0x266>
 800090e:	2301      	movs	r3, #1
 8000910:	9a01      	ldr	r2, [sp, #4]
 8000912:	2101      	movs	r1, #1
 8000914:	4013      	ands	r3, r2
 8000916:	2400      	movs	r4, #0
 8000918:	e768      	b.n	80007ec <__aeabi_fdiv+0x138>
 800091a:	2301      	movs	r3, #1
 800091c:	9a01      	ldr	r2, [sp, #4]
 800091e:	01a4      	lsls	r4, r4, #6
 8000920:	0a64      	lsrs	r4, r4, #9
 8000922:	4013      	ands	r3, r2
 8000924:	2100      	movs	r1, #0
 8000926:	e761      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000928:	2380      	movs	r3, #128	; 0x80
 800092a:	03db      	lsls	r3, r3, #15
 800092c:	431c      	orrs	r4, r3
 800092e:	0264      	lsls	r4, r4, #9
 8000930:	0a64      	lsrs	r4, r4, #9
 8000932:	4653      	mov	r3, sl
 8000934:	21ff      	movs	r1, #255	; 0xff
 8000936:	e759      	b.n	80007ec <__aeabi_fdiv+0x138>
 8000938:	0800d960 	.word	0x0800d960
 800093c:	0800d9a0 	.word	0x0800d9a0
 8000940:	f7ffffff 	.word	0xf7ffffff

08000944 <__eqsf2>:
 8000944:	b570      	push	{r4, r5, r6, lr}
 8000946:	0042      	lsls	r2, r0, #1
 8000948:	0245      	lsls	r5, r0, #9
 800094a:	024e      	lsls	r6, r1, #9
 800094c:	004c      	lsls	r4, r1, #1
 800094e:	0fc3      	lsrs	r3, r0, #31
 8000950:	0a6d      	lsrs	r5, r5, #9
 8000952:	0e12      	lsrs	r2, r2, #24
 8000954:	0a76      	lsrs	r6, r6, #9
 8000956:	0e24      	lsrs	r4, r4, #24
 8000958:	0fc9      	lsrs	r1, r1, #31
 800095a:	2001      	movs	r0, #1
 800095c:	2aff      	cmp	r2, #255	; 0xff
 800095e:	d006      	beq.n	800096e <__eqsf2+0x2a>
 8000960:	2cff      	cmp	r4, #255	; 0xff
 8000962:	d003      	beq.n	800096c <__eqsf2+0x28>
 8000964:	42a2      	cmp	r2, r4
 8000966:	d101      	bne.n	800096c <__eqsf2+0x28>
 8000968:	42b5      	cmp	r5, r6
 800096a:	d006      	beq.n	800097a <__eqsf2+0x36>
 800096c:	bd70      	pop	{r4, r5, r6, pc}
 800096e:	2d00      	cmp	r5, #0
 8000970:	d1fc      	bne.n	800096c <__eqsf2+0x28>
 8000972:	2cff      	cmp	r4, #255	; 0xff
 8000974:	d1fa      	bne.n	800096c <__eqsf2+0x28>
 8000976:	2e00      	cmp	r6, #0
 8000978:	d1f8      	bne.n	800096c <__eqsf2+0x28>
 800097a:	428b      	cmp	r3, r1
 800097c:	d006      	beq.n	800098c <__eqsf2+0x48>
 800097e:	2001      	movs	r0, #1
 8000980:	2a00      	cmp	r2, #0
 8000982:	d1f3      	bne.n	800096c <__eqsf2+0x28>
 8000984:	0028      	movs	r0, r5
 8000986:	1e45      	subs	r5, r0, #1
 8000988:	41a8      	sbcs	r0, r5
 800098a:	e7ef      	b.n	800096c <__eqsf2+0x28>
 800098c:	2000      	movs	r0, #0
 800098e:	e7ed      	b.n	800096c <__eqsf2+0x28>

08000990 <__gesf2>:
 8000990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000992:	0042      	lsls	r2, r0, #1
 8000994:	0245      	lsls	r5, r0, #9
 8000996:	024c      	lsls	r4, r1, #9
 8000998:	0fc3      	lsrs	r3, r0, #31
 800099a:	0048      	lsls	r0, r1, #1
 800099c:	0a6d      	lsrs	r5, r5, #9
 800099e:	0e12      	lsrs	r2, r2, #24
 80009a0:	0a64      	lsrs	r4, r4, #9
 80009a2:	0e00      	lsrs	r0, r0, #24
 80009a4:	0fc9      	lsrs	r1, r1, #31
 80009a6:	2aff      	cmp	r2, #255	; 0xff
 80009a8:	d01e      	beq.n	80009e8 <__gesf2+0x58>
 80009aa:	28ff      	cmp	r0, #255	; 0xff
 80009ac:	d021      	beq.n	80009f2 <__gesf2+0x62>
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	d10a      	bne.n	80009c8 <__gesf2+0x38>
 80009b2:	426e      	negs	r6, r5
 80009b4:	416e      	adcs	r6, r5
 80009b6:	b2f6      	uxtb	r6, r6
 80009b8:	2800      	cmp	r0, #0
 80009ba:	d10f      	bne.n	80009dc <__gesf2+0x4c>
 80009bc:	2c00      	cmp	r4, #0
 80009be:	d10d      	bne.n	80009dc <__gesf2+0x4c>
 80009c0:	2000      	movs	r0, #0
 80009c2:	2d00      	cmp	r5, #0
 80009c4:	d009      	beq.n	80009da <__gesf2+0x4a>
 80009c6:	e005      	b.n	80009d4 <__gesf2+0x44>
 80009c8:	2800      	cmp	r0, #0
 80009ca:	d101      	bne.n	80009d0 <__gesf2+0x40>
 80009cc:	2c00      	cmp	r4, #0
 80009ce:	d001      	beq.n	80009d4 <__gesf2+0x44>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d011      	beq.n	80009f8 <__gesf2+0x68>
 80009d4:	2101      	movs	r1, #1
 80009d6:	4258      	negs	r0, r3
 80009d8:	4308      	orrs	r0, r1
 80009da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009dc:	2e00      	cmp	r6, #0
 80009de:	d0f7      	beq.n	80009d0 <__gesf2+0x40>
 80009e0:	2001      	movs	r0, #1
 80009e2:	3901      	subs	r1, #1
 80009e4:	4308      	orrs	r0, r1
 80009e6:	e7f8      	b.n	80009da <__gesf2+0x4a>
 80009e8:	2d00      	cmp	r5, #0
 80009ea:	d0de      	beq.n	80009aa <__gesf2+0x1a>
 80009ec:	2002      	movs	r0, #2
 80009ee:	4240      	negs	r0, r0
 80009f0:	e7f3      	b.n	80009da <__gesf2+0x4a>
 80009f2:	2c00      	cmp	r4, #0
 80009f4:	d0db      	beq.n	80009ae <__gesf2+0x1e>
 80009f6:	e7f9      	b.n	80009ec <__gesf2+0x5c>
 80009f8:	4282      	cmp	r2, r0
 80009fa:	dceb      	bgt.n	80009d4 <__gesf2+0x44>
 80009fc:	db04      	blt.n	8000a08 <__gesf2+0x78>
 80009fe:	42a5      	cmp	r5, r4
 8000a00:	d8e8      	bhi.n	80009d4 <__gesf2+0x44>
 8000a02:	2000      	movs	r0, #0
 8000a04:	42a5      	cmp	r5, r4
 8000a06:	d2e8      	bcs.n	80009da <__gesf2+0x4a>
 8000a08:	2101      	movs	r1, #1
 8000a0a:	1e58      	subs	r0, r3, #1
 8000a0c:	4308      	orrs	r0, r1
 8000a0e:	e7e4      	b.n	80009da <__gesf2+0x4a>

08000a10 <__lesf2>:
 8000a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a12:	0042      	lsls	r2, r0, #1
 8000a14:	024d      	lsls	r5, r1, #9
 8000a16:	004c      	lsls	r4, r1, #1
 8000a18:	0246      	lsls	r6, r0, #9
 8000a1a:	0a76      	lsrs	r6, r6, #9
 8000a1c:	0e12      	lsrs	r2, r2, #24
 8000a1e:	0fc3      	lsrs	r3, r0, #31
 8000a20:	0a6d      	lsrs	r5, r5, #9
 8000a22:	0e24      	lsrs	r4, r4, #24
 8000a24:	0fc9      	lsrs	r1, r1, #31
 8000a26:	2aff      	cmp	r2, #255	; 0xff
 8000a28:	d016      	beq.n	8000a58 <__lesf2+0x48>
 8000a2a:	2cff      	cmp	r4, #255	; 0xff
 8000a2c:	d018      	beq.n	8000a60 <__lesf2+0x50>
 8000a2e:	2a00      	cmp	r2, #0
 8000a30:	d10a      	bne.n	8000a48 <__lesf2+0x38>
 8000a32:	4270      	negs	r0, r6
 8000a34:	4170      	adcs	r0, r6
 8000a36:	b2c0      	uxtb	r0, r0
 8000a38:	2c00      	cmp	r4, #0
 8000a3a:	d015      	beq.n	8000a68 <__lesf2+0x58>
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d005      	beq.n	8000a4c <__lesf2+0x3c>
 8000a40:	2001      	movs	r0, #1
 8000a42:	3901      	subs	r1, #1
 8000a44:	4308      	orrs	r0, r1
 8000a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a48:	2c00      	cmp	r4, #0
 8000a4a:	d013      	beq.n	8000a74 <__lesf2+0x64>
 8000a4c:	4299      	cmp	r1, r3
 8000a4e:	d014      	beq.n	8000a7a <__lesf2+0x6a>
 8000a50:	2001      	movs	r0, #1
 8000a52:	425b      	negs	r3, r3
 8000a54:	4318      	orrs	r0, r3
 8000a56:	e7f6      	b.n	8000a46 <__lesf2+0x36>
 8000a58:	2002      	movs	r0, #2
 8000a5a:	2e00      	cmp	r6, #0
 8000a5c:	d1f3      	bne.n	8000a46 <__lesf2+0x36>
 8000a5e:	e7e4      	b.n	8000a2a <__lesf2+0x1a>
 8000a60:	2002      	movs	r0, #2
 8000a62:	2d00      	cmp	r5, #0
 8000a64:	d1ef      	bne.n	8000a46 <__lesf2+0x36>
 8000a66:	e7e2      	b.n	8000a2e <__lesf2+0x1e>
 8000a68:	2d00      	cmp	r5, #0
 8000a6a:	d1e7      	bne.n	8000a3c <__lesf2+0x2c>
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	2e00      	cmp	r6, #0
 8000a70:	d0e9      	beq.n	8000a46 <__lesf2+0x36>
 8000a72:	e7ed      	b.n	8000a50 <__lesf2+0x40>
 8000a74:	2d00      	cmp	r5, #0
 8000a76:	d1e9      	bne.n	8000a4c <__lesf2+0x3c>
 8000a78:	e7ea      	b.n	8000a50 <__lesf2+0x40>
 8000a7a:	42a2      	cmp	r2, r4
 8000a7c:	dc06      	bgt.n	8000a8c <__lesf2+0x7c>
 8000a7e:	dbdf      	blt.n	8000a40 <__lesf2+0x30>
 8000a80:	42ae      	cmp	r6, r5
 8000a82:	d803      	bhi.n	8000a8c <__lesf2+0x7c>
 8000a84:	2000      	movs	r0, #0
 8000a86:	42ae      	cmp	r6, r5
 8000a88:	d3da      	bcc.n	8000a40 <__lesf2+0x30>
 8000a8a:	e7dc      	b.n	8000a46 <__lesf2+0x36>
 8000a8c:	2001      	movs	r0, #1
 8000a8e:	4249      	negs	r1, r1
 8000a90:	4308      	orrs	r0, r1
 8000a92:	e7d8      	b.n	8000a46 <__lesf2+0x36>

08000a94 <__aeabi_fmul>:
 8000a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a96:	4657      	mov	r7, sl
 8000a98:	464e      	mov	r6, r9
 8000a9a:	4645      	mov	r5, r8
 8000a9c:	46de      	mov	lr, fp
 8000a9e:	b5e0      	push	{r5, r6, r7, lr}
 8000aa0:	0247      	lsls	r7, r0, #9
 8000aa2:	0046      	lsls	r6, r0, #1
 8000aa4:	4688      	mov	r8, r1
 8000aa6:	0a7f      	lsrs	r7, r7, #9
 8000aa8:	0e36      	lsrs	r6, r6, #24
 8000aaa:	0fc4      	lsrs	r4, r0, #31
 8000aac:	2e00      	cmp	r6, #0
 8000aae:	d047      	beq.n	8000b40 <__aeabi_fmul+0xac>
 8000ab0:	2eff      	cmp	r6, #255	; 0xff
 8000ab2:	d024      	beq.n	8000afe <__aeabi_fmul+0x6a>
 8000ab4:	00fb      	lsls	r3, r7, #3
 8000ab6:	2780      	movs	r7, #128	; 0x80
 8000ab8:	04ff      	lsls	r7, r7, #19
 8000aba:	431f      	orrs	r7, r3
 8000abc:	2300      	movs	r3, #0
 8000abe:	4699      	mov	r9, r3
 8000ac0:	469a      	mov	sl, r3
 8000ac2:	3e7f      	subs	r6, #127	; 0x7f
 8000ac4:	4643      	mov	r3, r8
 8000ac6:	025d      	lsls	r5, r3, #9
 8000ac8:	0058      	lsls	r0, r3, #1
 8000aca:	0fdb      	lsrs	r3, r3, #31
 8000acc:	0a6d      	lsrs	r5, r5, #9
 8000ace:	0e00      	lsrs	r0, r0, #24
 8000ad0:	4698      	mov	r8, r3
 8000ad2:	d043      	beq.n	8000b5c <__aeabi_fmul+0xc8>
 8000ad4:	28ff      	cmp	r0, #255	; 0xff
 8000ad6:	d03b      	beq.n	8000b50 <__aeabi_fmul+0xbc>
 8000ad8:	00eb      	lsls	r3, r5, #3
 8000ada:	2580      	movs	r5, #128	; 0x80
 8000adc:	2200      	movs	r2, #0
 8000ade:	04ed      	lsls	r5, r5, #19
 8000ae0:	431d      	orrs	r5, r3
 8000ae2:	387f      	subs	r0, #127	; 0x7f
 8000ae4:	1836      	adds	r6, r6, r0
 8000ae6:	1c73      	adds	r3, r6, #1
 8000ae8:	4641      	mov	r1, r8
 8000aea:	469b      	mov	fp, r3
 8000aec:	464b      	mov	r3, r9
 8000aee:	4061      	eors	r1, r4
 8000af0:	4313      	orrs	r3, r2
 8000af2:	2b0f      	cmp	r3, #15
 8000af4:	d864      	bhi.n	8000bc0 <__aeabi_fmul+0x12c>
 8000af6:	4875      	ldr	r0, [pc, #468]	; (8000ccc <__aeabi_fmul+0x238>)
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	58c3      	ldr	r3, [r0, r3]
 8000afc:	469f      	mov	pc, r3
 8000afe:	2f00      	cmp	r7, #0
 8000b00:	d142      	bne.n	8000b88 <__aeabi_fmul+0xf4>
 8000b02:	2308      	movs	r3, #8
 8000b04:	4699      	mov	r9, r3
 8000b06:	3b06      	subs	r3, #6
 8000b08:	26ff      	movs	r6, #255	; 0xff
 8000b0a:	469a      	mov	sl, r3
 8000b0c:	e7da      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b0e:	4641      	mov	r1, r8
 8000b10:	2a02      	cmp	r2, #2
 8000b12:	d028      	beq.n	8000b66 <__aeabi_fmul+0xd2>
 8000b14:	2a03      	cmp	r2, #3
 8000b16:	d100      	bne.n	8000b1a <__aeabi_fmul+0x86>
 8000b18:	e0ce      	b.n	8000cb8 <__aeabi_fmul+0x224>
 8000b1a:	2a01      	cmp	r2, #1
 8000b1c:	d000      	beq.n	8000b20 <__aeabi_fmul+0x8c>
 8000b1e:	e0ac      	b.n	8000c7a <__aeabi_fmul+0x1e6>
 8000b20:	4011      	ands	r1, r2
 8000b22:	2000      	movs	r0, #0
 8000b24:	2200      	movs	r2, #0
 8000b26:	b2cc      	uxtb	r4, r1
 8000b28:	0240      	lsls	r0, r0, #9
 8000b2a:	05d2      	lsls	r2, r2, #23
 8000b2c:	0a40      	lsrs	r0, r0, #9
 8000b2e:	07e4      	lsls	r4, r4, #31
 8000b30:	4310      	orrs	r0, r2
 8000b32:	4320      	orrs	r0, r4
 8000b34:	bc3c      	pop	{r2, r3, r4, r5}
 8000b36:	4690      	mov	r8, r2
 8000b38:	4699      	mov	r9, r3
 8000b3a:	46a2      	mov	sl, r4
 8000b3c:	46ab      	mov	fp, r5
 8000b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b40:	2f00      	cmp	r7, #0
 8000b42:	d115      	bne.n	8000b70 <__aeabi_fmul+0xdc>
 8000b44:	2304      	movs	r3, #4
 8000b46:	4699      	mov	r9, r3
 8000b48:	3b03      	subs	r3, #3
 8000b4a:	2600      	movs	r6, #0
 8000b4c:	469a      	mov	sl, r3
 8000b4e:	e7b9      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b50:	20ff      	movs	r0, #255	; 0xff
 8000b52:	2202      	movs	r2, #2
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	d0c5      	beq.n	8000ae4 <__aeabi_fmul+0x50>
 8000b58:	2203      	movs	r2, #3
 8000b5a:	e7c3      	b.n	8000ae4 <__aeabi_fmul+0x50>
 8000b5c:	2d00      	cmp	r5, #0
 8000b5e:	d119      	bne.n	8000b94 <__aeabi_fmul+0x100>
 8000b60:	2000      	movs	r0, #0
 8000b62:	2201      	movs	r2, #1
 8000b64:	e7be      	b.n	8000ae4 <__aeabi_fmul+0x50>
 8000b66:	2401      	movs	r4, #1
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	400c      	ands	r4, r1
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	e7db      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000b70:	0038      	movs	r0, r7
 8000b72:	f001 fe83 	bl	800287c <__clzsi2>
 8000b76:	2676      	movs	r6, #118	; 0x76
 8000b78:	1f43      	subs	r3, r0, #5
 8000b7a:	409f      	lsls	r7, r3
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	4276      	negs	r6, r6
 8000b80:	1a36      	subs	r6, r6, r0
 8000b82:	4699      	mov	r9, r3
 8000b84:	469a      	mov	sl, r3
 8000b86:	e79d      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b88:	230c      	movs	r3, #12
 8000b8a:	4699      	mov	r9, r3
 8000b8c:	3b09      	subs	r3, #9
 8000b8e:	26ff      	movs	r6, #255	; 0xff
 8000b90:	469a      	mov	sl, r3
 8000b92:	e797      	b.n	8000ac4 <__aeabi_fmul+0x30>
 8000b94:	0028      	movs	r0, r5
 8000b96:	f001 fe71 	bl	800287c <__clzsi2>
 8000b9a:	1f43      	subs	r3, r0, #5
 8000b9c:	409d      	lsls	r5, r3
 8000b9e:	2376      	movs	r3, #118	; 0x76
 8000ba0:	425b      	negs	r3, r3
 8000ba2:	1a18      	subs	r0, r3, r0
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	e79d      	b.n	8000ae4 <__aeabi_fmul+0x50>
 8000ba8:	2080      	movs	r0, #128	; 0x80
 8000baa:	2400      	movs	r4, #0
 8000bac:	03c0      	lsls	r0, r0, #15
 8000bae:	22ff      	movs	r2, #255	; 0xff
 8000bb0:	e7ba      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000bb2:	003d      	movs	r5, r7
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	e7ab      	b.n	8000b10 <__aeabi_fmul+0x7c>
 8000bb8:	003d      	movs	r5, r7
 8000bba:	0021      	movs	r1, r4
 8000bbc:	4652      	mov	r2, sl
 8000bbe:	e7a7      	b.n	8000b10 <__aeabi_fmul+0x7c>
 8000bc0:	0c3b      	lsrs	r3, r7, #16
 8000bc2:	469c      	mov	ip, r3
 8000bc4:	042a      	lsls	r2, r5, #16
 8000bc6:	0c12      	lsrs	r2, r2, #16
 8000bc8:	0c2b      	lsrs	r3, r5, #16
 8000bca:	0014      	movs	r4, r2
 8000bcc:	4660      	mov	r0, ip
 8000bce:	4665      	mov	r5, ip
 8000bd0:	043f      	lsls	r7, r7, #16
 8000bd2:	0c3f      	lsrs	r7, r7, #16
 8000bd4:	437c      	muls	r4, r7
 8000bd6:	4342      	muls	r2, r0
 8000bd8:	435d      	muls	r5, r3
 8000bda:	437b      	muls	r3, r7
 8000bdc:	0c27      	lsrs	r7, r4, #16
 8000bde:	189b      	adds	r3, r3, r2
 8000be0:	18ff      	adds	r7, r7, r3
 8000be2:	42ba      	cmp	r2, r7
 8000be4:	d903      	bls.n	8000bee <__aeabi_fmul+0x15a>
 8000be6:	2380      	movs	r3, #128	; 0x80
 8000be8:	025b      	lsls	r3, r3, #9
 8000bea:	469c      	mov	ip, r3
 8000bec:	4465      	add	r5, ip
 8000bee:	0424      	lsls	r4, r4, #16
 8000bf0:	043a      	lsls	r2, r7, #16
 8000bf2:	0c24      	lsrs	r4, r4, #16
 8000bf4:	1912      	adds	r2, r2, r4
 8000bf6:	0193      	lsls	r3, r2, #6
 8000bf8:	1e5c      	subs	r4, r3, #1
 8000bfa:	41a3      	sbcs	r3, r4
 8000bfc:	0c3f      	lsrs	r7, r7, #16
 8000bfe:	0e92      	lsrs	r2, r2, #26
 8000c00:	197d      	adds	r5, r7, r5
 8000c02:	431a      	orrs	r2, r3
 8000c04:	01ad      	lsls	r5, r5, #6
 8000c06:	4315      	orrs	r5, r2
 8000c08:	012b      	lsls	r3, r5, #4
 8000c0a:	d504      	bpl.n	8000c16 <__aeabi_fmul+0x182>
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	465e      	mov	r6, fp
 8000c10:	086a      	lsrs	r2, r5, #1
 8000c12:	401d      	ands	r5, r3
 8000c14:	4315      	orrs	r5, r2
 8000c16:	0032      	movs	r2, r6
 8000c18:	327f      	adds	r2, #127	; 0x7f
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	dd25      	ble.n	8000c6a <__aeabi_fmul+0x1d6>
 8000c1e:	076b      	lsls	r3, r5, #29
 8000c20:	d004      	beq.n	8000c2c <__aeabi_fmul+0x198>
 8000c22:	230f      	movs	r3, #15
 8000c24:	402b      	ands	r3, r5
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	d000      	beq.n	8000c2c <__aeabi_fmul+0x198>
 8000c2a:	3504      	adds	r5, #4
 8000c2c:	012b      	lsls	r3, r5, #4
 8000c2e:	d503      	bpl.n	8000c38 <__aeabi_fmul+0x1a4>
 8000c30:	0032      	movs	r2, r6
 8000c32:	4b27      	ldr	r3, [pc, #156]	; (8000cd0 <__aeabi_fmul+0x23c>)
 8000c34:	3280      	adds	r2, #128	; 0x80
 8000c36:	401d      	ands	r5, r3
 8000c38:	2afe      	cmp	r2, #254	; 0xfe
 8000c3a:	dc94      	bgt.n	8000b66 <__aeabi_fmul+0xd2>
 8000c3c:	2401      	movs	r4, #1
 8000c3e:	01a8      	lsls	r0, r5, #6
 8000c40:	0a40      	lsrs	r0, r0, #9
 8000c42:	b2d2      	uxtb	r2, r2
 8000c44:	400c      	ands	r4, r1
 8000c46:	e76f      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c48:	2080      	movs	r0, #128	; 0x80
 8000c4a:	03c0      	lsls	r0, r0, #15
 8000c4c:	4207      	tst	r7, r0
 8000c4e:	d007      	beq.n	8000c60 <__aeabi_fmul+0x1cc>
 8000c50:	4205      	tst	r5, r0
 8000c52:	d105      	bne.n	8000c60 <__aeabi_fmul+0x1cc>
 8000c54:	4328      	orrs	r0, r5
 8000c56:	0240      	lsls	r0, r0, #9
 8000c58:	0a40      	lsrs	r0, r0, #9
 8000c5a:	4644      	mov	r4, r8
 8000c5c:	22ff      	movs	r2, #255	; 0xff
 8000c5e:	e763      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c60:	4338      	orrs	r0, r7
 8000c62:	0240      	lsls	r0, r0, #9
 8000c64:	0a40      	lsrs	r0, r0, #9
 8000c66:	22ff      	movs	r2, #255	; 0xff
 8000c68:	e75e      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c6a:	2401      	movs	r4, #1
 8000c6c:	1aa3      	subs	r3, r4, r2
 8000c6e:	2b1b      	cmp	r3, #27
 8000c70:	dd05      	ble.n	8000c7e <__aeabi_fmul+0x1ea>
 8000c72:	400c      	ands	r4, r1
 8000c74:	2200      	movs	r2, #0
 8000c76:	2000      	movs	r0, #0
 8000c78:	e756      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000c7a:	465e      	mov	r6, fp
 8000c7c:	e7cb      	b.n	8000c16 <__aeabi_fmul+0x182>
 8000c7e:	002a      	movs	r2, r5
 8000c80:	2020      	movs	r0, #32
 8000c82:	40da      	lsrs	r2, r3
 8000c84:	1ac3      	subs	r3, r0, r3
 8000c86:	409d      	lsls	r5, r3
 8000c88:	002b      	movs	r3, r5
 8000c8a:	1e5d      	subs	r5, r3, #1
 8000c8c:	41ab      	sbcs	r3, r5
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	075a      	lsls	r2, r3, #29
 8000c92:	d004      	beq.n	8000c9e <__aeabi_fmul+0x20a>
 8000c94:	220f      	movs	r2, #15
 8000c96:	401a      	ands	r2, r3
 8000c98:	2a04      	cmp	r2, #4
 8000c9a:	d000      	beq.n	8000c9e <__aeabi_fmul+0x20a>
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	015a      	lsls	r2, r3, #5
 8000ca0:	d504      	bpl.n	8000cac <__aeabi_fmul+0x218>
 8000ca2:	2401      	movs	r4, #1
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	400c      	ands	r4, r1
 8000ca8:	2000      	movs	r0, #0
 8000caa:	e73d      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000cac:	2401      	movs	r4, #1
 8000cae:	019b      	lsls	r3, r3, #6
 8000cb0:	0a58      	lsrs	r0, r3, #9
 8000cb2:	400c      	ands	r4, r1
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e737      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000cb8:	2080      	movs	r0, #128	; 0x80
 8000cba:	2401      	movs	r4, #1
 8000cbc:	03c0      	lsls	r0, r0, #15
 8000cbe:	4328      	orrs	r0, r5
 8000cc0:	0240      	lsls	r0, r0, #9
 8000cc2:	0a40      	lsrs	r0, r0, #9
 8000cc4:	400c      	ands	r4, r1
 8000cc6:	22ff      	movs	r2, #255	; 0xff
 8000cc8:	e72e      	b.n	8000b28 <__aeabi_fmul+0x94>
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	0800d9e0 	.word	0x0800d9e0
 8000cd0:	f7ffffff 	.word	0xf7ffffff

08000cd4 <__aeabi_fsub>:
 8000cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cd6:	464f      	mov	r7, r9
 8000cd8:	46d6      	mov	lr, sl
 8000cda:	4646      	mov	r6, r8
 8000cdc:	0044      	lsls	r4, r0, #1
 8000cde:	b5c0      	push	{r6, r7, lr}
 8000ce0:	0fc2      	lsrs	r2, r0, #31
 8000ce2:	0247      	lsls	r7, r0, #9
 8000ce4:	0248      	lsls	r0, r1, #9
 8000ce6:	0a40      	lsrs	r0, r0, #9
 8000ce8:	4684      	mov	ip, r0
 8000cea:	4666      	mov	r6, ip
 8000cec:	0a7b      	lsrs	r3, r7, #9
 8000cee:	0048      	lsls	r0, r1, #1
 8000cf0:	0fc9      	lsrs	r1, r1, #31
 8000cf2:	469a      	mov	sl, r3
 8000cf4:	0e24      	lsrs	r4, r4, #24
 8000cf6:	0015      	movs	r5, r2
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	0e00      	lsrs	r0, r0, #24
 8000cfc:	4689      	mov	r9, r1
 8000cfe:	00f6      	lsls	r6, r6, #3
 8000d00:	28ff      	cmp	r0, #255	; 0xff
 8000d02:	d100      	bne.n	8000d06 <__aeabi_fsub+0x32>
 8000d04:	e08f      	b.n	8000e26 <__aeabi_fsub+0x152>
 8000d06:	2101      	movs	r1, #1
 8000d08:	464f      	mov	r7, r9
 8000d0a:	404f      	eors	r7, r1
 8000d0c:	0039      	movs	r1, r7
 8000d0e:	4291      	cmp	r1, r2
 8000d10:	d066      	beq.n	8000de0 <__aeabi_fsub+0x10c>
 8000d12:	1a22      	subs	r2, r4, r0
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	dc00      	bgt.n	8000d1a <__aeabi_fsub+0x46>
 8000d18:	e09d      	b.n	8000e56 <__aeabi_fsub+0x182>
 8000d1a:	2800      	cmp	r0, #0
 8000d1c:	d13d      	bne.n	8000d9a <__aeabi_fsub+0xc6>
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d100      	bne.n	8000d24 <__aeabi_fsub+0x50>
 8000d22:	e08b      	b.n	8000e3c <__aeabi_fsub+0x168>
 8000d24:	1e51      	subs	r1, r2, #1
 8000d26:	2900      	cmp	r1, #0
 8000d28:	d000      	beq.n	8000d2c <__aeabi_fsub+0x58>
 8000d2a:	e0b5      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000d2c:	2401      	movs	r4, #1
 8000d2e:	1b9b      	subs	r3, r3, r6
 8000d30:	015a      	lsls	r2, r3, #5
 8000d32:	d544      	bpl.n	8000dbe <__aeabi_fsub+0xea>
 8000d34:	019b      	lsls	r3, r3, #6
 8000d36:	099f      	lsrs	r7, r3, #6
 8000d38:	0038      	movs	r0, r7
 8000d3a:	f001 fd9f 	bl	800287c <__clzsi2>
 8000d3e:	3805      	subs	r0, #5
 8000d40:	4087      	lsls	r7, r0
 8000d42:	4284      	cmp	r4, r0
 8000d44:	dd00      	ble.n	8000d48 <__aeabi_fsub+0x74>
 8000d46:	e096      	b.n	8000e76 <__aeabi_fsub+0x1a2>
 8000d48:	1b04      	subs	r4, r0, r4
 8000d4a:	003a      	movs	r2, r7
 8000d4c:	2020      	movs	r0, #32
 8000d4e:	3401      	adds	r4, #1
 8000d50:	40e2      	lsrs	r2, r4
 8000d52:	1b04      	subs	r4, r0, r4
 8000d54:	40a7      	lsls	r7, r4
 8000d56:	003b      	movs	r3, r7
 8000d58:	1e5f      	subs	r7, r3, #1
 8000d5a:	41bb      	sbcs	r3, r7
 8000d5c:	2400      	movs	r4, #0
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	075a      	lsls	r2, r3, #29
 8000d62:	d004      	beq.n	8000d6e <__aeabi_fsub+0x9a>
 8000d64:	220f      	movs	r2, #15
 8000d66:	401a      	ands	r2, r3
 8000d68:	2a04      	cmp	r2, #4
 8000d6a:	d000      	beq.n	8000d6e <__aeabi_fsub+0x9a>
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	015a      	lsls	r2, r3, #5
 8000d70:	d527      	bpl.n	8000dc2 <__aeabi_fsub+0xee>
 8000d72:	3401      	adds	r4, #1
 8000d74:	2cff      	cmp	r4, #255	; 0xff
 8000d76:	d100      	bne.n	8000d7a <__aeabi_fsub+0xa6>
 8000d78:	e079      	b.n	8000e6e <__aeabi_fsub+0x19a>
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	019b      	lsls	r3, r3, #6
 8000d7e:	0a5b      	lsrs	r3, r3, #9
 8000d80:	b2e4      	uxtb	r4, r4
 8000d82:	402a      	ands	r2, r5
 8000d84:	025b      	lsls	r3, r3, #9
 8000d86:	05e4      	lsls	r4, r4, #23
 8000d88:	0a58      	lsrs	r0, r3, #9
 8000d8a:	07d2      	lsls	r2, r2, #31
 8000d8c:	4320      	orrs	r0, r4
 8000d8e:	4310      	orrs	r0, r2
 8000d90:	bc1c      	pop	{r2, r3, r4}
 8000d92:	4690      	mov	r8, r2
 8000d94:	4699      	mov	r9, r3
 8000d96:	46a2      	mov	sl, r4
 8000d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d9a:	2cff      	cmp	r4, #255	; 0xff
 8000d9c:	d0e0      	beq.n	8000d60 <__aeabi_fsub+0x8c>
 8000d9e:	2180      	movs	r1, #128	; 0x80
 8000da0:	04c9      	lsls	r1, r1, #19
 8000da2:	430e      	orrs	r6, r1
 8000da4:	2a1b      	cmp	r2, #27
 8000da6:	dc7b      	bgt.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000da8:	0031      	movs	r1, r6
 8000daa:	2020      	movs	r0, #32
 8000dac:	40d1      	lsrs	r1, r2
 8000dae:	1a82      	subs	r2, r0, r2
 8000db0:	4096      	lsls	r6, r2
 8000db2:	1e72      	subs	r2, r6, #1
 8000db4:	4196      	sbcs	r6, r2
 8000db6:	430e      	orrs	r6, r1
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	015a      	lsls	r2, r3, #5
 8000dbc:	d4ba      	bmi.n	8000d34 <__aeabi_fsub+0x60>
 8000dbe:	075a      	lsls	r2, r3, #29
 8000dc0:	d1d0      	bne.n	8000d64 <__aeabi_fsub+0x90>
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	08df      	lsrs	r7, r3, #3
 8000dc6:	402a      	ands	r2, r5
 8000dc8:	2cff      	cmp	r4, #255	; 0xff
 8000dca:	d133      	bne.n	8000e34 <__aeabi_fsub+0x160>
 8000dcc:	2f00      	cmp	r7, #0
 8000dce:	d100      	bne.n	8000dd2 <__aeabi_fsub+0xfe>
 8000dd0:	e0a8      	b.n	8000f24 <__aeabi_fsub+0x250>
 8000dd2:	2380      	movs	r3, #128	; 0x80
 8000dd4:	03db      	lsls	r3, r3, #15
 8000dd6:	433b      	orrs	r3, r7
 8000dd8:	025b      	lsls	r3, r3, #9
 8000dda:	0a5b      	lsrs	r3, r3, #9
 8000ddc:	24ff      	movs	r4, #255	; 0xff
 8000dde:	e7d1      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000de0:	1a21      	subs	r1, r4, r0
 8000de2:	2900      	cmp	r1, #0
 8000de4:	dd4c      	ble.n	8000e80 <__aeabi_fsub+0x1ac>
 8000de6:	2800      	cmp	r0, #0
 8000de8:	d02a      	beq.n	8000e40 <__aeabi_fsub+0x16c>
 8000dea:	2cff      	cmp	r4, #255	; 0xff
 8000dec:	d0b8      	beq.n	8000d60 <__aeabi_fsub+0x8c>
 8000dee:	2080      	movs	r0, #128	; 0x80
 8000df0:	04c0      	lsls	r0, r0, #19
 8000df2:	4306      	orrs	r6, r0
 8000df4:	291b      	cmp	r1, #27
 8000df6:	dd00      	ble.n	8000dfa <__aeabi_fsub+0x126>
 8000df8:	e0af      	b.n	8000f5a <__aeabi_fsub+0x286>
 8000dfa:	0030      	movs	r0, r6
 8000dfc:	2720      	movs	r7, #32
 8000dfe:	40c8      	lsrs	r0, r1
 8000e00:	1a79      	subs	r1, r7, r1
 8000e02:	408e      	lsls	r6, r1
 8000e04:	1e71      	subs	r1, r6, #1
 8000e06:	418e      	sbcs	r6, r1
 8000e08:	4306      	orrs	r6, r0
 8000e0a:	199b      	adds	r3, r3, r6
 8000e0c:	0159      	lsls	r1, r3, #5
 8000e0e:	d5d6      	bpl.n	8000dbe <__aeabi_fsub+0xea>
 8000e10:	3401      	adds	r4, #1
 8000e12:	2cff      	cmp	r4, #255	; 0xff
 8000e14:	d100      	bne.n	8000e18 <__aeabi_fsub+0x144>
 8000e16:	e085      	b.n	8000f24 <__aeabi_fsub+0x250>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	497a      	ldr	r1, [pc, #488]	; (8001004 <__aeabi_fsub+0x330>)
 8000e1c:	401a      	ands	r2, r3
 8000e1e:	085b      	lsrs	r3, r3, #1
 8000e20:	400b      	ands	r3, r1
 8000e22:	4313      	orrs	r3, r2
 8000e24:	e79c      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e26:	2e00      	cmp	r6, #0
 8000e28:	d000      	beq.n	8000e2c <__aeabi_fsub+0x158>
 8000e2a:	e770      	b.n	8000d0e <__aeabi_fsub+0x3a>
 8000e2c:	e76b      	b.n	8000d06 <__aeabi_fsub+0x32>
 8000e2e:	1e3b      	subs	r3, r7, #0
 8000e30:	d1c5      	bne.n	8000dbe <__aeabi_fsub+0xea>
 8000e32:	2200      	movs	r2, #0
 8000e34:	027b      	lsls	r3, r7, #9
 8000e36:	0a5b      	lsrs	r3, r3, #9
 8000e38:	b2e4      	uxtb	r4, r4
 8000e3a:	e7a3      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000e3c:	0014      	movs	r4, r2
 8000e3e:	e78f      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e40:	2e00      	cmp	r6, #0
 8000e42:	d04d      	beq.n	8000ee0 <__aeabi_fsub+0x20c>
 8000e44:	1e48      	subs	r0, r1, #1
 8000e46:	2800      	cmp	r0, #0
 8000e48:	d157      	bne.n	8000efa <__aeabi_fsub+0x226>
 8000e4a:	199b      	adds	r3, r3, r6
 8000e4c:	2401      	movs	r4, #1
 8000e4e:	015a      	lsls	r2, r3, #5
 8000e50:	d5b5      	bpl.n	8000dbe <__aeabi_fsub+0xea>
 8000e52:	2402      	movs	r4, #2
 8000e54:	e7e0      	b.n	8000e18 <__aeabi_fsub+0x144>
 8000e56:	2a00      	cmp	r2, #0
 8000e58:	d125      	bne.n	8000ea6 <__aeabi_fsub+0x1d2>
 8000e5a:	1c62      	adds	r2, r4, #1
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	2a01      	cmp	r2, #1
 8000e60:	dd72      	ble.n	8000f48 <__aeabi_fsub+0x274>
 8000e62:	1b9f      	subs	r7, r3, r6
 8000e64:	017a      	lsls	r2, r7, #5
 8000e66:	d535      	bpl.n	8000ed4 <__aeabi_fsub+0x200>
 8000e68:	1af7      	subs	r7, r6, r3
 8000e6a:	000d      	movs	r5, r1
 8000e6c:	e764      	b.n	8000d38 <__aeabi_fsub+0x64>
 8000e6e:	2201      	movs	r2, #1
 8000e70:	2300      	movs	r3, #0
 8000e72:	402a      	ands	r2, r5
 8000e74:	e786      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000e76:	003b      	movs	r3, r7
 8000e78:	4a63      	ldr	r2, [pc, #396]	; (8001008 <__aeabi_fsub+0x334>)
 8000e7a:	1a24      	subs	r4, r4, r0
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	e76f      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e80:	2900      	cmp	r1, #0
 8000e82:	d16c      	bne.n	8000f5e <__aeabi_fsub+0x28a>
 8000e84:	1c61      	adds	r1, r4, #1
 8000e86:	b2c8      	uxtb	r0, r1
 8000e88:	2801      	cmp	r0, #1
 8000e8a:	dd4e      	ble.n	8000f2a <__aeabi_fsub+0x256>
 8000e8c:	29ff      	cmp	r1, #255	; 0xff
 8000e8e:	d049      	beq.n	8000f24 <__aeabi_fsub+0x250>
 8000e90:	199b      	adds	r3, r3, r6
 8000e92:	085b      	lsrs	r3, r3, #1
 8000e94:	000c      	movs	r4, r1
 8000e96:	e763      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000e98:	2aff      	cmp	r2, #255	; 0xff
 8000e9a:	d041      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000e9c:	000a      	movs	r2, r1
 8000e9e:	e781      	b.n	8000da4 <__aeabi_fsub+0xd0>
 8000ea0:	2601      	movs	r6, #1
 8000ea2:	1b9b      	subs	r3, r3, r6
 8000ea4:	e789      	b.n	8000dba <__aeabi_fsub+0xe6>
 8000ea6:	2c00      	cmp	r4, #0
 8000ea8:	d01c      	beq.n	8000ee4 <__aeabi_fsub+0x210>
 8000eaa:	28ff      	cmp	r0, #255	; 0xff
 8000eac:	d021      	beq.n	8000ef2 <__aeabi_fsub+0x21e>
 8000eae:	2480      	movs	r4, #128	; 0x80
 8000eb0:	04e4      	lsls	r4, r4, #19
 8000eb2:	4252      	negs	r2, r2
 8000eb4:	4323      	orrs	r3, r4
 8000eb6:	2a1b      	cmp	r2, #27
 8000eb8:	dd00      	ble.n	8000ebc <__aeabi_fsub+0x1e8>
 8000eba:	e096      	b.n	8000fea <__aeabi_fsub+0x316>
 8000ebc:	001c      	movs	r4, r3
 8000ebe:	2520      	movs	r5, #32
 8000ec0:	40d4      	lsrs	r4, r2
 8000ec2:	1aaa      	subs	r2, r5, r2
 8000ec4:	4093      	lsls	r3, r2
 8000ec6:	1e5a      	subs	r2, r3, #1
 8000ec8:	4193      	sbcs	r3, r2
 8000eca:	4323      	orrs	r3, r4
 8000ecc:	1af3      	subs	r3, r6, r3
 8000ece:	0004      	movs	r4, r0
 8000ed0:	000d      	movs	r5, r1
 8000ed2:	e72d      	b.n	8000d30 <__aeabi_fsub+0x5c>
 8000ed4:	2f00      	cmp	r7, #0
 8000ed6:	d000      	beq.n	8000eda <__aeabi_fsub+0x206>
 8000ed8:	e72e      	b.n	8000d38 <__aeabi_fsub+0x64>
 8000eda:	2200      	movs	r2, #0
 8000edc:	2400      	movs	r4, #0
 8000ede:	e7a9      	b.n	8000e34 <__aeabi_fsub+0x160>
 8000ee0:	000c      	movs	r4, r1
 8000ee2:	e73d      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d058      	beq.n	8000f9a <__aeabi_fsub+0x2c6>
 8000ee8:	43d2      	mvns	r2, r2
 8000eea:	2a00      	cmp	r2, #0
 8000eec:	d0ee      	beq.n	8000ecc <__aeabi_fsub+0x1f8>
 8000eee:	28ff      	cmp	r0, #255	; 0xff
 8000ef0:	d1e1      	bne.n	8000eb6 <__aeabi_fsub+0x1e2>
 8000ef2:	0033      	movs	r3, r6
 8000ef4:	24ff      	movs	r4, #255	; 0xff
 8000ef6:	000d      	movs	r5, r1
 8000ef8:	e732      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000efa:	29ff      	cmp	r1, #255	; 0xff
 8000efc:	d010      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000efe:	0001      	movs	r1, r0
 8000f00:	e778      	b.n	8000df4 <__aeabi_fsub+0x120>
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d06e      	beq.n	8000fe4 <__aeabi_fsub+0x310>
 8000f06:	24ff      	movs	r4, #255	; 0xff
 8000f08:	2e00      	cmp	r6, #0
 8000f0a:	d100      	bne.n	8000f0e <__aeabi_fsub+0x23a>
 8000f0c:	e728      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f0e:	2280      	movs	r2, #128	; 0x80
 8000f10:	4651      	mov	r1, sl
 8000f12:	03d2      	lsls	r2, r2, #15
 8000f14:	4211      	tst	r1, r2
 8000f16:	d003      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000f18:	4661      	mov	r1, ip
 8000f1a:	4211      	tst	r1, r2
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x24c>
 8000f1e:	0033      	movs	r3, r6
 8000f20:	24ff      	movs	r4, #255	; 0xff
 8000f22:	e71d      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f24:	24ff      	movs	r4, #255	; 0xff
 8000f26:	2300      	movs	r3, #0
 8000f28:	e72c      	b.n	8000d84 <__aeabi_fsub+0xb0>
 8000f2a:	2c00      	cmp	r4, #0
 8000f2c:	d1e9      	bne.n	8000f02 <__aeabi_fsub+0x22e>
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d063      	beq.n	8000ffa <__aeabi_fsub+0x326>
 8000f32:	2e00      	cmp	r6, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fsub+0x264>
 8000f36:	e713      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f38:	199b      	adds	r3, r3, r6
 8000f3a:	015a      	lsls	r2, r3, #5
 8000f3c:	d400      	bmi.n	8000f40 <__aeabi_fsub+0x26c>
 8000f3e:	e73e      	b.n	8000dbe <__aeabi_fsub+0xea>
 8000f40:	4a31      	ldr	r2, [pc, #196]	; (8001008 <__aeabi_fsub+0x334>)
 8000f42:	000c      	movs	r4, r1
 8000f44:	4013      	ands	r3, r2
 8000f46:	e70b      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f48:	2c00      	cmp	r4, #0
 8000f4a:	d11e      	bne.n	8000f8a <__aeabi_fsub+0x2b6>
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d12f      	bne.n	8000fb0 <__aeabi_fsub+0x2dc>
 8000f50:	2e00      	cmp	r6, #0
 8000f52:	d04f      	beq.n	8000ff4 <__aeabi_fsub+0x320>
 8000f54:	0033      	movs	r3, r6
 8000f56:	000d      	movs	r5, r1
 8000f58:	e702      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000f5a:	2601      	movs	r6, #1
 8000f5c:	e755      	b.n	8000e0a <__aeabi_fsub+0x136>
 8000f5e:	2c00      	cmp	r4, #0
 8000f60:	d11f      	bne.n	8000fa2 <__aeabi_fsub+0x2ce>
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d043      	beq.n	8000fee <__aeabi_fsub+0x31a>
 8000f66:	43c9      	mvns	r1, r1
 8000f68:	2900      	cmp	r1, #0
 8000f6a:	d00b      	beq.n	8000f84 <__aeabi_fsub+0x2b0>
 8000f6c:	28ff      	cmp	r0, #255	; 0xff
 8000f6e:	d039      	beq.n	8000fe4 <__aeabi_fsub+0x310>
 8000f70:	291b      	cmp	r1, #27
 8000f72:	dc44      	bgt.n	8000ffe <__aeabi_fsub+0x32a>
 8000f74:	001c      	movs	r4, r3
 8000f76:	2720      	movs	r7, #32
 8000f78:	40cc      	lsrs	r4, r1
 8000f7a:	1a79      	subs	r1, r7, r1
 8000f7c:	408b      	lsls	r3, r1
 8000f7e:	1e59      	subs	r1, r3, #1
 8000f80:	418b      	sbcs	r3, r1
 8000f82:	4323      	orrs	r3, r4
 8000f84:	199b      	adds	r3, r3, r6
 8000f86:	0004      	movs	r4, r0
 8000f88:	e740      	b.n	8000e0c <__aeabi_fsub+0x138>
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d11a      	bne.n	8000fc4 <__aeabi_fsub+0x2f0>
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	d124      	bne.n	8000fdc <__aeabi_fsub+0x308>
 8000f92:	2780      	movs	r7, #128	; 0x80
 8000f94:	2200      	movs	r2, #0
 8000f96:	03ff      	lsls	r7, r7, #15
 8000f98:	e71b      	b.n	8000dd2 <__aeabi_fsub+0xfe>
 8000f9a:	0033      	movs	r3, r6
 8000f9c:	0004      	movs	r4, r0
 8000f9e:	000d      	movs	r5, r1
 8000fa0:	e6de      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fa2:	28ff      	cmp	r0, #255	; 0xff
 8000fa4:	d01e      	beq.n	8000fe4 <__aeabi_fsub+0x310>
 8000fa6:	2480      	movs	r4, #128	; 0x80
 8000fa8:	04e4      	lsls	r4, r4, #19
 8000faa:	4249      	negs	r1, r1
 8000fac:	4323      	orrs	r3, r4
 8000fae:	e7df      	b.n	8000f70 <__aeabi_fsub+0x29c>
 8000fb0:	2e00      	cmp	r6, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_fsub+0x2e2>
 8000fb4:	e6d4      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fb6:	1b9f      	subs	r7, r3, r6
 8000fb8:	017a      	lsls	r2, r7, #5
 8000fba:	d400      	bmi.n	8000fbe <__aeabi_fsub+0x2ea>
 8000fbc:	e737      	b.n	8000e2e <__aeabi_fsub+0x15a>
 8000fbe:	1af3      	subs	r3, r6, r3
 8000fc0:	000d      	movs	r5, r1
 8000fc2:	e6cd      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fc4:	24ff      	movs	r4, #255	; 0xff
 8000fc6:	2e00      	cmp	r6, #0
 8000fc8:	d100      	bne.n	8000fcc <__aeabi_fsub+0x2f8>
 8000fca:	e6c9      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fcc:	2280      	movs	r2, #128	; 0x80
 8000fce:	4650      	mov	r0, sl
 8000fd0:	03d2      	lsls	r2, r2, #15
 8000fd2:	4210      	tst	r0, r2
 8000fd4:	d0a4      	beq.n	8000f20 <__aeabi_fsub+0x24c>
 8000fd6:	4660      	mov	r0, ip
 8000fd8:	4210      	tst	r0, r2
 8000fda:	d1a1      	bne.n	8000f20 <__aeabi_fsub+0x24c>
 8000fdc:	0033      	movs	r3, r6
 8000fde:	000d      	movs	r5, r1
 8000fe0:	24ff      	movs	r4, #255	; 0xff
 8000fe2:	e6bd      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fe4:	0033      	movs	r3, r6
 8000fe6:	24ff      	movs	r4, #255	; 0xff
 8000fe8:	e6ba      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e76e      	b.n	8000ecc <__aeabi_fsub+0x1f8>
 8000fee:	0033      	movs	r3, r6
 8000ff0:	0004      	movs	r4, r0
 8000ff2:	e6b5      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000ff4:	2700      	movs	r7, #0
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	e71c      	b.n	8000e34 <__aeabi_fsub+0x160>
 8000ffa:	0033      	movs	r3, r6
 8000ffc:	e6b0      	b.n	8000d60 <__aeabi_fsub+0x8c>
 8000ffe:	2301      	movs	r3, #1
 8001000:	e7c0      	b.n	8000f84 <__aeabi_fsub+0x2b0>
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	7dffffff 	.word	0x7dffffff
 8001008:	fbffffff 	.word	0xfbffffff

0800100c <__aeabi_fcmpun>:
 800100c:	0242      	lsls	r2, r0, #9
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	0040      	lsls	r0, r0, #1
 8001012:	0049      	lsls	r1, r1, #1
 8001014:	0a52      	lsrs	r2, r2, #9
 8001016:	0e00      	lsrs	r0, r0, #24
 8001018:	0a5b      	lsrs	r3, r3, #9
 800101a:	0e09      	lsrs	r1, r1, #24
 800101c:	28ff      	cmp	r0, #255	; 0xff
 800101e:	d003      	beq.n	8001028 <__aeabi_fcmpun+0x1c>
 8001020:	2000      	movs	r0, #0
 8001022:	29ff      	cmp	r1, #255	; 0xff
 8001024:	d006      	beq.n	8001034 <__aeabi_fcmpun+0x28>
 8001026:	4770      	bx	lr
 8001028:	38fe      	subs	r0, #254	; 0xfe
 800102a:	2a00      	cmp	r2, #0
 800102c:	d1fb      	bne.n	8001026 <__aeabi_fcmpun+0x1a>
 800102e:	2000      	movs	r0, #0
 8001030:	29ff      	cmp	r1, #255	; 0xff
 8001032:	d1f8      	bne.n	8001026 <__aeabi_fcmpun+0x1a>
 8001034:	0018      	movs	r0, r3
 8001036:	1e43      	subs	r3, r0, #1
 8001038:	4198      	sbcs	r0, r3
 800103a:	e7f4      	b.n	8001026 <__aeabi_fcmpun+0x1a>

0800103c <__aeabi_f2iz>:
 800103c:	0241      	lsls	r1, r0, #9
 800103e:	0043      	lsls	r3, r0, #1
 8001040:	0fc2      	lsrs	r2, r0, #31
 8001042:	0a49      	lsrs	r1, r1, #9
 8001044:	0e1b      	lsrs	r3, r3, #24
 8001046:	2000      	movs	r0, #0
 8001048:	2b7e      	cmp	r3, #126	; 0x7e
 800104a:	dd0d      	ble.n	8001068 <__aeabi_f2iz+0x2c>
 800104c:	2b9d      	cmp	r3, #157	; 0x9d
 800104e:	dc0c      	bgt.n	800106a <__aeabi_f2iz+0x2e>
 8001050:	2080      	movs	r0, #128	; 0x80
 8001052:	0400      	lsls	r0, r0, #16
 8001054:	4301      	orrs	r1, r0
 8001056:	2b95      	cmp	r3, #149	; 0x95
 8001058:	dc0a      	bgt.n	8001070 <__aeabi_f2iz+0x34>
 800105a:	2096      	movs	r0, #150	; 0x96
 800105c:	1ac3      	subs	r3, r0, r3
 800105e:	40d9      	lsrs	r1, r3
 8001060:	4248      	negs	r0, r1
 8001062:	2a00      	cmp	r2, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_f2iz+0x2c>
 8001066:	0008      	movs	r0, r1
 8001068:	4770      	bx	lr
 800106a:	4b03      	ldr	r3, [pc, #12]	; (8001078 <__aeabi_f2iz+0x3c>)
 800106c:	18d0      	adds	r0, r2, r3
 800106e:	e7fb      	b.n	8001068 <__aeabi_f2iz+0x2c>
 8001070:	3b96      	subs	r3, #150	; 0x96
 8001072:	4099      	lsls	r1, r3
 8001074:	e7f4      	b.n	8001060 <__aeabi_f2iz+0x24>
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	7fffffff 	.word	0x7fffffff

0800107c <__aeabi_i2f>:
 800107c:	b570      	push	{r4, r5, r6, lr}
 800107e:	2800      	cmp	r0, #0
 8001080:	d030      	beq.n	80010e4 <__aeabi_i2f+0x68>
 8001082:	17c3      	asrs	r3, r0, #31
 8001084:	18c4      	adds	r4, r0, r3
 8001086:	405c      	eors	r4, r3
 8001088:	0fc5      	lsrs	r5, r0, #31
 800108a:	0020      	movs	r0, r4
 800108c:	f001 fbf6 	bl	800287c <__clzsi2>
 8001090:	239e      	movs	r3, #158	; 0x9e
 8001092:	1a1b      	subs	r3, r3, r0
 8001094:	2b96      	cmp	r3, #150	; 0x96
 8001096:	dc0d      	bgt.n	80010b4 <__aeabi_i2f+0x38>
 8001098:	2296      	movs	r2, #150	; 0x96
 800109a:	1ad2      	subs	r2, r2, r3
 800109c:	4094      	lsls	r4, r2
 800109e:	002a      	movs	r2, r5
 80010a0:	0264      	lsls	r4, r4, #9
 80010a2:	0a64      	lsrs	r4, r4, #9
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	0264      	lsls	r4, r4, #9
 80010a8:	05db      	lsls	r3, r3, #23
 80010aa:	0a60      	lsrs	r0, r4, #9
 80010ac:	07d2      	lsls	r2, r2, #31
 80010ae:	4318      	orrs	r0, r3
 80010b0:	4310      	orrs	r0, r2
 80010b2:	bd70      	pop	{r4, r5, r6, pc}
 80010b4:	2b99      	cmp	r3, #153	; 0x99
 80010b6:	dc19      	bgt.n	80010ec <__aeabi_i2f+0x70>
 80010b8:	2299      	movs	r2, #153	; 0x99
 80010ba:	1ad2      	subs	r2, r2, r3
 80010bc:	2a00      	cmp	r2, #0
 80010be:	dd29      	ble.n	8001114 <__aeabi_i2f+0x98>
 80010c0:	4094      	lsls	r4, r2
 80010c2:	0022      	movs	r2, r4
 80010c4:	4c14      	ldr	r4, [pc, #80]	; (8001118 <__aeabi_i2f+0x9c>)
 80010c6:	4014      	ands	r4, r2
 80010c8:	0751      	lsls	r1, r2, #29
 80010ca:	d004      	beq.n	80010d6 <__aeabi_i2f+0x5a>
 80010cc:	210f      	movs	r1, #15
 80010ce:	400a      	ands	r2, r1
 80010d0:	2a04      	cmp	r2, #4
 80010d2:	d000      	beq.n	80010d6 <__aeabi_i2f+0x5a>
 80010d4:	3404      	adds	r4, #4
 80010d6:	0162      	lsls	r2, r4, #5
 80010d8:	d413      	bmi.n	8001102 <__aeabi_i2f+0x86>
 80010da:	01a4      	lsls	r4, r4, #6
 80010dc:	0a64      	lsrs	r4, r4, #9
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	002a      	movs	r2, r5
 80010e2:	e7e0      	b.n	80010a6 <__aeabi_i2f+0x2a>
 80010e4:	2200      	movs	r2, #0
 80010e6:	2300      	movs	r3, #0
 80010e8:	2400      	movs	r4, #0
 80010ea:	e7dc      	b.n	80010a6 <__aeabi_i2f+0x2a>
 80010ec:	2205      	movs	r2, #5
 80010ee:	0021      	movs	r1, r4
 80010f0:	1a12      	subs	r2, r2, r0
 80010f2:	40d1      	lsrs	r1, r2
 80010f4:	22b9      	movs	r2, #185	; 0xb9
 80010f6:	1ad2      	subs	r2, r2, r3
 80010f8:	4094      	lsls	r4, r2
 80010fa:	1e62      	subs	r2, r4, #1
 80010fc:	4194      	sbcs	r4, r2
 80010fe:	430c      	orrs	r4, r1
 8001100:	e7da      	b.n	80010b8 <__aeabi_i2f+0x3c>
 8001102:	4b05      	ldr	r3, [pc, #20]	; (8001118 <__aeabi_i2f+0x9c>)
 8001104:	002a      	movs	r2, r5
 8001106:	401c      	ands	r4, r3
 8001108:	239f      	movs	r3, #159	; 0x9f
 800110a:	01a4      	lsls	r4, r4, #6
 800110c:	1a1b      	subs	r3, r3, r0
 800110e:	0a64      	lsrs	r4, r4, #9
 8001110:	b2db      	uxtb	r3, r3
 8001112:	e7c8      	b.n	80010a6 <__aeabi_i2f+0x2a>
 8001114:	0022      	movs	r2, r4
 8001116:	e7d5      	b.n	80010c4 <__aeabi_i2f+0x48>
 8001118:	fbffffff 	.word	0xfbffffff

0800111c <__aeabi_ui2f>:
 800111c:	b510      	push	{r4, lr}
 800111e:	1e04      	subs	r4, r0, #0
 8001120:	d027      	beq.n	8001172 <__aeabi_ui2f+0x56>
 8001122:	f001 fbab 	bl	800287c <__clzsi2>
 8001126:	239e      	movs	r3, #158	; 0x9e
 8001128:	1a1b      	subs	r3, r3, r0
 800112a:	2b96      	cmp	r3, #150	; 0x96
 800112c:	dc0a      	bgt.n	8001144 <__aeabi_ui2f+0x28>
 800112e:	2296      	movs	r2, #150	; 0x96
 8001130:	1ad2      	subs	r2, r2, r3
 8001132:	4094      	lsls	r4, r2
 8001134:	0264      	lsls	r4, r4, #9
 8001136:	0a64      	lsrs	r4, r4, #9
 8001138:	b2db      	uxtb	r3, r3
 800113a:	0264      	lsls	r4, r4, #9
 800113c:	05db      	lsls	r3, r3, #23
 800113e:	0a60      	lsrs	r0, r4, #9
 8001140:	4318      	orrs	r0, r3
 8001142:	bd10      	pop	{r4, pc}
 8001144:	2b99      	cmp	r3, #153	; 0x99
 8001146:	dc17      	bgt.n	8001178 <__aeabi_ui2f+0x5c>
 8001148:	2299      	movs	r2, #153	; 0x99
 800114a:	1ad2      	subs	r2, r2, r3
 800114c:	2a00      	cmp	r2, #0
 800114e:	dd27      	ble.n	80011a0 <__aeabi_ui2f+0x84>
 8001150:	4094      	lsls	r4, r2
 8001152:	0022      	movs	r2, r4
 8001154:	4c13      	ldr	r4, [pc, #76]	; (80011a4 <__aeabi_ui2f+0x88>)
 8001156:	4014      	ands	r4, r2
 8001158:	0751      	lsls	r1, r2, #29
 800115a:	d004      	beq.n	8001166 <__aeabi_ui2f+0x4a>
 800115c:	210f      	movs	r1, #15
 800115e:	400a      	ands	r2, r1
 8001160:	2a04      	cmp	r2, #4
 8001162:	d000      	beq.n	8001166 <__aeabi_ui2f+0x4a>
 8001164:	3404      	adds	r4, #4
 8001166:	0162      	lsls	r2, r4, #5
 8001168:	d412      	bmi.n	8001190 <__aeabi_ui2f+0x74>
 800116a:	01a4      	lsls	r4, r4, #6
 800116c:	0a64      	lsrs	r4, r4, #9
 800116e:	b2db      	uxtb	r3, r3
 8001170:	e7e3      	b.n	800113a <__aeabi_ui2f+0x1e>
 8001172:	2300      	movs	r3, #0
 8001174:	2400      	movs	r4, #0
 8001176:	e7e0      	b.n	800113a <__aeabi_ui2f+0x1e>
 8001178:	22b9      	movs	r2, #185	; 0xb9
 800117a:	0021      	movs	r1, r4
 800117c:	1ad2      	subs	r2, r2, r3
 800117e:	4091      	lsls	r1, r2
 8001180:	000a      	movs	r2, r1
 8001182:	1e51      	subs	r1, r2, #1
 8001184:	418a      	sbcs	r2, r1
 8001186:	2105      	movs	r1, #5
 8001188:	1a09      	subs	r1, r1, r0
 800118a:	40cc      	lsrs	r4, r1
 800118c:	4314      	orrs	r4, r2
 800118e:	e7db      	b.n	8001148 <__aeabi_ui2f+0x2c>
 8001190:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <__aeabi_ui2f+0x88>)
 8001192:	401c      	ands	r4, r3
 8001194:	239f      	movs	r3, #159	; 0x9f
 8001196:	01a4      	lsls	r4, r4, #6
 8001198:	1a1b      	subs	r3, r3, r0
 800119a:	0a64      	lsrs	r4, r4, #9
 800119c:	b2db      	uxtb	r3, r3
 800119e:	e7cc      	b.n	800113a <__aeabi_ui2f+0x1e>
 80011a0:	0022      	movs	r2, r4
 80011a2:	e7d7      	b.n	8001154 <__aeabi_ui2f+0x38>
 80011a4:	fbffffff 	.word	0xfbffffff

080011a8 <__aeabi_dadd>:
 80011a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011aa:	4645      	mov	r5, r8
 80011ac:	46de      	mov	lr, fp
 80011ae:	4657      	mov	r7, sl
 80011b0:	464e      	mov	r6, r9
 80011b2:	030c      	lsls	r4, r1, #12
 80011b4:	b5e0      	push	{r5, r6, r7, lr}
 80011b6:	004e      	lsls	r6, r1, #1
 80011b8:	0fc9      	lsrs	r1, r1, #31
 80011ba:	4688      	mov	r8, r1
 80011bc:	000d      	movs	r5, r1
 80011be:	0a61      	lsrs	r1, r4, #9
 80011c0:	0f44      	lsrs	r4, r0, #29
 80011c2:	430c      	orrs	r4, r1
 80011c4:	00c7      	lsls	r7, r0, #3
 80011c6:	0319      	lsls	r1, r3, #12
 80011c8:	0058      	lsls	r0, r3, #1
 80011ca:	0fdb      	lsrs	r3, r3, #31
 80011cc:	469b      	mov	fp, r3
 80011ce:	0a4b      	lsrs	r3, r1, #9
 80011d0:	0f51      	lsrs	r1, r2, #29
 80011d2:	430b      	orrs	r3, r1
 80011d4:	0d76      	lsrs	r6, r6, #21
 80011d6:	0d40      	lsrs	r0, r0, #21
 80011d8:	0019      	movs	r1, r3
 80011da:	00d2      	lsls	r2, r2, #3
 80011dc:	45d8      	cmp	r8, fp
 80011de:	d100      	bne.n	80011e2 <__aeabi_dadd+0x3a>
 80011e0:	e0ae      	b.n	8001340 <__aeabi_dadd+0x198>
 80011e2:	1a35      	subs	r5, r6, r0
 80011e4:	2d00      	cmp	r5, #0
 80011e6:	dc00      	bgt.n	80011ea <__aeabi_dadd+0x42>
 80011e8:	e0f6      	b.n	80013d8 <__aeabi_dadd+0x230>
 80011ea:	2800      	cmp	r0, #0
 80011ec:	d10f      	bne.n	800120e <__aeabi_dadd+0x66>
 80011ee:	4313      	orrs	r3, r2
 80011f0:	d100      	bne.n	80011f4 <__aeabi_dadd+0x4c>
 80011f2:	e0db      	b.n	80013ac <__aeabi_dadd+0x204>
 80011f4:	1e6b      	subs	r3, r5, #1
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d000      	beq.n	80011fc <__aeabi_dadd+0x54>
 80011fa:	e137      	b.n	800146c <__aeabi_dadd+0x2c4>
 80011fc:	1aba      	subs	r2, r7, r2
 80011fe:	4297      	cmp	r7, r2
 8001200:	41bf      	sbcs	r7, r7
 8001202:	1a64      	subs	r4, r4, r1
 8001204:	427f      	negs	r7, r7
 8001206:	1be4      	subs	r4, r4, r7
 8001208:	2601      	movs	r6, #1
 800120a:	0017      	movs	r7, r2
 800120c:	e024      	b.n	8001258 <__aeabi_dadd+0xb0>
 800120e:	4bc6      	ldr	r3, [pc, #792]	; (8001528 <__aeabi_dadd+0x380>)
 8001210:	429e      	cmp	r6, r3
 8001212:	d04d      	beq.n	80012b0 <__aeabi_dadd+0x108>
 8001214:	2380      	movs	r3, #128	; 0x80
 8001216:	041b      	lsls	r3, r3, #16
 8001218:	4319      	orrs	r1, r3
 800121a:	2d38      	cmp	r5, #56	; 0x38
 800121c:	dd00      	ble.n	8001220 <__aeabi_dadd+0x78>
 800121e:	e107      	b.n	8001430 <__aeabi_dadd+0x288>
 8001220:	2d1f      	cmp	r5, #31
 8001222:	dd00      	ble.n	8001226 <__aeabi_dadd+0x7e>
 8001224:	e138      	b.n	8001498 <__aeabi_dadd+0x2f0>
 8001226:	2020      	movs	r0, #32
 8001228:	1b43      	subs	r3, r0, r5
 800122a:	469a      	mov	sl, r3
 800122c:	000b      	movs	r3, r1
 800122e:	4650      	mov	r0, sl
 8001230:	4083      	lsls	r3, r0
 8001232:	4699      	mov	r9, r3
 8001234:	0013      	movs	r3, r2
 8001236:	4648      	mov	r0, r9
 8001238:	40eb      	lsrs	r3, r5
 800123a:	4318      	orrs	r0, r3
 800123c:	0003      	movs	r3, r0
 800123e:	4650      	mov	r0, sl
 8001240:	4082      	lsls	r2, r0
 8001242:	1e50      	subs	r0, r2, #1
 8001244:	4182      	sbcs	r2, r0
 8001246:	40e9      	lsrs	r1, r5
 8001248:	431a      	orrs	r2, r3
 800124a:	1aba      	subs	r2, r7, r2
 800124c:	1a61      	subs	r1, r4, r1
 800124e:	4297      	cmp	r7, r2
 8001250:	41a4      	sbcs	r4, r4
 8001252:	0017      	movs	r7, r2
 8001254:	4264      	negs	r4, r4
 8001256:	1b0c      	subs	r4, r1, r4
 8001258:	0223      	lsls	r3, r4, #8
 800125a:	d562      	bpl.n	8001322 <__aeabi_dadd+0x17a>
 800125c:	0264      	lsls	r4, r4, #9
 800125e:	0a65      	lsrs	r5, r4, #9
 8001260:	2d00      	cmp	r5, #0
 8001262:	d100      	bne.n	8001266 <__aeabi_dadd+0xbe>
 8001264:	e0df      	b.n	8001426 <__aeabi_dadd+0x27e>
 8001266:	0028      	movs	r0, r5
 8001268:	f001 fb08 	bl	800287c <__clzsi2>
 800126c:	0003      	movs	r3, r0
 800126e:	3b08      	subs	r3, #8
 8001270:	2b1f      	cmp	r3, #31
 8001272:	dd00      	ble.n	8001276 <__aeabi_dadd+0xce>
 8001274:	e0d2      	b.n	800141c <__aeabi_dadd+0x274>
 8001276:	2220      	movs	r2, #32
 8001278:	003c      	movs	r4, r7
 800127a:	1ad2      	subs	r2, r2, r3
 800127c:	409d      	lsls	r5, r3
 800127e:	40d4      	lsrs	r4, r2
 8001280:	409f      	lsls	r7, r3
 8001282:	4325      	orrs	r5, r4
 8001284:	429e      	cmp	r6, r3
 8001286:	dd00      	ble.n	800128a <__aeabi_dadd+0xe2>
 8001288:	e0c4      	b.n	8001414 <__aeabi_dadd+0x26c>
 800128a:	1b9e      	subs	r6, r3, r6
 800128c:	1c73      	adds	r3, r6, #1
 800128e:	2b1f      	cmp	r3, #31
 8001290:	dd00      	ble.n	8001294 <__aeabi_dadd+0xec>
 8001292:	e0f1      	b.n	8001478 <__aeabi_dadd+0x2d0>
 8001294:	2220      	movs	r2, #32
 8001296:	0038      	movs	r0, r7
 8001298:	0029      	movs	r1, r5
 800129a:	1ad2      	subs	r2, r2, r3
 800129c:	40d8      	lsrs	r0, r3
 800129e:	4091      	lsls	r1, r2
 80012a0:	4097      	lsls	r7, r2
 80012a2:	002c      	movs	r4, r5
 80012a4:	4301      	orrs	r1, r0
 80012a6:	1e78      	subs	r0, r7, #1
 80012a8:	4187      	sbcs	r7, r0
 80012aa:	40dc      	lsrs	r4, r3
 80012ac:	2600      	movs	r6, #0
 80012ae:	430f      	orrs	r7, r1
 80012b0:	077b      	lsls	r3, r7, #29
 80012b2:	d009      	beq.n	80012c8 <__aeabi_dadd+0x120>
 80012b4:	230f      	movs	r3, #15
 80012b6:	403b      	ands	r3, r7
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	d005      	beq.n	80012c8 <__aeabi_dadd+0x120>
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	42bb      	cmp	r3, r7
 80012c0:	41bf      	sbcs	r7, r7
 80012c2:	427f      	negs	r7, r7
 80012c4:	19e4      	adds	r4, r4, r7
 80012c6:	001f      	movs	r7, r3
 80012c8:	0223      	lsls	r3, r4, #8
 80012ca:	d52c      	bpl.n	8001326 <__aeabi_dadd+0x17e>
 80012cc:	4b96      	ldr	r3, [pc, #600]	; (8001528 <__aeabi_dadd+0x380>)
 80012ce:	3601      	adds	r6, #1
 80012d0:	429e      	cmp	r6, r3
 80012d2:	d100      	bne.n	80012d6 <__aeabi_dadd+0x12e>
 80012d4:	e09a      	b.n	800140c <__aeabi_dadd+0x264>
 80012d6:	4645      	mov	r5, r8
 80012d8:	4b94      	ldr	r3, [pc, #592]	; (800152c <__aeabi_dadd+0x384>)
 80012da:	08ff      	lsrs	r7, r7, #3
 80012dc:	401c      	ands	r4, r3
 80012de:	0760      	lsls	r0, r4, #29
 80012e0:	0576      	lsls	r6, r6, #21
 80012e2:	0264      	lsls	r4, r4, #9
 80012e4:	4307      	orrs	r7, r0
 80012e6:	0b24      	lsrs	r4, r4, #12
 80012e8:	0d76      	lsrs	r6, r6, #21
 80012ea:	2100      	movs	r1, #0
 80012ec:	0324      	lsls	r4, r4, #12
 80012ee:	0b23      	lsrs	r3, r4, #12
 80012f0:	0d0c      	lsrs	r4, r1, #20
 80012f2:	4a8f      	ldr	r2, [pc, #572]	; (8001530 <__aeabi_dadd+0x388>)
 80012f4:	0524      	lsls	r4, r4, #20
 80012f6:	431c      	orrs	r4, r3
 80012f8:	4014      	ands	r4, r2
 80012fa:	0533      	lsls	r3, r6, #20
 80012fc:	4323      	orrs	r3, r4
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	07ed      	lsls	r5, r5, #31
 8001302:	085b      	lsrs	r3, r3, #1
 8001304:	432b      	orrs	r3, r5
 8001306:	0038      	movs	r0, r7
 8001308:	0019      	movs	r1, r3
 800130a:	bc3c      	pop	{r2, r3, r4, r5}
 800130c:	4690      	mov	r8, r2
 800130e:	4699      	mov	r9, r3
 8001310:	46a2      	mov	sl, r4
 8001312:	46ab      	mov	fp, r5
 8001314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001316:	4664      	mov	r4, ip
 8001318:	4304      	orrs	r4, r0
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x176>
 800131c:	e211      	b.n	8001742 <__aeabi_dadd+0x59a>
 800131e:	0004      	movs	r4, r0
 8001320:	4667      	mov	r7, ip
 8001322:	077b      	lsls	r3, r7, #29
 8001324:	d1c6      	bne.n	80012b4 <__aeabi_dadd+0x10c>
 8001326:	4645      	mov	r5, r8
 8001328:	0760      	lsls	r0, r4, #29
 800132a:	08ff      	lsrs	r7, r7, #3
 800132c:	4307      	orrs	r7, r0
 800132e:	08e4      	lsrs	r4, r4, #3
 8001330:	4b7d      	ldr	r3, [pc, #500]	; (8001528 <__aeabi_dadd+0x380>)
 8001332:	429e      	cmp	r6, r3
 8001334:	d030      	beq.n	8001398 <__aeabi_dadd+0x1f0>
 8001336:	0324      	lsls	r4, r4, #12
 8001338:	0576      	lsls	r6, r6, #21
 800133a:	0b24      	lsrs	r4, r4, #12
 800133c:	0d76      	lsrs	r6, r6, #21
 800133e:	e7d4      	b.n	80012ea <__aeabi_dadd+0x142>
 8001340:	1a33      	subs	r3, r6, r0
 8001342:	469a      	mov	sl, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	dd78      	ble.n	800143a <__aeabi_dadd+0x292>
 8001348:	2800      	cmp	r0, #0
 800134a:	d031      	beq.n	80013b0 <__aeabi_dadd+0x208>
 800134c:	4876      	ldr	r0, [pc, #472]	; (8001528 <__aeabi_dadd+0x380>)
 800134e:	4286      	cmp	r6, r0
 8001350:	d0ae      	beq.n	80012b0 <__aeabi_dadd+0x108>
 8001352:	2080      	movs	r0, #128	; 0x80
 8001354:	0400      	lsls	r0, r0, #16
 8001356:	4301      	orrs	r1, r0
 8001358:	4653      	mov	r3, sl
 800135a:	2b38      	cmp	r3, #56	; 0x38
 800135c:	dc00      	bgt.n	8001360 <__aeabi_dadd+0x1b8>
 800135e:	e0e9      	b.n	8001534 <__aeabi_dadd+0x38c>
 8001360:	430a      	orrs	r2, r1
 8001362:	1e51      	subs	r1, r2, #1
 8001364:	418a      	sbcs	r2, r1
 8001366:	2100      	movs	r1, #0
 8001368:	19d2      	adds	r2, r2, r7
 800136a:	42ba      	cmp	r2, r7
 800136c:	41bf      	sbcs	r7, r7
 800136e:	1909      	adds	r1, r1, r4
 8001370:	427c      	negs	r4, r7
 8001372:	0017      	movs	r7, r2
 8001374:	190c      	adds	r4, r1, r4
 8001376:	0223      	lsls	r3, r4, #8
 8001378:	d5d3      	bpl.n	8001322 <__aeabi_dadd+0x17a>
 800137a:	4b6b      	ldr	r3, [pc, #428]	; (8001528 <__aeabi_dadd+0x380>)
 800137c:	3601      	adds	r6, #1
 800137e:	429e      	cmp	r6, r3
 8001380:	d100      	bne.n	8001384 <__aeabi_dadd+0x1dc>
 8001382:	e13a      	b.n	80015fa <__aeabi_dadd+0x452>
 8001384:	2001      	movs	r0, #1
 8001386:	4b69      	ldr	r3, [pc, #420]	; (800152c <__aeabi_dadd+0x384>)
 8001388:	401c      	ands	r4, r3
 800138a:	087b      	lsrs	r3, r7, #1
 800138c:	4007      	ands	r7, r0
 800138e:	431f      	orrs	r7, r3
 8001390:	07e0      	lsls	r0, r4, #31
 8001392:	4307      	orrs	r7, r0
 8001394:	0864      	lsrs	r4, r4, #1
 8001396:	e78b      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001398:	0023      	movs	r3, r4
 800139a:	433b      	orrs	r3, r7
 800139c:	d100      	bne.n	80013a0 <__aeabi_dadd+0x1f8>
 800139e:	e1cb      	b.n	8001738 <__aeabi_dadd+0x590>
 80013a0:	2280      	movs	r2, #128	; 0x80
 80013a2:	0312      	lsls	r2, r2, #12
 80013a4:	4314      	orrs	r4, r2
 80013a6:	0324      	lsls	r4, r4, #12
 80013a8:	0b24      	lsrs	r4, r4, #12
 80013aa:	e79e      	b.n	80012ea <__aeabi_dadd+0x142>
 80013ac:	002e      	movs	r6, r5
 80013ae:	e77f      	b.n	80012b0 <__aeabi_dadd+0x108>
 80013b0:	0008      	movs	r0, r1
 80013b2:	4310      	orrs	r0, r2
 80013b4:	d100      	bne.n	80013b8 <__aeabi_dadd+0x210>
 80013b6:	e0b4      	b.n	8001522 <__aeabi_dadd+0x37a>
 80013b8:	1e58      	subs	r0, r3, #1
 80013ba:	2800      	cmp	r0, #0
 80013bc:	d000      	beq.n	80013c0 <__aeabi_dadd+0x218>
 80013be:	e0de      	b.n	800157e <__aeabi_dadd+0x3d6>
 80013c0:	18ba      	adds	r2, r7, r2
 80013c2:	42ba      	cmp	r2, r7
 80013c4:	419b      	sbcs	r3, r3
 80013c6:	1864      	adds	r4, r4, r1
 80013c8:	425b      	negs	r3, r3
 80013ca:	18e4      	adds	r4, r4, r3
 80013cc:	0017      	movs	r7, r2
 80013ce:	2601      	movs	r6, #1
 80013d0:	0223      	lsls	r3, r4, #8
 80013d2:	d5a6      	bpl.n	8001322 <__aeabi_dadd+0x17a>
 80013d4:	2602      	movs	r6, #2
 80013d6:	e7d5      	b.n	8001384 <__aeabi_dadd+0x1dc>
 80013d8:	2d00      	cmp	r5, #0
 80013da:	d16e      	bne.n	80014ba <__aeabi_dadd+0x312>
 80013dc:	1c70      	adds	r0, r6, #1
 80013de:	0540      	lsls	r0, r0, #21
 80013e0:	0d40      	lsrs	r0, r0, #21
 80013e2:	2801      	cmp	r0, #1
 80013e4:	dc00      	bgt.n	80013e8 <__aeabi_dadd+0x240>
 80013e6:	e0f9      	b.n	80015dc <__aeabi_dadd+0x434>
 80013e8:	1ab8      	subs	r0, r7, r2
 80013ea:	4684      	mov	ip, r0
 80013ec:	4287      	cmp	r7, r0
 80013ee:	4180      	sbcs	r0, r0
 80013f0:	1ae5      	subs	r5, r4, r3
 80013f2:	4240      	negs	r0, r0
 80013f4:	1a2d      	subs	r5, r5, r0
 80013f6:	0228      	lsls	r0, r5, #8
 80013f8:	d400      	bmi.n	80013fc <__aeabi_dadd+0x254>
 80013fa:	e089      	b.n	8001510 <__aeabi_dadd+0x368>
 80013fc:	1bd7      	subs	r7, r2, r7
 80013fe:	42ba      	cmp	r2, r7
 8001400:	4192      	sbcs	r2, r2
 8001402:	1b1c      	subs	r4, r3, r4
 8001404:	4252      	negs	r2, r2
 8001406:	1aa5      	subs	r5, r4, r2
 8001408:	46d8      	mov	r8, fp
 800140a:	e729      	b.n	8001260 <__aeabi_dadd+0xb8>
 800140c:	4645      	mov	r5, r8
 800140e:	2400      	movs	r4, #0
 8001410:	2700      	movs	r7, #0
 8001412:	e76a      	b.n	80012ea <__aeabi_dadd+0x142>
 8001414:	4c45      	ldr	r4, [pc, #276]	; (800152c <__aeabi_dadd+0x384>)
 8001416:	1af6      	subs	r6, r6, r3
 8001418:	402c      	ands	r4, r5
 800141a:	e749      	b.n	80012b0 <__aeabi_dadd+0x108>
 800141c:	003d      	movs	r5, r7
 800141e:	3828      	subs	r0, #40	; 0x28
 8001420:	4085      	lsls	r5, r0
 8001422:	2700      	movs	r7, #0
 8001424:	e72e      	b.n	8001284 <__aeabi_dadd+0xdc>
 8001426:	0038      	movs	r0, r7
 8001428:	f001 fa28 	bl	800287c <__clzsi2>
 800142c:	3020      	adds	r0, #32
 800142e:	e71d      	b.n	800126c <__aeabi_dadd+0xc4>
 8001430:	430a      	orrs	r2, r1
 8001432:	1e51      	subs	r1, r2, #1
 8001434:	418a      	sbcs	r2, r1
 8001436:	2100      	movs	r1, #0
 8001438:	e707      	b.n	800124a <__aeabi_dadd+0xa2>
 800143a:	2b00      	cmp	r3, #0
 800143c:	d000      	beq.n	8001440 <__aeabi_dadd+0x298>
 800143e:	e0f3      	b.n	8001628 <__aeabi_dadd+0x480>
 8001440:	1c70      	adds	r0, r6, #1
 8001442:	0543      	lsls	r3, r0, #21
 8001444:	0d5b      	lsrs	r3, r3, #21
 8001446:	2b01      	cmp	r3, #1
 8001448:	dc00      	bgt.n	800144c <__aeabi_dadd+0x2a4>
 800144a:	e0ad      	b.n	80015a8 <__aeabi_dadd+0x400>
 800144c:	4b36      	ldr	r3, [pc, #216]	; (8001528 <__aeabi_dadd+0x380>)
 800144e:	4298      	cmp	r0, r3
 8001450:	d100      	bne.n	8001454 <__aeabi_dadd+0x2ac>
 8001452:	e0d1      	b.n	80015f8 <__aeabi_dadd+0x450>
 8001454:	18ba      	adds	r2, r7, r2
 8001456:	42ba      	cmp	r2, r7
 8001458:	41bf      	sbcs	r7, r7
 800145a:	1864      	adds	r4, r4, r1
 800145c:	427f      	negs	r7, r7
 800145e:	19e4      	adds	r4, r4, r7
 8001460:	07e7      	lsls	r7, r4, #31
 8001462:	0852      	lsrs	r2, r2, #1
 8001464:	4317      	orrs	r7, r2
 8001466:	0864      	lsrs	r4, r4, #1
 8001468:	0006      	movs	r6, r0
 800146a:	e721      	b.n	80012b0 <__aeabi_dadd+0x108>
 800146c:	482e      	ldr	r0, [pc, #184]	; (8001528 <__aeabi_dadd+0x380>)
 800146e:	4285      	cmp	r5, r0
 8001470:	d100      	bne.n	8001474 <__aeabi_dadd+0x2cc>
 8001472:	e093      	b.n	800159c <__aeabi_dadd+0x3f4>
 8001474:	001d      	movs	r5, r3
 8001476:	e6d0      	b.n	800121a <__aeabi_dadd+0x72>
 8001478:	0029      	movs	r1, r5
 800147a:	3e1f      	subs	r6, #31
 800147c:	40f1      	lsrs	r1, r6
 800147e:	2b20      	cmp	r3, #32
 8001480:	d100      	bne.n	8001484 <__aeabi_dadd+0x2dc>
 8001482:	e08d      	b.n	80015a0 <__aeabi_dadd+0x3f8>
 8001484:	2240      	movs	r2, #64	; 0x40
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	409d      	lsls	r5, r3
 800148a:	432f      	orrs	r7, r5
 800148c:	1e7d      	subs	r5, r7, #1
 800148e:	41af      	sbcs	r7, r5
 8001490:	2400      	movs	r4, #0
 8001492:	430f      	orrs	r7, r1
 8001494:	2600      	movs	r6, #0
 8001496:	e744      	b.n	8001322 <__aeabi_dadd+0x17a>
 8001498:	002b      	movs	r3, r5
 800149a:	0008      	movs	r0, r1
 800149c:	3b20      	subs	r3, #32
 800149e:	40d8      	lsrs	r0, r3
 80014a0:	0003      	movs	r3, r0
 80014a2:	2d20      	cmp	r5, #32
 80014a4:	d100      	bne.n	80014a8 <__aeabi_dadd+0x300>
 80014a6:	e07d      	b.n	80015a4 <__aeabi_dadd+0x3fc>
 80014a8:	2040      	movs	r0, #64	; 0x40
 80014aa:	1b45      	subs	r5, r0, r5
 80014ac:	40a9      	lsls	r1, r5
 80014ae:	430a      	orrs	r2, r1
 80014b0:	1e51      	subs	r1, r2, #1
 80014b2:	418a      	sbcs	r2, r1
 80014b4:	2100      	movs	r1, #0
 80014b6:	431a      	orrs	r2, r3
 80014b8:	e6c7      	b.n	800124a <__aeabi_dadd+0xa2>
 80014ba:	2e00      	cmp	r6, #0
 80014bc:	d050      	beq.n	8001560 <__aeabi_dadd+0x3b8>
 80014be:	4e1a      	ldr	r6, [pc, #104]	; (8001528 <__aeabi_dadd+0x380>)
 80014c0:	42b0      	cmp	r0, r6
 80014c2:	d057      	beq.n	8001574 <__aeabi_dadd+0x3cc>
 80014c4:	2680      	movs	r6, #128	; 0x80
 80014c6:	426b      	negs	r3, r5
 80014c8:	4699      	mov	r9, r3
 80014ca:	0436      	lsls	r6, r6, #16
 80014cc:	4334      	orrs	r4, r6
 80014ce:	464b      	mov	r3, r9
 80014d0:	2b38      	cmp	r3, #56	; 0x38
 80014d2:	dd00      	ble.n	80014d6 <__aeabi_dadd+0x32e>
 80014d4:	e0d6      	b.n	8001684 <__aeabi_dadd+0x4dc>
 80014d6:	2b1f      	cmp	r3, #31
 80014d8:	dd00      	ble.n	80014dc <__aeabi_dadd+0x334>
 80014da:	e135      	b.n	8001748 <__aeabi_dadd+0x5a0>
 80014dc:	2620      	movs	r6, #32
 80014de:	1af5      	subs	r5, r6, r3
 80014e0:	0026      	movs	r6, r4
 80014e2:	40ae      	lsls	r6, r5
 80014e4:	46b2      	mov	sl, r6
 80014e6:	003e      	movs	r6, r7
 80014e8:	40de      	lsrs	r6, r3
 80014ea:	46ac      	mov	ip, r5
 80014ec:	0035      	movs	r5, r6
 80014ee:	4656      	mov	r6, sl
 80014f0:	432e      	orrs	r6, r5
 80014f2:	4665      	mov	r5, ip
 80014f4:	40af      	lsls	r7, r5
 80014f6:	1e7d      	subs	r5, r7, #1
 80014f8:	41af      	sbcs	r7, r5
 80014fa:	40dc      	lsrs	r4, r3
 80014fc:	4337      	orrs	r7, r6
 80014fe:	1bd7      	subs	r7, r2, r7
 8001500:	42ba      	cmp	r2, r7
 8001502:	4192      	sbcs	r2, r2
 8001504:	1b0c      	subs	r4, r1, r4
 8001506:	4252      	negs	r2, r2
 8001508:	1aa4      	subs	r4, r4, r2
 800150a:	0006      	movs	r6, r0
 800150c:	46d8      	mov	r8, fp
 800150e:	e6a3      	b.n	8001258 <__aeabi_dadd+0xb0>
 8001510:	4664      	mov	r4, ip
 8001512:	4667      	mov	r7, ip
 8001514:	432c      	orrs	r4, r5
 8001516:	d000      	beq.n	800151a <__aeabi_dadd+0x372>
 8001518:	e6a2      	b.n	8001260 <__aeabi_dadd+0xb8>
 800151a:	2500      	movs	r5, #0
 800151c:	2600      	movs	r6, #0
 800151e:	2700      	movs	r7, #0
 8001520:	e706      	b.n	8001330 <__aeabi_dadd+0x188>
 8001522:	001e      	movs	r6, r3
 8001524:	e6c4      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	000007ff 	.word	0x000007ff
 800152c:	ff7fffff 	.word	0xff7fffff
 8001530:	800fffff 	.word	0x800fffff
 8001534:	2b1f      	cmp	r3, #31
 8001536:	dc63      	bgt.n	8001600 <__aeabi_dadd+0x458>
 8001538:	2020      	movs	r0, #32
 800153a:	1ac3      	subs	r3, r0, r3
 800153c:	0008      	movs	r0, r1
 800153e:	4098      	lsls	r0, r3
 8001540:	469c      	mov	ip, r3
 8001542:	4683      	mov	fp, r0
 8001544:	4653      	mov	r3, sl
 8001546:	0010      	movs	r0, r2
 8001548:	40d8      	lsrs	r0, r3
 800154a:	0003      	movs	r3, r0
 800154c:	4658      	mov	r0, fp
 800154e:	4318      	orrs	r0, r3
 8001550:	4663      	mov	r3, ip
 8001552:	409a      	lsls	r2, r3
 8001554:	1e53      	subs	r3, r2, #1
 8001556:	419a      	sbcs	r2, r3
 8001558:	4653      	mov	r3, sl
 800155a:	4302      	orrs	r2, r0
 800155c:	40d9      	lsrs	r1, r3
 800155e:	e703      	b.n	8001368 <__aeabi_dadd+0x1c0>
 8001560:	0026      	movs	r6, r4
 8001562:	433e      	orrs	r6, r7
 8001564:	d006      	beq.n	8001574 <__aeabi_dadd+0x3cc>
 8001566:	43eb      	mvns	r3, r5
 8001568:	4699      	mov	r9, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0c7      	beq.n	80014fe <__aeabi_dadd+0x356>
 800156e:	4e94      	ldr	r6, [pc, #592]	; (80017c0 <__aeabi_dadd+0x618>)
 8001570:	42b0      	cmp	r0, r6
 8001572:	d1ac      	bne.n	80014ce <__aeabi_dadd+0x326>
 8001574:	000c      	movs	r4, r1
 8001576:	0017      	movs	r7, r2
 8001578:	0006      	movs	r6, r0
 800157a:	46d8      	mov	r8, fp
 800157c:	e698      	b.n	80012b0 <__aeabi_dadd+0x108>
 800157e:	4b90      	ldr	r3, [pc, #576]	; (80017c0 <__aeabi_dadd+0x618>)
 8001580:	459a      	cmp	sl, r3
 8001582:	d00b      	beq.n	800159c <__aeabi_dadd+0x3f4>
 8001584:	4682      	mov	sl, r0
 8001586:	e6e7      	b.n	8001358 <__aeabi_dadd+0x1b0>
 8001588:	2800      	cmp	r0, #0
 800158a:	d000      	beq.n	800158e <__aeabi_dadd+0x3e6>
 800158c:	e09e      	b.n	80016cc <__aeabi_dadd+0x524>
 800158e:	0018      	movs	r0, r3
 8001590:	4310      	orrs	r0, r2
 8001592:	d100      	bne.n	8001596 <__aeabi_dadd+0x3ee>
 8001594:	e0e9      	b.n	800176a <__aeabi_dadd+0x5c2>
 8001596:	001c      	movs	r4, r3
 8001598:	0017      	movs	r7, r2
 800159a:	46d8      	mov	r8, fp
 800159c:	4e88      	ldr	r6, [pc, #544]	; (80017c0 <__aeabi_dadd+0x618>)
 800159e:	e687      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015a0:	2500      	movs	r5, #0
 80015a2:	e772      	b.n	800148a <__aeabi_dadd+0x2e2>
 80015a4:	2100      	movs	r1, #0
 80015a6:	e782      	b.n	80014ae <__aeabi_dadd+0x306>
 80015a8:	0023      	movs	r3, r4
 80015aa:	433b      	orrs	r3, r7
 80015ac:	2e00      	cmp	r6, #0
 80015ae:	d000      	beq.n	80015b2 <__aeabi_dadd+0x40a>
 80015b0:	e0ab      	b.n	800170a <__aeabi_dadd+0x562>
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d100      	bne.n	80015b8 <__aeabi_dadd+0x410>
 80015b6:	e0e7      	b.n	8001788 <__aeabi_dadd+0x5e0>
 80015b8:	000b      	movs	r3, r1
 80015ba:	4313      	orrs	r3, r2
 80015bc:	d100      	bne.n	80015c0 <__aeabi_dadd+0x418>
 80015be:	e677      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015c0:	18ba      	adds	r2, r7, r2
 80015c2:	42ba      	cmp	r2, r7
 80015c4:	41bf      	sbcs	r7, r7
 80015c6:	1864      	adds	r4, r4, r1
 80015c8:	427f      	negs	r7, r7
 80015ca:	19e4      	adds	r4, r4, r7
 80015cc:	0223      	lsls	r3, r4, #8
 80015ce:	d400      	bmi.n	80015d2 <__aeabi_dadd+0x42a>
 80015d0:	e0f2      	b.n	80017b8 <__aeabi_dadd+0x610>
 80015d2:	4b7c      	ldr	r3, [pc, #496]	; (80017c4 <__aeabi_dadd+0x61c>)
 80015d4:	0017      	movs	r7, r2
 80015d6:	401c      	ands	r4, r3
 80015d8:	0006      	movs	r6, r0
 80015da:	e669      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015dc:	0020      	movs	r0, r4
 80015de:	4338      	orrs	r0, r7
 80015e0:	2e00      	cmp	r6, #0
 80015e2:	d1d1      	bne.n	8001588 <__aeabi_dadd+0x3e0>
 80015e4:	2800      	cmp	r0, #0
 80015e6:	d15b      	bne.n	80016a0 <__aeabi_dadd+0x4f8>
 80015e8:	001c      	movs	r4, r3
 80015ea:	4314      	orrs	r4, r2
 80015ec:	d100      	bne.n	80015f0 <__aeabi_dadd+0x448>
 80015ee:	e0a8      	b.n	8001742 <__aeabi_dadd+0x59a>
 80015f0:	001c      	movs	r4, r3
 80015f2:	0017      	movs	r7, r2
 80015f4:	46d8      	mov	r8, fp
 80015f6:	e65b      	b.n	80012b0 <__aeabi_dadd+0x108>
 80015f8:	0006      	movs	r6, r0
 80015fa:	2400      	movs	r4, #0
 80015fc:	2700      	movs	r7, #0
 80015fe:	e697      	b.n	8001330 <__aeabi_dadd+0x188>
 8001600:	4650      	mov	r0, sl
 8001602:	000b      	movs	r3, r1
 8001604:	3820      	subs	r0, #32
 8001606:	40c3      	lsrs	r3, r0
 8001608:	4699      	mov	r9, r3
 800160a:	4653      	mov	r3, sl
 800160c:	2b20      	cmp	r3, #32
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x46a>
 8001610:	e095      	b.n	800173e <__aeabi_dadd+0x596>
 8001612:	2340      	movs	r3, #64	; 0x40
 8001614:	4650      	mov	r0, sl
 8001616:	1a1b      	subs	r3, r3, r0
 8001618:	4099      	lsls	r1, r3
 800161a:	430a      	orrs	r2, r1
 800161c:	1e51      	subs	r1, r2, #1
 800161e:	418a      	sbcs	r2, r1
 8001620:	464b      	mov	r3, r9
 8001622:	2100      	movs	r1, #0
 8001624:	431a      	orrs	r2, r3
 8001626:	e69f      	b.n	8001368 <__aeabi_dadd+0x1c0>
 8001628:	2e00      	cmp	r6, #0
 800162a:	d130      	bne.n	800168e <__aeabi_dadd+0x4e6>
 800162c:	0026      	movs	r6, r4
 800162e:	433e      	orrs	r6, r7
 8001630:	d067      	beq.n	8001702 <__aeabi_dadd+0x55a>
 8001632:	43db      	mvns	r3, r3
 8001634:	469a      	mov	sl, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d01c      	beq.n	8001674 <__aeabi_dadd+0x4cc>
 800163a:	4e61      	ldr	r6, [pc, #388]	; (80017c0 <__aeabi_dadd+0x618>)
 800163c:	42b0      	cmp	r0, r6
 800163e:	d060      	beq.n	8001702 <__aeabi_dadd+0x55a>
 8001640:	4653      	mov	r3, sl
 8001642:	2b38      	cmp	r3, #56	; 0x38
 8001644:	dd00      	ble.n	8001648 <__aeabi_dadd+0x4a0>
 8001646:	e096      	b.n	8001776 <__aeabi_dadd+0x5ce>
 8001648:	2b1f      	cmp	r3, #31
 800164a:	dd00      	ble.n	800164e <__aeabi_dadd+0x4a6>
 800164c:	e09f      	b.n	800178e <__aeabi_dadd+0x5e6>
 800164e:	2620      	movs	r6, #32
 8001650:	1af3      	subs	r3, r6, r3
 8001652:	0026      	movs	r6, r4
 8001654:	409e      	lsls	r6, r3
 8001656:	469c      	mov	ip, r3
 8001658:	46b3      	mov	fp, r6
 800165a:	4653      	mov	r3, sl
 800165c:	003e      	movs	r6, r7
 800165e:	40de      	lsrs	r6, r3
 8001660:	0033      	movs	r3, r6
 8001662:	465e      	mov	r6, fp
 8001664:	431e      	orrs	r6, r3
 8001666:	4663      	mov	r3, ip
 8001668:	409f      	lsls	r7, r3
 800166a:	1e7b      	subs	r3, r7, #1
 800166c:	419f      	sbcs	r7, r3
 800166e:	4653      	mov	r3, sl
 8001670:	40dc      	lsrs	r4, r3
 8001672:	4337      	orrs	r7, r6
 8001674:	18bf      	adds	r7, r7, r2
 8001676:	4297      	cmp	r7, r2
 8001678:	4192      	sbcs	r2, r2
 800167a:	1864      	adds	r4, r4, r1
 800167c:	4252      	negs	r2, r2
 800167e:	18a4      	adds	r4, r4, r2
 8001680:	0006      	movs	r6, r0
 8001682:	e678      	b.n	8001376 <__aeabi_dadd+0x1ce>
 8001684:	4327      	orrs	r7, r4
 8001686:	1e7c      	subs	r4, r7, #1
 8001688:	41a7      	sbcs	r7, r4
 800168a:	2400      	movs	r4, #0
 800168c:	e737      	b.n	80014fe <__aeabi_dadd+0x356>
 800168e:	4e4c      	ldr	r6, [pc, #304]	; (80017c0 <__aeabi_dadd+0x618>)
 8001690:	42b0      	cmp	r0, r6
 8001692:	d036      	beq.n	8001702 <__aeabi_dadd+0x55a>
 8001694:	2680      	movs	r6, #128	; 0x80
 8001696:	425b      	negs	r3, r3
 8001698:	0436      	lsls	r6, r6, #16
 800169a:	469a      	mov	sl, r3
 800169c:	4334      	orrs	r4, r6
 800169e:	e7cf      	b.n	8001640 <__aeabi_dadd+0x498>
 80016a0:	0018      	movs	r0, r3
 80016a2:	4310      	orrs	r0, r2
 80016a4:	d100      	bne.n	80016a8 <__aeabi_dadd+0x500>
 80016a6:	e603      	b.n	80012b0 <__aeabi_dadd+0x108>
 80016a8:	1ab8      	subs	r0, r7, r2
 80016aa:	4684      	mov	ip, r0
 80016ac:	4567      	cmp	r7, ip
 80016ae:	41ad      	sbcs	r5, r5
 80016b0:	1ae0      	subs	r0, r4, r3
 80016b2:	426d      	negs	r5, r5
 80016b4:	1b40      	subs	r0, r0, r5
 80016b6:	0205      	lsls	r5, r0, #8
 80016b8:	d400      	bmi.n	80016bc <__aeabi_dadd+0x514>
 80016ba:	e62c      	b.n	8001316 <__aeabi_dadd+0x16e>
 80016bc:	1bd7      	subs	r7, r2, r7
 80016be:	42ba      	cmp	r2, r7
 80016c0:	4192      	sbcs	r2, r2
 80016c2:	1b1c      	subs	r4, r3, r4
 80016c4:	4252      	negs	r2, r2
 80016c6:	1aa4      	subs	r4, r4, r2
 80016c8:	46d8      	mov	r8, fp
 80016ca:	e5f1      	b.n	80012b0 <__aeabi_dadd+0x108>
 80016cc:	0018      	movs	r0, r3
 80016ce:	4310      	orrs	r0, r2
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dadd+0x52c>
 80016d2:	e763      	b.n	800159c <__aeabi_dadd+0x3f4>
 80016d4:	08f8      	lsrs	r0, r7, #3
 80016d6:	0767      	lsls	r7, r4, #29
 80016d8:	4307      	orrs	r7, r0
 80016da:	2080      	movs	r0, #128	; 0x80
 80016dc:	08e4      	lsrs	r4, r4, #3
 80016de:	0300      	lsls	r0, r0, #12
 80016e0:	4204      	tst	r4, r0
 80016e2:	d008      	beq.n	80016f6 <__aeabi_dadd+0x54e>
 80016e4:	08dd      	lsrs	r5, r3, #3
 80016e6:	4205      	tst	r5, r0
 80016e8:	d105      	bne.n	80016f6 <__aeabi_dadd+0x54e>
 80016ea:	08d2      	lsrs	r2, r2, #3
 80016ec:	0759      	lsls	r1, r3, #29
 80016ee:	4311      	orrs	r1, r2
 80016f0:	000f      	movs	r7, r1
 80016f2:	002c      	movs	r4, r5
 80016f4:	46d8      	mov	r8, fp
 80016f6:	0f7b      	lsrs	r3, r7, #29
 80016f8:	00e4      	lsls	r4, r4, #3
 80016fa:	431c      	orrs	r4, r3
 80016fc:	00ff      	lsls	r7, r7, #3
 80016fe:	4e30      	ldr	r6, [pc, #192]	; (80017c0 <__aeabi_dadd+0x618>)
 8001700:	e5d6      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001702:	000c      	movs	r4, r1
 8001704:	0017      	movs	r7, r2
 8001706:	0006      	movs	r6, r0
 8001708:	e5d2      	b.n	80012b0 <__aeabi_dadd+0x108>
 800170a:	2b00      	cmp	r3, #0
 800170c:	d038      	beq.n	8001780 <__aeabi_dadd+0x5d8>
 800170e:	000b      	movs	r3, r1
 8001710:	4313      	orrs	r3, r2
 8001712:	d100      	bne.n	8001716 <__aeabi_dadd+0x56e>
 8001714:	e742      	b.n	800159c <__aeabi_dadd+0x3f4>
 8001716:	08f8      	lsrs	r0, r7, #3
 8001718:	0767      	lsls	r7, r4, #29
 800171a:	4307      	orrs	r7, r0
 800171c:	2080      	movs	r0, #128	; 0x80
 800171e:	08e4      	lsrs	r4, r4, #3
 8001720:	0300      	lsls	r0, r0, #12
 8001722:	4204      	tst	r4, r0
 8001724:	d0e7      	beq.n	80016f6 <__aeabi_dadd+0x54e>
 8001726:	08cb      	lsrs	r3, r1, #3
 8001728:	4203      	tst	r3, r0
 800172a:	d1e4      	bne.n	80016f6 <__aeabi_dadd+0x54e>
 800172c:	08d2      	lsrs	r2, r2, #3
 800172e:	0749      	lsls	r1, r1, #29
 8001730:	4311      	orrs	r1, r2
 8001732:	000f      	movs	r7, r1
 8001734:	001c      	movs	r4, r3
 8001736:	e7de      	b.n	80016f6 <__aeabi_dadd+0x54e>
 8001738:	2700      	movs	r7, #0
 800173a:	2400      	movs	r4, #0
 800173c:	e5d5      	b.n	80012ea <__aeabi_dadd+0x142>
 800173e:	2100      	movs	r1, #0
 8001740:	e76b      	b.n	800161a <__aeabi_dadd+0x472>
 8001742:	2500      	movs	r5, #0
 8001744:	2700      	movs	r7, #0
 8001746:	e5f3      	b.n	8001330 <__aeabi_dadd+0x188>
 8001748:	464e      	mov	r6, r9
 800174a:	0025      	movs	r5, r4
 800174c:	3e20      	subs	r6, #32
 800174e:	40f5      	lsrs	r5, r6
 8001750:	464b      	mov	r3, r9
 8001752:	002e      	movs	r6, r5
 8001754:	2b20      	cmp	r3, #32
 8001756:	d02d      	beq.n	80017b4 <__aeabi_dadd+0x60c>
 8001758:	2540      	movs	r5, #64	; 0x40
 800175a:	1aed      	subs	r5, r5, r3
 800175c:	40ac      	lsls	r4, r5
 800175e:	4327      	orrs	r7, r4
 8001760:	1e7c      	subs	r4, r7, #1
 8001762:	41a7      	sbcs	r7, r4
 8001764:	2400      	movs	r4, #0
 8001766:	4337      	orrs	r7, r6
 8001768:	e6c9      	b.n	80014fe <__aeabi_dadd+0x356>
 800176a:	2480      	movs	r4, #128	; 0x80
 800176c:	2500      	movs	r5, #0
 800176e:	0324      	lsls	r4, r4, #12
 8001770:	4e13      	ldr	r6, [pc, #76]	; (80017c0 <__aeabi_dadd+0x618>)
 8001772:	2700      	movs	r7, #0
 8001774:	e5dc      	b.n	8001330 <__aeabi_dadd+0x188>
 8001776:	4327      	orrs	r7, r4
 8001778:	1e7c      	subs	r4, r7, #1
 800177a:	41a7      	sbcs	r7, r4
 800177c:	2400      	movs	r4, #0
 800177e:	e779      	b.n	8001674 <__aeabi_dadd+0x4cc>
 8001780:	000c      	movs	r4, r1
 8001782:	0017      	movs	r7, r2
 8001784:	4e0e      	ldr	r6, [pc, #56]	; (80017c0 <__aeabi_dadd+0x618>)
 8001786:	e593      	b.n	80012b0 <__aeabi_dadd+0x108>
 8001788:	000c      	movs	r4, r1
 800178a:	0017      	movs	r7, r2
 800178c:	e590      	b.n	80012b0 <__aeabi_dadd+0x108>
 800178e:	4656      	mov	r6, sl
 8001790:	0023      	movs	r3, r4
 8001792:	3e20      	subs	r6, #32
 8001794:	40f3      	lsrs	r3, r6
 8001796:	4699      	mov	r9, r3
 8001798:	4653      	mov	r3, sl
 800179a:	2b20      	cmp	r3, #32
 800179c:	d00e      	beq.n	80017bc <__aeabi_dadd+0x614>
 800179e:	2340      	movs	r3, #64	; 0x40
 80017a0:	4656      	mov	r6, sl
 80017a2:	1b9b      	subs	r3, r3, r6
 80017a4:	409c      	lsls	r4, r3
 80017a6:	4327      	orrs	r7, r4
 80017a8:	1e7c      	subs	r4, r7, #1
 80017aa:	41a7      	sbcs	r7, r4
 80017ac:	464b      	mov	r3, r9
 80017ae:	2400      	movs	r4, #0
 80017b0:	431f      	orrs	r7, r3
 80017b2:	e75f      	b.n	8001674 <__aeabi_dadd+0x4cc>
 80017b4:	2400      	movs	r4, #0
 80017b6:	e7d2      	b.n	800175e <__aeabi_dadd+0x5b6>
 80017b8:	0017      	movs	r7, r2
 80017ba:	e5b2      	b.n	8001322 <__aeabi_dadd+0x17a>
 80017bc:	2400      	movs	r4, #0
 80017be:	e7f2      	b.n	80017a6 <__aeabi_dadd+0x5fe>
 80017c0:	000007ff 	.word	0x000007ff
 80017c4:	ff7fffff 	.word	0xff7fffff

080017c8 <__aeabi_ddiv>:
 80017c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ca:	4657      	mov	r7, sl
 80017cc:	4645      	mov	r5, r8
 80017ce:	46de      	mov	lr, fp
 80017d0:	464e      	mov	r6, r9
 80017d2:	b5e0      	push	{r5, r6, r7, lr}
 80017d4:	004c      	lsls	r4, r1, #1
 80017d6:	030e      	lsls	r6, r1, #12
 80017d8:	b087      	sub	sp, #28
 80017da:	4683      	mov	fp, r0
 80017dc:	4692      	mov	sl, r2
 80017de:	001d      	movs	r5, r3
 80017e0:	4680      	mov	r8, r0
 80017e2:	0b36      	lsrs	r6, r6, #12
 80017e4:	0d64      	lsrs	r4, r4, #21
 80017e6:	0fcf      	lsrs	r7, r1, #31
 80017e8:	2c00      	cmp	r4, #0
 80017ea:	d04f      	beq.n	800188c <__aeabi_ddiv+0xc4>
 80017ec:	4b6f      	ldr	r3, [pc, #444]	; (80019ac <__aeabi_ddiv+0x1e4>)
 80017ee:	429c      	cmp	r4, r3
 80017f0:	d035      	beq.n	800185e <__aeabi_ddiv+0x96>
 80017f2:	2380      	movs	r3, #128	; 0x80
 80017f4:	0f42      	lsrs	r2, r0, #29
 80017f6:	041b      	lsls	r3, r3, #16
 80017f8:	00f6      	lsls	r6, r6, #3
 80017fa:	4313      	orrs	r3, r2
 80017fc:	4333      	orrs	r3, r6
 80017fe:	4699      	mov	r9, r3
 8001800:	00c3      	lsls	r3, r0, #3
 8001802:	4698      	mov	r8, r3
 8001804:	4b6a      	ldr	r3, [pc, #424]	; (80019b0 <__aeabi_ddiv+0x1e8>)
 8001806:	2600      	movs	r6, #0
 8001808:	469c      	mov	ip, r3
 800180a:	2300      	movs	r3, #0
 800180c:	4464      	add	r4, ip
 800180e:	9303      	str	r3, [sp, #12]
 8001810:	032b      	lsls	r3, r5, #12
 8001812:	0b1b      	lsrs	r3, r3, #12
 8001814:	469b      	mov	fp, r3
 8001816:	006b      	lsls	r3, r5, #1
 8001818:	0fed      	lsrs	r5, r5, #31
 800181a:	4650      	mov	r0, sl
 800181c:	0d5b      	lsrs	r3, r3, #21
 800181e:	9501      	str	r5, [sp, #4]
 8001820:	d05e      	beq.n	80018e0 <__aeabi_ddiv+0x118>
 8001822:	4a62      	ldr	r2, [pc, #392]	; (80019ac <__aeabi_ddiv+0x1e4>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d053      	beq.n	80018d0 <__aeabi_ddiv+0x108>
 8001828:	465a      	mov	r2, fp
 800182a:	00d1      	lsls	r1, r2, #3
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	0f40      	lsrs	r0, r0, #29
 8001830:	0412      	lsls	r2, r2, #16
 8001832:	4302      	orrs	r2, r0
 8001834:	430a      	orrs	r2, r1
 8001836:	4693      	mov	fp, r2
 8001838:	4652      	mov	r2, sl
 800183a:	00d1      	lsls	r1, r2, #3
 800183c:	4a5c      	ldr	r2, [pc, #368]	; (80019b0 <__aeabi_ddiv+0x1e8>)
 800183e:	4694      	mov	ip, r2
 8001840:	2200      	movs	r2, #0
 8001842:	4463      	add	r3, ip
 8001844:	0038      	movs	r0, r7
 8001846:	4068      	eors	r0, r5
 8001848:	4684      	mov	ip, r0
 800184a:	9002      	str	r0, [sp, #8]
 800184c:	1ae4      	subs	r4, r4, r3
 800184e:	4316      	orrs	r6, r2
 8001850:	2e0f      	cmp	r6, #15
 8001852:	d900      	bls.n	8001856 <__aeabi_ddiv+0x8e>
 8001854:	e0b4      	b.n	80019c0 <__aeabi_ddiv+0x1f8>
 8001856:	4b57      	ldr	r3, [pc, #348]	; (80019b4 <__aeabi_ddiv+0x1ec>)
 8001858:	00b6      	lsls	r6, r6, #2
 800185a:	599b      	ldr	r3, [r3, r6]
 800185c:	469f      	mov	pc, r3
 800185e:	0003      	movs	r3, r0
 8001860:	4333      	orrs	r3, r6
 8001862:	4699      	mov	r9, r3
 8001864:	d16c      	bne.n	8001940 <__aeabi_ddiv+0x178>
 8001866:	2300      	movs	r3, #0
 8001868:	4698      	mov	r8, r3
 800186a:	3302      	adds	r3, #2
 800186c:	2608      	movs	r6, #8
 800186e:	9303      	str	r3, [sp, #12]
 8001870:	e7ce      	b.n	8001810 <__aeabi_ddiv+0x48>
 8001872:	46cb      	mov	fp, r9
 8001874:	4641      	mov	r1, r8
 8001876:	9a03      	ldr	r2, [sp, #12]
 8001878:	9701      	str	r7, [sp, #4]
 800187a:	2a02      	cmp	r2, #2
 800187c:	d165      	bne.n	800194a <__aeabi_ddiv+0x182>
 800187e:	9b01      	ldr	r3, [sp, #4]
 8001880:	4c4a      	ldr	r4, [pc, #296]	; (80019ac <__aeabi_ddiv+0x1e4>)
 8001882:	469c      	mov	ip, r3
 8001884:	2300      	movs	r3, #0
 8001886:	2200      	movs	r2, #0
 8001888:	4698      	mov	r8, r3
 800188a:	e06b      	b.n	8001964 <__aeabi_ddiv+0x19c>
 800188c:	0003      	movs	r3, r0
 800188e:	4333      	orrs	r3, r6
 8001890:	4699      	mov	r9, r3
 8001892:	d04e      	beq.n	8001932 <__aeabi_ddiv+0x16a>
 8001894:	2e00      	cmp	r6, #0
 8001896:	d100      	bne.n	800189a <__aeabi_ddiv+0xd2>
 8001898:	e1bc      	b.n	8001c14 <__aeabi_ddiv+0x44c>
 800189a:	0030      	movs	r0, r6
 800189c:	f000 ffee 	bl	800287c <__clzsi2>
 80018a0:	0003      	movs	r3, r0
 80018a2:	3b0b      	subs	r3, #11
 80018a4:	2b1c      	cmp	r3, #28
 80018a6:	dd00      	ble.n	80018aa <__aeabi_ddiv+0xe2>
 80018a8:	e1ac      	b.n	8001c04 <__aeabi_ddiv+0x43c>
 80018aa:	221d      	movs	r2, #29
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	465a      	mov	r2, fp
 80018b0:	0001      	movs	r1, r0
 80018b2:	40da      	lsrs	r2, r3
 80018b4:	3908      	subs	r1, #8
 80018b6:	408e      	lsls	r6, r1
 80018b8:	0013      	movs	r3, r2
 80018ba:	4333      	orrs	r3, r6
 80018bc:	4699      	mov	r9, r3
 80018be:	465b      	mov	r3, fp
 80018c0:	408b      	lsls	r3, r1
 80018c2:	4698      	mov	r8, r3
 80018c4:	2300      	movs	r3, #0
 80018c6:	4c3c      	ldr	r4, [pc, #240]	; (80019b8 <__aeabi_ddiv+0x1f0>)
 80018c8:	2600      	movs	r6, #0
 80018ca:	1a24      	subs	r4, r4, r0
 80018cc:	9303      	str	r3, [sp, #12]
 80018ce:	e79f      	b.n	8001810 <__aeabi_ddiv+0x48>
 80018d0:	4651      	mov	r1, sl
 80018d2:	465a      	mov	r2, fp
 80018d4:	4311      	orrs	r1, r2
 80018d6:	d129      	bne.n	800192c <__aeabi_ddiv+0x164>
 80018d8:	2200      	movs	r2, #0
 80018da:	4693      	mov	fp, r2
 80018dc:	3202      	adds	r2, #2
 80018de:	e7b1      	b.n	8001844 <__aeabi_ddiv+0x7c>
 80018e0:	4659      	mov	r1, fp
 80018e2:	4301      	orrs	r1, r0
 80018e4:	d01e      	beq.n	8001924 <__aeabi_ddiv+0x15c>
 80018e6:	465b      	mov	r3, fp
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d100      	bne.n	80018ee <__aeabi_ddiv+0x126>
 80018ec:	e19e      	b.n	8001c2c <__aeabi_ddiv+0x464>
 80018ee:	4658      	mov	r0, fp
 80018f0:	f000 ffc4 	bl	800287c <__clzsi2>
 80018f4:	0003      	movs	r3, r0
 80018f6:	3b0b      	subs	r3, #11
 80018f8:	2b1c      	cmp	r3, #28
 80018fa:	dd00      	ble.n	80018fe <__aeabi_ddiv+0x136>
 80018fc:	e18f      	b.n	8001c1e <__aeabi_ddiv+0x456>
 80018fe:	0002      	movs	r2, r0
 8001900:	4659      	mov	r1, fp
 8001902:	3a08      	subs	r2, #8
 8001904:	4091      	lsls	r1, r2
 8001906:	468b      	mov	fp, r1
 8001908:	211d      	movs	r1, #29
 800190a:	1acb      	subs	r3, r1, r3
 800190c:	4651      	mov	r1, sl
 800190e:	40d9      	lsrs	r1, r3
 8001910:	000b      	movs	r3, r1
 8001912:	4659      	mov	r1, fp
 8001914:	430b      	orrs	r3, r1
 8001916:	4651      	mov	r1, sl
 8001918:	469b      	mov	fp, r3
 800191a:	4091      	lsls	r1, r2
 800191c:	4b26      	ldr	r3, [pc, #152]	; (80019b8 <__aeabi_ddiv+0x1f0>)
 800191e:	2200      	movs	r2, #0
 8001920:	1a1b      	subs	r3, r3, r0
 8001922:	e78f      	b.n	8001844 <__aeabi_ddiv+0x7c>
 8001924:	2300      	movs	r3, #0
 8001926:	2201      	movs	r2, #1
 8001928:	469b      	mov	fp, r3
 800192a:	e78b      	b.n	8001844 <__aeabi_ddiv+0x7c>
 800192c:	4651      	mov	r1, sl
 800192e:	2203      	movs	r2, #3
 8001930:	e788      	b.n	8001844 <__aeabi_ddiv+0x7c>
 8001932:	2300      	movs	r3, #0
 8001934:	4698      	mov	r8, r3
 8001936:	3301      	adds	r3, #1
 8001938:	2604      	movs	r6, #4
 800193a:	2400      	movs	r4, #0
 800193c:	9303      	str	r3, [sp, #12]
 800193e:	e767      	b.n	8001810 <__aeabi_ddiv+0x48>
 8001940:	2303      	movs	r3, #3
 8001942:	46b1      	mov	r9, r6
 8001944:	9303      	str	r3, [sp, #12]
 8001946:	260c      	movs	r6, #12
 8001948:	e762      	b.n	8001810 <__aeabi_ddiv+0x48>
 800194a:	2a03      	cmp	r2, #3
 800194c:	d100      	bne.n	8001950 <__aeabi_ddiv+0x188>
 800194e:	e25c      	b.n	8001e0a <__aeabi_ddiv+0x642>
 8001950:	9b01      	ldr	r3, [sp, #4]
 8001952:	2a01      	cmp	r2, #1
 8001954:	d000      	beq.n	8001958 <__aeabi_ddiv+0x190>
 8001956:	e1e4      	b.n	8001d22 <__aeabi_ddiv+0x55a>
 8001958:	4013      	ands	r3, r2
 800195a:	469c      	mov	ip, r3
 800195c:	2300      	movs	r3, #0
 800195e:	2400      	movs	r4, #0
 8001960:	2200      	movs	r2, #0
 8001962:	4698      	mov	r8, r3
 8001964:	2100      	movs	r1, #0
 8001966:	0312      	lsls	r2, r2, #12
 8001968:	0b13      	lsrs	r3, r2, #12
 800196a:	0d0a      	lsrs	r2, r1, #20
 800196c:	0512      	lsls	r2, r2, #20
 800196e:	431a      	orrs	r2, r3
 8001970:	0523      	lsls	r3, r4, #20
 8001972:	4c12      	ldr	r4, [pc, #72]	; (80019bc <__aeabi_ddiv+0x1f4>)
 8001974:	4640      	mov	r0, r8
 8001976:	4022      	ands	r2, r4
 8001978:	4313      	orrs	r3, r2
 800197a:	4662      	mov	r2, ip
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	07d2      	lsls	r2, r2, #31
 8001980:	085b      	lsrs	r3, r3, #1
 8001982:	4313      	orrs	r3, r2
 8001984:	0019      	movs	r1, r3
 8001986:	b007      	add	sp, #28
 8001988:	bc3c      	pop	{r2, r3, r4, r5}
 800198a:	4690      	mov	r8, r2
 800198c:	4699      	mov	r9, r3
 800198e:	46a2      	mov	sl, r4
 8001990:	46ab      	mov	fp, r5
 8001992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001994:	2300      	movs	r3, #0
 8001996:	2280      	movs	r2, #128	; 0x80
 8001998:	469c      	mov	ip, r3
 800199a:	0312      	lsls	r2, r2, #12
 800199c:	4698      	mov	r8, r3
 800199e:	4c03      	ldr	r4, [pc, #12]	; (80019ac <__aeabi_ddiv+0x1e4>)
 80019a0:	e7e0      	b.n	8001964 <__aeabi_ddiv+0x19c>
 80019a2:	2300      	movs	r3, #0
 80019a4:	4c01      	ldr	r4, [pc, #4]	; (80019ac <__aeabi_ddiv+0x1e4>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	4698      	mov	r8, r3
 80019aa:	e7db      	b.n	8001964 <__aeabi_ddiv+0x19c>
 80019ac:	000007ff 	.word	0x000007ff
 80019b0:	fffffc01 	.word	0xfffffc01
 80019b4:	0800da20 	.word	0x0800da20
 80019b8:	fffffc0d 	.word	0xfffffc0d
 80019bc:	800fffff 	.word	0x800fffff
 80019c0:	45d9      	cmp	r9, fp
 80019c2:	d900      	bls.n	80019c6 <__aeabi_ddiv+0x1fe>
 80019c4:	e139      	b.n	8001c3a <__aeabi_ddiv+0x472>
 80019c6:	d100      	bne.n	80019ca <__aeabi_ddiv+0x202>
 80019c8:	e134      	b.n	8001c34 <__aeabi_ddiv+0x46c>
 80019ca:	2300      	movs	r3, #0
 80019cc:	4646      	mov	r6, r8
 80019ce:	464d      	mov	r5, r9
 80019d0:	469a      	mov	sl, r3
 80019d2:	3c01      	subs	r4, #1
 80019d4:	465b      	mov	r3, fp
 80019d6:	0e0a      	lsrs	r2, r1, #24
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	431a      	orrs	r2, r3
 80019dc:	020b      	lsls	r3, r1, #8
 80019de:	0c17      	lsrs	r7, r2, #16
 80019e0:	9303      	str	r3, [sp, #12]
 80019e2:	0413      	lsls	r3, r2, #16
 80019e4:	0c1b      	lsrs	r3, r3, #16
 80019e6:	0039      	movs	r1, r7
 80019e8:	0028      	movs	r0, r5
 80019ea:	4690      	mov	r8, r2
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	f7fe fb95 	bl	800011c <__udivsi3>
 80019f2:	0002      	movs	r2, r0
 80019f4:	9b01      	ldr	r3, [sp, #4]
 80019f6:	4683      	mov	fp, r0
 80019f8:	435a      	muls	r2, r3
 80019fa:	0028      	movs	r0, r5
 80019fc:	0039      	movs	r1, r7
 80019fe:	4691      	mov	r9, r2
 8001a00:	f7fe fc12 	bl	8000228 <__aeabi_uidivmod>
 8001a04:	0c35      	lsrs	r5, r6, #16
 8001a06:	0409      	lsls	r1, r1, #16
 8001a08:	430d      	orrs	r5, r1
 8001a0a:	45a9      	cmp	r9, r5
 8001a0c:	d90d      	bls.n	8001a2a <__aeabi_ddiv+0x262>
 8001a0e:	465b      	mov	r3, fp
 8001a10:	4445      	add	r5, r8
 8001a12:	3b01      	subs	r3, #1
 8001a14:	45a8      	cmp	r8, r5
 8001a16:	d900      	bls.n	8001a1a <__aeabi_ddiv+0x252>
 8001a18:	e13a      	b.n	8001c90 <__aeabi_ddiv+0x4c8>
 8001a1a:	45a9      	cmp	r9, r5
 8001a1c:	d800      	bhi.n	8001a20 <__aeabi_ddiv+0x258>
 8001a1e:	e137      	b.n	8001c90 <__aeabi_ddiv+0x4c8>
 8001a20:	2302      	movs	r3, #2
 8001a22:	425b      	negs	r3, r3
 8001a24:	469c      	mov	ip, r3
 8001a26:	4445      	add	r5, r8
 8001a28:	44e3      	add	fp, ip
 8001a2a:	464b      	mov	r3, r9
 8001a2c:	1aeb      	subs	r3, r5, r3
 8001a2e:	0039      	movs	r1, r7
 8001a30:	0018      	movs	r0, r3
 8001a32:	9304      	str	r3, [sp, #16]
 8001a34:	f7fe fb72 	bl	800011c <__udivsi3>
 8001a38:	9b01      	ldr	r3, [sp, #4]
 8001a3a:	0005      	movs	r5, r0
 8001a3c:	4343      	muls	r3, r0
 8001a3e:	0039      	movs	r1, r7
 8001a40:	9804      	ldr	r0, [sp, #16]
 8001a42:	4699      	mov	r9, r3
 8001a44:	f7fe fbf0 	bl	8000228 <__aeabi_uidivmod>
 8001a48:	0433      	lsls	r3, r6, #16
 8001a4a:	0409      	lsls	r1, r1, #16
 8001a4c:	0c1b      	lsrs	r3, r3, #16
 8001a4e:	430b      	orrs	r3, r1
 8001a50:	4599      	cmp	r9, r3
 8001a52:	d909      	bls.n	8001a68 <__aeabi_ddiv+0x2a0>
 8001a54:	4443      	add	r3, r8
 8001a56:	1e6a      	subs	r2, r5, #1
 8001a58:	4598      	cmp	r8, r3
 8001a5a:	d900      	bls.n	8001a5e <__aeabi_ddiv+0x296>
 8001a5c:	e11a      	b.n	8001c94 <__aeabi_ddiv+0x4cc>
 8001a5e:	4599      	cmp	r9, r3
 8001a60:	d800      	bhi.n	8001a64 <__aeabi_ddiv+0x29c>
 8001a62:	e117      	b.n	8001c94 <__aeabi_ddiv+0x4cc>
 8001a64:	3d02      	subs	r5, #2
 8001a66:	4443      	add	r3, r8
 8001a68:	464a      	mov	r2, r9
 8001a6a:	1a9b      	subs	r3, r3, r2
 8001a6c:	465a      	mov	r2, fp
 8001a6e:	0412      	lsls	r2, r2, #16
 8001a70:	432a      	orrs	r2, r5
 8001a72:	9903      	ldr	r1, [sp, #12]
 8001a74:	4693      	mov	fp, r2
 8001a76:	0c10      	lsrs	r0, r2, #16
 8001a78:	0c0a      	lsrs	r2, r1, #16
 8001a7a:	4691      	mov	r9, r2
 8001a7c:	0409      	lsls	r1, r1, #16
 8001a7e:	465a      	mov	r2, fp
 8001a80:	0c09      	lsrs	r1, r1, #16
 8001a82:	464e      	mov	r6, r9
 8001a84:	000d      	movs	r5, r1
 8001a86:	0412      	lsls	r2, r2, #16
 8001a88:	0c12      	lsrs	r2, r2, #16
 8001a8a:	4345      	muls	r5, r0
 8001a8c:	9105      	str	r1, [sp, #20]
 8001a8e:	4351      	muls	r1, r2
 8001a90:	4372      	muls	r2, r6
 8001a92:	4370      	muls	r0, r6
 8001a94:	1952      	adds	r2, r2, r5
 8001a96:	0c0e      	lsrs	r6, r1, #16
 8001a98:	18b2      	adds	r2, r6, r2
 8001a9a:	4295      	cmp	r5, r2
 8001a9c:	d903      	bls.n	8001aa6 <__aeabi_ddiv+0x2de>
 8001a9e:	2580      	movs	r5, #128	; 0x80
 8001aa0:	026d      	lsls	r5, r5, #9
 8001aa2:	46ac      	mov	ip, r5
 8001aa4:	4460      	add	r0, ip
 8001aa6:	0c15      	lsrs	r5, r2, #16
 8001aa8:	0409      	lsls	r1, r1, #16
 8001aaa:	0412      	lsls	r2, r2, #16
 8001aac:	0c09      	lsrs	r1, r1, #16
 8001aae:	1828      	adds	r0, r5, r0
 8001ab0:	1852      	adds	r2, r2, r1
 8001ab2:	4283      	cmp	r3, r0
 8001ab4:	d200      	bcs.n	8001ab8 <__aeabi_ddiv+0x2f0>
 8001ab6:	e0ce      	b.n	8001c56 <__aeabi_ddiv+0x48e>
 8001ab8:	d100      	bne.n	8001abc <__aeabi_ddiv+0x2f4>
 8001aba:	e0c8      	b.n	8001c4e <__aeabi_ddiv+0x486>
 8001abc:	1a1d      	subs	r5, r3, r0
 8001abe:	4653      	mov	r3, sl
 8001ac0:	1a9e      	subs	r6, r3, r2
 8001ac2:	45b2      	cmp	sl, r6
 8001ac4:	4192      	sbcs	r2, r2
 8001ac6:	4252      	negs	r2, r2
 8001ac8:	1aab      	subs	r3, r5, r2
 8001aca:	469a      	mov	sl, r3
 8001acc:	4598      	cmp	r8, r3
 8001ace:	d100      	bne.n	8001ad2 <__aeabi_ddiv+0x30a>
 8001ad0:	e117      	b.n	8001d02 <__aeabi_ddiv+0x53a>
 8001ad2:	0039      	movs	r1, r7
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7fe fb21 	bl	800011c <__udivsi3>
 8001ada:	9b01      	ldr	r3, [sp, #4]
 8001adc:	0005      	movs	r5, r0
 8001ade:	4343      	muls	r3, r0
 8001ae0:	0039      	movs	r1, r7
 8001ae2:	4650      	mov	r0, sl
 8001ae4:	9304      	str	r3, [sp, #16]
 8001ae6:	f7fe fb9f 	bl	8000228 <__aeabi_uidivmod>
 8001aea:	9804      	ldr	r0, [sp, #16]
 8001aec:	040b      	lsls	r3, r1, #16
 8001aee:	0c31      	lsrs	r1, r6, #16
 8001af0:	4319      	orrs	r1, r3
 8001af2:	4288      	cmp	r0, r1
 8001af4:	d909      	bls.n	8001b0a <__aeabi_ddiv+0x342>
 8001af6:	4441      	add	r1, r8
 8001af8:	1e6b      	subs	r3, r5, #1
 8001afa:	4588      	cmp	r8, r1
 8001afc:	d900      	bls.n	8001b00 <__aeabi_ddiv+0x338>
 8001afe:	e107      	b.n	8001d10 <__aeabi_ddiv+0x548>
 8001b00:	4288      	cmp	r0, r1
 8001b02:	d800      	bhi.n	8001b06 <__aeabi_ddiv+0x33e>
 8001b04:	e104      	b.n	8001d10 <__aeabi_ddiv+0x548>
 8001b06:	3d02      	subs	r5, #2
 8001b08:	4441      	add	r1, r8
 8001b0a:	9b04      	ldr	r3, [sp, #16]
 8001b0c:	1acb      	subs	r3, r1, r3
 8001b0e:	0018      	movs	r0, r3
 8001b10:	0039      	movs	r1, r7
 8001b12:	9304      	str	r3, [sp, #16]
 8001b14:	f7fe fb02 	bl	800011c <__udivsi3>
 8001b18:	9b01      	ldr	r3, [sp, #4]
 8001b1a:	4682      	mov	sl, r0
 8001b1c:	4343      	muls	r3, r0
 8001b1e:	0039      	movs	r1, r7
 8001b20:	9804      	ldr	r0, [sp, #16]
 8001b22:	9301      	str	r3, [sp, #4]
 8001b24:	f7fe fb80 	bl	8000228 <__aeabi_uidivmod>
 8001b28:	9801      	ldr	r0, [sp, #4]
 8001b2a:	040b      	lsls	r3, r1, #16
 8001b2c:	0431      	lsls	r1, r6, #16
 8001b2e:	0c09      	lsrs	r1, r1, #16
 8001b30:	4319      	orrs	r1, r3
 8001b32:	4288      	cmp	r0, r1
 8001b34:	d90d      	bls.n	8001b52 <__aeabi_ddiv+0x38a>
 8001b36:	4653      	mov	r3, sl
 8001b38:	4441      	add	r1, r8
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	4588      	cmp	r8, r1
 8001b3e:	d900      	bls.n	8001b42 <__aeabi_ddiv+0x37a>
 8001b40:	e0e8      	b.n	8001d14 <__aeabi_ddiv+0x54c>
 8001b42:	4288      	cmp	r0, r1
 8001b44:	d800      	bhi.n	8001b48 <__aeabi_ddiv+0x380>
 8001b46:	e0e5      	b.n	8001d14 <__aeabi_ddiv+0x54c>
 8001b48:	2302      	movs	r3, #2
 8001b4a:	425b      	negs	r3, r3
 8001b4c:	469c      	mov	ip, r3
 8001b4e:	4441      	add	r1, r8
 8001b50:	44e2      	add	sl, ip
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	042d      	lsls	r5, r5, #16
 8001b56:	1ace      	subs	r6, r1, r3
 8001b58:	4651      	mov	r1, sl
 8001b5a:	4329      	orrs	r1, r5
 8001b5c:	9d05      	ldr	r5, [sp, #20]
 8001b5e:	464f      	mov	r7, r9
 8001b60:	002a      	movs	r2, r5
 8001b62:	040b      	lsls	r3, r1, #16
 8001b64:	0c08      	lsrs	r0, r1, #16
 8001b66:	0c1b      	lsrs	r3, r3, #16
 8001b68:	435a      	muls	r2, r3
 8001b6a:	4345      	muls	r5, r0
 8001b6c:	437b      	muls	r3, r7
 8001b6e:	4378      	muls	r0, r7
 8001b70:	195b      	adds	r3, r3, r5
 8001b72:	0c17      	lsrs	r7, r2, #16
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	429d      	cmp	r5, r3
 8001b78:	d903      	bls.n	8001b82 <__aeabi_ddiv+0x3ba>
 8001b7a:	2580      	movs	r5, #128	; 0x80
 8001b7c:	026d      	lsls	r5, r5, #9
 8001b7e:	46ac      	mov	ip, r5
 8001b80:	4460      	add	r0, ip
 8001b82:	0c1d      	lsrs	r5, r3, #16
 8001b84:	0412      	lsls	r2, r2, #16
 8001b86:	041b      	lsls	r3, r3, #16
 8001b88:	0c12      	lsrs	r2, r2, #16
 8001b8a:	1828      	adds	r0, r5, r0
 8001b8c:	189b      	adds	r3, r3, r2
 8001b8e:	4286      	cmp	r6, r0
 8001b90:	d200      	bcs.n	8001b94 <__aeabi_ddiv+0x3cc>
 8001b92:	e093      	b.n	8001cbc <__aeabi_ddiv+0x4f4>
 8001b94:	d100      	bne.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001b96:	e08e      	b.n	8001cb6 <__aeabi_ddiv+0x4ee>
 8001b98:	2301      	movs	r3, #1
 8001b9a:	4319      	orrs	r1, r3
 8001b9c:	4ba0      	ldr	r3, [pc, #640]	; (8001e20 <__aeabi_ddiv+0x658>)
 8001b9e:	18e3      	adds	r3, r4, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	dc00      	bgt.n	8001ba6 <__aeabi_ddiv+0x3de>
 8001ba4:	e099      	b.n	8001cda <__aeabi_ddiv+0x512>
 8001ba6:	074a      	lsls	r2, r1, #29
 8001ba8:	d000      	beq.n	8001bac <__aeabi_ddiv+0x3e4>
 8001baa:	e09e      	b.n	8001cea <__aeabi_ddiv+0x522>
 8001bac:	465a      	mov	r2, fp
 8001bae:	01d2      	lsls	r2, r2, #7
 8001bb0:	d506      	bpl.n	8001bc0 <__aeabi_ddiv+0x3f8>
 8001bb2:	465a      	mov	r2, fp
 8001bb4:	4b9b      	ldr	r3, [pc, #620]	; (8001e24 <__aeabi_ddiv+0x65c>)
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	4693      	mov	fp, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	18e3      	adds	r3, r4, r3
 8001bc0:	4a99      	ldr	r2, [pc, #612]	; (8001e28 <__aeabi_ddiv+0x660>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	dd68      	ble.n	8001c98 <__aeabi_ddiv+0x4d0>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	9a02      	ldr	r2, [sp, #8]
 8001bca:	4c98      	ldr	r4, [pc, #608]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001bcc:	401a      	ands	r2, r3
 8001bce:	2300      	movs	r3, #0
 8001bd0:	4694      	mov	ip, r2
 8001bd2:	4698      	mov	r8, r3
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	e6c5      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001bd8:	2280      	movs	r2, #128	; 0x80
 8001bda:	464b      	mov	r3, r9
 8001bdc:	0312      	lsls	r2, r2, #12
 8001bde:	4213      	tst	r3, r2
 8001be0:	d00a      	beq.n	8001bf8 <__aeabi_ddiv+0x430>
 8001be2:	465b      	mov	r3, fp
 8001be4:	4213      	tst	r3, r2
 8001be6:	d106      	bne.n	8001bf6 <__aeabi_ddiv+0x42e>
 8001be8:	431a      	orrs	r2, r3
 8001bea:	0312      	lsls	r2, r2, #12
 8001bec:	0b12      	lsrs	r2, r2, #12
 8001bee:	46ac      	mov	ip, r5
 8001bf0:	4688      	mov	r8, r1
 8001bf2:	4c8e      	ldr	r4, [pc, #568]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001bf4:	e6b6      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001bf6:	464b      	mov	r3, r9
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	0312      	lsls	r2, r2, #12
 8001bfc:	0b12      	lsrs	r2, r2, #12
 8001bfe:	46bc      	mov	ip, r7
 8001c00:	4c8a      	ldr	r4, [pc, #552]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001c02:	e6af      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001c04:	0003      	movs	r3, r0
 8001c06:	465a      	mov	r2, fp
 8001c08:	3b28      	subs	r3, #40	; 0x28
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	4691      	mov	r9, r2
 8001c10:	4698      	mov	r8, r3
 8001c12:	e657      	b.n	80018c4 <__aeabi_ddiv+0xfc>
 8001c14:	4658      	mov	r0, fp
 8001c16:	f000 fe31 	bl	800287c <__clzsi2>
 8001c1a:	3020      	adds	r0, #32
 8001c1c:	e640      	b.n	80018a0 <__aeabi_ddiv+0xd8>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	4652      	mov	r2, sl
 8001c22:	3b28      	subs	r3, #40	; 0x28
 8001c24:	409a      	lsls	r2, r3
 8001c26:	2100      	movs	r1, #0
 8001c28:	4693      	mov	fp, r2
 8001c2a:	e677      	b.n	800191c <__aeabi_ddiv+0x154>
 8001c2c:	f000 fe26 	bl	800287c <__clzsi2>
 8001c30:	3020      	adds	r0, #32
 8001c32:	e65f      	b.n	80018f4 <__aeabi_ddiv+0x12c>
 8001c34:	4588      	cmp	r8, r1
 8001c36:	d200      	bcs.n	8001c3a <__aeabi_ddiv+0x472>
 8001c38:	e6c7      	b.n	80019ca <__aeabi_ddiv+0x202>
 8001c3a:	464b      	mov	r3, r9
 8001c3c:	07de      	lsls	r6, r3, #31
 8001c3e:	085d      	lsrs	r5, r3, #1
 8001c40:	4643      	mov	r3, r8
 8001c42:	085b      	lsrs	r3, r3, #1
 8001c44:	431e      	orrs	r6, r3
 8001c46:	4643      	mov	r3, r8
 8001c48:	07db      	lsls	r3, r3, #31
 8001c4a:	469a      	mov	sl, r3
 8001c4c:	e6c2      	b.n	80019d4 <__aeabi_ddiv+0x20c>
 8001c4e:	2500      	movs	r5, #0
 8001c50:	4592      	cmp	sl, r2
 8001c52:	d300      	bcc.n	8001c56 <__aeabi_ddiv+0x48e>
 8001c54:	e733      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001c56:	9e03      	ldr	r6, [sp, #12]
 8001c58:	4659      	mov	r1, fp
 8001c5a:	46b4      	mov	ip, r6
 8001c5c:	44e2      	add	sl, ip
 8001c5e:	45b2      	cmp	sl, r6
 8001c60:	41ad      	sbcs	r5, r5
 8001c62:	426d      	negs	r5, r5
 8001c64:	4445      	add	r5, r8
 8001c66:	18eb      	adds	r3, r5, r3
 8001c68:	3901      	subs	r1, #1
 8001c6a:	4598      	cmp	r8, r3
 8001c6c:	d207      	bcs.n	8001c7e <__aeabi_ddiv+0x4b6>
 8001c6e:	4298      	cmp	r0, r3
 8001c70:	d900      	bls.n	8001c74 <__aeabi_ddiv+0x4ac>
 8001c72:	e07f      	b.n	8001d74 <__aeabi_ddiv+0x5ac>
 8001c74:	d100      	bne.n	8001c78 <__aeabi_ddiv+0x4b0>
 8001c76:	e0bc      	b.n	8001df2 <__aeabi_ddiv+0x62a>
 8001c78:	1a1d      	subs	r5, r3, r0
 8001c7a:	468b      	mov	fp, r1
 8001c7c:	e71f      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001c7e:	4598      	cmp	r8, r3
 8001c80:	d1fa      	bne.n	8001c78 <__aeabi_ddiv+0x4b0>
 8001c82:	9d03      	ldr	r5, [sp, #12]
 8001c84:	4555      	cmp	r5, sl
 8001c86:	d9f2      	bls.n	8001c6e <__aeabi_ddiv+0x4a6>
 8001c88:	4643      	mov	r3, r8
 8001c8a:	468b      	mov	fp, r1
 8001c8c:	1a1d      	subs	r5, r3, r0
 8001c8e:	e716      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001c90:	469b      	mov	fp, r3
 8001c92:	e6ca      	b.n	8001a2a <__aeabi_ddiv+0x262>
 8001c94:	0015      	movs	r5, r2
 8001c96:	e6e7      	b.n	8001a68 <__aeabi_ddiv+0x2a0>
 8001c98:	465a      	mov	r2, fp
 8001c9a:	08c9      	lsrs	r1, r1, #3
 8001c9c:	0752      	lsls	r2, r2, #29
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	055b      	lsls	r3, r3, #21
 8001ca2:	4690      	mov	r8, r2
 8001ca4:	0d5c      	lsrs	r4, r3, #21
 8001ca6:	465a      	mov	r2, fp
 8001ca8:	2301      	movs	r3, #1
 8001caa:	9902      	ldr	r1, [sp, #8]
 8001cac:	0252      	lsls	r2, r2, #9
 8001cae:	4019      	ands	r1, r3
 8001cb0:	0b12      	lsrs	r2, r2, #12
 8001cb2:	468c      	mov	ip, r1
 8001cb4:	e656      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_ddiv+0x4f4>
 8001cba:	e76f      	b.n	8001b9c <__aeabi_ddiv+0x3d4>
 8001cbc:	4446      	add	r6, r8
 8001cbe:	1e4a      	subs	r2, r1, #1
 8001cc0:	45b0      	cmp	r8, r6
 8001cc2:	d929      	bls.n	8001d18 <__aeabi_ddiv+0x550>
 8001cc4:	0011      	movs	r1, r2
 8001cc6:	4286      	cmp	r6, r0
 8001cc8:	d000      	beq.n	8001ccc <__aeabi_ddiv+0x504>
 8001cca:	e765      	b.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001ccc:	9a03      	ldr	r2, [sp, #12]
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d000      	beq.n	8001cd4 <__aeabi_ddiv+0x50c>
 8001cd2:	e761      	b.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001cd4:	e762      	b.n	8001b9c <__aeabi_ddiv+0x3d4>
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	4249      	negs	r1, r1
 8001cda:	2001      	movs	r0, #1
 8001cdc:	1ac2      	subs	r2, r0, r3
 8001cde:	2a38      	cmp	r2, #56	; 0x38
 8001ce0:	dd21      	ble.n	8001d26 <__aeabi_ddiv+0x55e>
 8001ce2:	9b02      	ldr	r3, [sp, #8]
 8001ce4:	4003      	ands	r3, r0
 8001ce6:	469c      	mov	ip, r3
 8001ce8:	e638      	b.n	800195c <__aeabi_ddiv+0x194>
 8001cea:	220f      	movs	r2, #15
 8001cec:	400a      	ands	r2, r1
 8001cee:	2a04      	cmp	r2, #4
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_ddiv+0x52c>
 8001cf2:	e75b      	b.n	8001bac <__aeabi_ddiv+0x3e4>
 8001cf4:	000a      	movs	r2, r1
 8001cf6:	1d11      	adds	r1, r2, #4
 8001cf8:	4291      	cmp	r1, r2
 8001cfa:	4192      	sbcs	r2, r2
 8001cfc:	4252      	negs	r2, r2
 8001cfe:	4493      	add	fp, r2
 8001d00:	e754      	b.n	8001bac <__aeabi_ddiv+0x3e4>
 8001d02:	4b47      	ldr	r3, [pc, #284]	; (8001e20 <__aeabi_ddiv+0x658>)
 8001d04:	18e3      	adds	r3, r4, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	dde5      	ble.n	8001cd6 <__aeabi_ddiv+0x50e>
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	4252      	negs	r2, r2
 8001d0e:	e7f2      	b.n	8001cf6 <__aeabi_ddiv+0x52e>
 8001d10:	001d      	movs	r5, r3
 8001d12:	e6fa      	b.n	8001b0a <__aeabi_ddiv+0x342>
 8001d14:	469a      	mov	sl, r3
 8001d16:	e71c      	b.n	8001b52 <__aeabi_ddiv+0x38a>
 8001d18:	42b0      	cmp	r0, r6
 8001d1a:	d839      	bhi.n	8001d90 <__aeabi_ddiv+0x5c8>
 8001d1c:	d06e      	beq.n	8001dfc <__aeabi_ddiv+0x634>
 8001d1e:	0011      	movs	r1, r2
 8001d20:	e73a      	b.n	8001b98 <__aeabi_ddiv+0x3d0>
 8001d22:	9302      	str	r3, [sp, #8]
 8001d24:	e73a      	b.n	8001b9c <__aeabi_ddiv+0x3d4>
 8001d26:	2a1f      	cmp	r2, #31
 8001d28:	dc3c      	bgt.n	8001da4 <__aeabi_ddiv+0x5dc>
 8001d2a:	2320      	movs	r3, #32
 8001d2c:	1a9b      	subs	r3, r3, r2
 8001d2e:	000c      	movs	r4, r1
 8001d30:	4658      	mov	r0, fp
 8001d32:	4099      	lsls	r1, r3
 8001d34:	4098      	lsls	r0, r3
 8001d36:	1e4b      	subs	r3, r1, #1
 8001d38:	4199      	sbcs	r1, r3
 8001d3a:	465b      	mov	r3, fp
 8001d3c:	40d4      	lsrs	r4, r2
 8001d3e:	40d3      	lsrs	r3, r2
 8001d40:	4320      	orrs	r0, r4
 8001d42:	4308      	orrs	r0, r1
 8001d44:	001a      	movs	r2, r3
 8001d46:	0743      	lsls	r3, r0, #29
 8001d48:	d009      	beq.n	8001d5e <__aeabi_ddiv+0x596>
 8001d4a:	230f      	movs	r3, #15
 8001d4c:	4003      	ands	r3, r0
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d005      	beq.n	8001d5e <__aeabi_ddiv+0x596>
 8001d52:	0001      	movs	r1, r0
 8001d54:	1d08      	adds	r0, r1, #4
 8001d56:	4288      	cmp	r0, r1
 8001d58:	419b      	sbcs	r3, r3
 8001d5a:	425b      	negs	r3, r3
 8001d5c:	18d2      	adds	r2, r2, r3
 8001d5e:	0213      	lsls	r3, r2, #8
 8001d60:	d53a      	bpl.n	8001dd8 <__aeabi_ddiv+0x610>
 8001d62:	2301      	movs	r3, #1
 8001d64:	9a02      	ldr	r2, [sp, #8]
 8001d66:	2401      	movs	r4, #1
 8001d68:	401a      	ands	r2, r3
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	4694      	mov	ip, r2
 8001d6e:	4698      	mov	r8, r3
 8001d70:	2200      	movs	r2, #0
 8001d72:	e5f7      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001d74:	2102      	movs	r1, #2
 8001d76:	4249      	negs	r1, r1
 8001d78:	468c      	mov	ip, r1
 8001d7a:	9d03      	ldr	r5, [sp, #12]
 8001d7c:	44e3      	add	fp, ip
 8001d7e:	46ac      	mov	ip, r5
 8001d80:	44e2      	add	sl, ip
 8001d82:	45aa      	cmp	sl, r5
 8001d84:	41ad      	sbcs	r5, r5
 8001d86:	426d      	negs	r5, r5
 8001d88:	4445      	add	r5, r8
 8001d8a:	18ed      	adds	r5, r5, r3
 8001d8c:	1a2d      	subs	r5, r5, r0
 8001d8e:	e696      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001d90:	1e8a      	subs	r2, r1, #2
 8001d92:	9903      	ldr	r1, [sp, #12]
 8001d94:	004d      	lsls	r5, r1, #1
 8001d96:	428d      	cmp	r5, r1
 8001d98:	4189      	sbcs	r1, r1
 8001d9a:	4249      	negs	r1, r1
 8001d9c:	4441      	add	r1, r8
 8001d9e:	1876      	adds	r6, r6, r1
 8001da0:	9503      	str	r5, [sp, #12]
 8001da2:	e78f      	b.n	8001cc4 <__aeabi_ddiv+0x4fc>
 8001da4:	201f      	movs	r0, #31
 8001da6:	4240      	negs	r0, r0
 8001da8:	1ac3      	subs	r3, r0, r3
 8001daa:	4658      	mov	r0, fp
 8001dac:	40d8      	lsrs	r0, r3
 8001dae:	0003      	movs	r3, r0
 8001db0:	2a20      	cmp	r2, #32
 8001db2:	d028      	beq.n	8001e06 <__aeabi_ddiv+0x63e>
 8001db4:	2040      	movs	r0, #64	; 0x40
 8001db6:	465d      	mov	r5, fp
 8001db8:	1a82      	subs	r2, r0, r2
 8001dba:	4095      	lsls	r5, r2
 8001dbc:	4329      	orrs	r1, r5
 8001dbe:	1e4a      	subs	r2, r1, #1
 8001dc0:	4191      	sbcs	r1, r2
 8001dc2:	4319      	orrs	r1, r3
 8001dc4:	2307      	movs	r3, #7
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	400b      	ands	r3, r1
 8001dca:	d009      	beq.n	8001de0 <__aeabi_ddiv+0x618>
 8001dcc:	230f      	movs	r3, #15
 8001dce:	2200      	movs	r2, #0
 8001dd0:	400b      	ands	r3, r1
 8001dd2:	0008      	movs	r0, r1
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d1bd      	bne.n	8001d54 <__aeabi_ddiv+0x58c>
 8001dd8:	0001      	movs	r1, r0
 8001dda:	0753      	lsls	r3, r2, #29
 8001ddc:	0252      	lsls	r2, r2, #9
 8001dde:	0b12      	lsrs	r2, r2, #12
 8001de0:	08c9      	lsrs	r1, r1, #3
 8001de2:	4319      	orrs	r1, r3
 8001de4:	2301      	movs	r3, #1
 8001de6:	4688      	mov	r8, r1
 8001de8:	9902      	ldr	r1, [sp, #8]
 8001dea:	2400      	movs	r4, #0
 8001dec:	4019      	ands	r1, r3
 8001dee:	468c      	mov	ip, r1
 8001df0:	e5b8      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001df2:	4552      	cmp	r2, sl
 8001df4:	d8be      	bhi.n	8001d74 <__aeabi_ddiv+0x5ac>
 8001df6:	468b      	mov	fp, r1
 8001df8:	2500      	movs	r5, #0
 8001dfa:	e660      	b.n	8001abe <__aeabi_ddiv+0x2f6>
 8001dfc:	9d03      	ldr	r5, [sp, #12]
 8001dfe:	429d      	cmp	r5, r3
 8001e00:	d3c6      	bcc.n	8001d90 <__aeabi_ddiv+0x5c8>
 8001e02:	0011      	movs	r1, r2
 8001e04:	e762      	b.n	8001ccc <__aeabi_ddiv+0x504>
 8001e06:	2500      	movs	r5, #0
 8001e08:	e7d8      	b.n	8001dbc <__aeabi_ddiv+0x5f4>
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	465b      	mov	r3, fp
 8001e0e:	0312      	lsls	r2, r2, #12
 8001e10:	431a      	orrs	r2, r3
 8001e12:	9b01      	ldr	r3, [sp, #4]
 8001e14:	0312      	lsls	r2, r2, #12
 8001e16:	0b12      	lsrs	r2, r2, #12
 8001e18:	469c      	mov	ip, r3
 8001e1a:	4688      	mov	r8, r1
 8001e1c:	4c03      	ldr	r4, [pc, #12]	; (8001e2c <__aeabi_ddiv+0x664>)
 8001e1e:	e5a1      	b.n	8001964 <__aeabi_ddiv+0x19c>
 8001e20:	000003ff 	.word	0x000003ff
 8001e24:	feffffff 	.word	0xfeffffff
 8001e28:	000007fe 	.word	0x000007fe
 8001e2c:	000007ff 	.word	0x000007ff

08001e30 <__eqdf2>:
 8001e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e32:	464f      	mov	r7, r9
 8001e34:	4646      	mov	r6, r8
 8001e36:	46d6      	mov	lr, sl
 8001e38:	005c      	lsls	r4, r3, #1
 8001e3a:	b5c0      	push	{r6, r7, lr}
 8001e3c:	031f      	lsls	r7, r3, #12
 8001e3e:	0fdb      	lsrs	r3, r3, #31
 8001e40:	469a      	mov	sl, r3
 8001e42:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <__eqdf2+0x70>)
 8001e44:	030e      	lsls	r6, r1, #12
 8001e46:	004d      	lsls	r5, r1, #1
 8001e48:	4684      	mov	ip, r0
 8001e4a:	4680      	mov	r8, r0
 8001e4c:	0b36      	lsrs	r6, r6, #12
 8001e4e:	0d6d      	lsrs	r5, r5, #21
 8001e50:	0fc9      	lsrs	r1, r1, #31
 8001e52:	4691      	mov	r9, r2
 8001e54:	0b3f      	lsrs	r7, r7, #12
 8001e56:	0d64      	lsrs	r4, r4, #21
 8001e58:	2001      	movs	r0, #1
 8001e5a:	429d      	cmp	r5, r3
 8001e5c:	d008      	beq.n	8001e70 <__eqdf2+0x40>
 8001e5e:	429c      	cmp	r4, r3
 8001e60:	d001      	beq.n	8001e66 <__eqdf2+0x36>
 8001e62:	42a5      	cmp	r5, r4
 8001e64:	d00b      	beq.n	8001e7e <__eqdf2+0x4e>
 8001e66:	bc1c      	pop	{r2, r3, r4}
 8001e68:	4690      	mov	r8, r2
 8001e6a:	4699      	mov	r9, r3
 8001e6c:	46a2      	mov	sl, r4
 8001e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e70:	4663      	mov	r3, ip
 8001e72:	4333      	orrs	r3, r6
 8001e74:	d1f7      	bne.n	8001e66 <__eqdf2+0x36>
 8001e76:	42ac      	cmp	r4, r5
 8001e78:	d1f5      	bne.n	8001e66 <__eqdf2+0x36>
 8001e7a:	433a      	orrs	r2, r7
 8001e7c:	d1f3      	bne.n	8001e66 <__eqdf2+0x36>
 8001e7e:	2001      	movs	r0, #1
 8001e80:	42be      	cmp	r6, r7
 8001e82:	d1f0      	bne.n	8001e66 <__eqdf2+0x36>
 8001e84:	45c8      	cmp	r8, r9
 8001e86:	d1ee      	bne.n	8001e66 <__eqdf2+0x36>
 8001e88:	4551      	cmp	r1, sl
 8001e8a:	d007      	beq.n	8001e9c <__eqdf2+0x6c>
 8001e8c:	2d00      	cmp	r5, #0
 8001e8e:	d1ea      	bne.n	8001e66 <__eqdf2+0x36>
 8001e90:	4663      	mov	r3, ip
 8001e92:	431e      	orrs	r6, r3
 8001e94:	0030      	movs	r0, r6
 8001e96:	1e46      	subs	r6, r0, #1
 8001e98:	41b0      	sbcs	r0, r6
 8001e9a:	e7e4      	b.n	8001e66 <__eqdf2+0x36>
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	e7e2      	b.n	8001e66 <__eqdf2+0x36>
 8001ea0:	000007ff 	.word	0x000007ff

08001ea4 <__gedf2>:
 8001ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea6:	4645      	mov	r5, r8
 8001ea8:	46de      	mov	lr, fp
 8001eaa:	4657      	mov	r7, sl
 8001eac:	464e      	mov	r6, r9
 8001eae:	b5e0      	push	{r5, r6, r7, lr}
 8001eb0:	031f      	lsls	r7, r3, #12
 8001eb2:	0b3d      	lsrs	r5, r7, #12
 8001eb4:	4f2c      	ldr	r7, [pc, #176]	; (8001f68 <__gedf2+0xc4>)
 8001eb6:	030e      	lsls	r6, r1, #12
 8001eb8:	004c      	lsls	r4, r1, #1
 8001eba:	46ab      	mov	fp, r5
 8001ebc:	005d      	lsls	r5, r3, #1
 8001ebe:	4684      	mov	ip, r0
 8001ec0:	0b36      	lsrs	r6, r6, #12
 8001ec2:	0d64      	lsrs	r4, r4, #21
 8001ec4:	0fc9      	lsrs	r1, r1, #31
 8001ec6:	4690      	mov	r8, r2
 8001ec8:	0d6d      	lsrs	r5, r5, #21
 8001eca:	0fdb      	lsrs	r3, r3, #31
 8001ecc:	42bc      	cmp	r4, r7
 8001ece:	d02a      	beq.n	8001f26 <__gedf2+0x82>
 8001ed0:	4f25      	ldr	r7, [pc, #148]	; (8001f68 <__gedf2+0xc4>)
 8001ed2:	42bd      	cmp	r5, r7
 8001ed4:	d02d      	beq.n	8001f32 <__gedf2+0x8e>
 8001ed6:	2c00      	cmp	r4, #0
 8001ed8:	d10f      	bne.n	8001efa <__gedf2+0x56>
 8001eda:	4330      	orrs	r0, r6
 8001edc:	0007      	movs	r7, r0
 8001ede:	4681      	mov	r9, r0
 8001ee0:	4278      	negs	r0, r7
 8001ee2:	4178      	adcs	r0, r7
 8001ee4:	b2c0      	uxtb	r0, r0
 8001ee6:	2d00      	cmp	r5, #0
 8001ee8:	d117      	bne.n	8001f1a <__gedf2+0x76>
 8001eea:	465f      	mov	r7, fp
 8001eec:	433a      	orrs	r2, r7
 8001eee:	d114      	bne.n	8001f1a <__gedf2+0x76>
 8001ef0:	464b      	mov	r3, r9
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00a      	beq.n	8001f0e <__gedf2+0x6a>
 8001ef8:	e006      	b.n	8001f08 <__gedf2+0x64>
 8001efa:	2d00      	cmp	r5, #0
 8001efc:	d102      	bne.n	8001f04 <__gedf2+0x60>
 8001efe:	4658      	mov	r0, fp
 8001f00:	4302      	orrs	r2, r0
 8001f02:	d001      	beq.n	8001f08 <__gedf2+0x64>
 8001f04:	4299      	cmp	r1, r3
 8001f06:	d018      	beq.n	8001f3a <__gedf2+0x96>
 8001f08:	4248      	negs	r0, r1
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	4308      	orrs	r0, r1
 8001f0e:	bc3c      	pop	{r2, r3, r4, r5}
 8001f10:	4690      	mov	r8, r2
 8001f12:	4699      	mov	r9, r3
 8001f14:	46a2      	mov	sl, r4
 8001f16:	46ab      	mov	fp, r5
 8001f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f1a:	2800      	cmp	r0, #0
 8001f1c:	d0f2      	beq.n	8001f04 <__gedf2+0x60>
 8001f1e:	2001      	movs	r0, #1
 8001f20:	3b01      	subs	r3, #1
 8001f22:	4318      	orrs	r0, r3
 8001f24:	e7f3      	b.n	8001f0e <__gedf2+0x6a>
 8001f26:	0037      	movs	r7, r6
 8001f28:	4307      	orrs	r7, r0
 8001f2a:	d0d1      	beq.n	8001ed0 <__gedf2+0x2c>
 8001f2c:	2002      	movs	r0, #2
 8001f2e:	4240      	negs	r0, r0
 8001f30:	e7ed      	b.n	8001f0e <__gedf2+0x6a>
 8001f32:	465f      	mov	r7, fp
 8001f34:	4317      	orrs	r7, r2
 8001f36:	d0ce      	beq.n	8001ed6 <__gedf2+0x32>
 8001f38:	e7f8      	b.n	8001f2c <__gedf2+0x88>
 8001f3a:	42ac      	cmp	r4, r5
 8001f3c:	dce4      	bgt.n	8001f08 <__gedf2+0x64>
 8001f3e:	da03      	bge.n	8001f48 <__gedf2+0xa4>
 8001f40:	1e48      	subs	r0, r1, #1
 8001f42:	2101      	movs	r1, #1
 8001f44:	4308      	orrs	r0, r1
 8001f46:	e7e2      	b.n	8001f0e <__gedf2+0x6a>
 8001f48:	455e      	cmp	r6, fp
 8001f4a:	d8dd      	bhi.n	8001f08 <__gedf2+0x64>
 8001f4c:	d006      	beq.n	8001f5c <__gedf2+0xb8>
 8001f4e:	2000      	movs	r0, #0
 8001f50:	455e      	cmp	r6, fp
 8001f52:	d2dc      	bcs.n	8001f0e <__gedf2+0x6a>
 8001f54:	2301      	movs	r3, #1
 8001f56:	1e48      	subs	r0, r1, #1
 8001f58:	4318      	orrs	r0, r3
 8001f5a:	e7d8      	b.n	8001f0e <__gedf2+0x6a>
 8001f5c:	45c4      	cmp	ip, r8
 8001f5e:	d8d3      	bhi.n	8001f08 <__gedf2+0x64>
 8001f60:	2000      	movs	r0, #0
 8001f62:	45c4      	cmp	ip, r8
 8001f64:	d3f6      	bcc.n	8001f54 <__gedf2+0xb0>
 8001f66:	e7d2      	b.n	8001f0e <__gedf2+0x6a>
 8001f68:	000007ff 	.word	0x000007ff

08001f6c <__ledf2>:
 8001f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f6e:	464e      	mov	r6, r9
 8001f70:	4645      	mov	r5, r8
 8001f72:	46de      	mov	lr, fp
 8001f74:	4657      	mov	r7, sl
 8001f76:	005c      	lsls	r4, r3, #1
 8001f78:	b5e0      	push	{r5, r6, r7, lr}
 8001f7a:	031f      	lsls	r7, r3, #12
 8001f7c:	0fdb      	lsrs	r3, r3, #31
 8001f7e:	4699      	mov	r9, r3
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <__ledf2+0xc0>)
 8001f82:	030e      	lsls	r6, r1, #12
 8001f84:	004d      	lsls	r5, r1, #1
 8001f86:	0fc9      	lsrs	r1, r1, #31
 8001f88:	4684      	mov	ip, r0
 8001f8a:	0b36      	lsrs	r6, r6, #12
 8001f8c:	0d6d      	lsrs	r5, r5, #21
 8001f8e:	468b      	mov	fp, r1
 8001f90:	4690      	mov	r8, r2
 8001f92:	0b3f      	lsrs	r7, r7, #12
 8001f94:	0d64      	lsrs	r4, r4, #21
 8001f96:	429d      	cmp	r5, r3
 8001f98:	d020      	beq.n	8001fdc <__ledf2+0x70>
 8001f9a:	4b24      	ldr	r3, [pc, #144]	; (800202c <__ledf2+0xc0>)
 8001f9c:	429c      	cmp	r4, r3
 8001f9e:	d022      	beq.n	8001fe6 <__ledf2+0x7a>
 8001fa0:	2d00      	cmp	r5, #0
 8001fa2:	d112      	bne.n	8001fca <__ledf2+0x5e>
 8001fa4:	4330      	orrs	r0, r6
 8001fa6:	4243      	negs	r3, r0
 8001fa8:	4143      	adcs	r3, r0
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2c00      	cmp	r4, #0
 8001fae:	d01f      	beq.n	8001ff0 <__ledf2+0x84>
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00c      	beq.n	8001fce <__ledf2+0x62>
 8001fb4:	464b      	mov	r3, r9
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	4303      	orrs	r3, r0
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	bc3c      	pop	{r2, r3, r4, r5}
 8001fc0:	4690      	mov	r8, r2
 8001fc2:	4699      	mov	r9, r3
 8001fc4:	46a2      	mov	sl, r4
 8001fc6:	46ab      	mov	fp, r5
 8001fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fca:	2c00      	cmp	r4, #0
 8001fcc:	d016      	beq.n	8001ffc <__ledf2+0x90>
 8001fce:	45cb      	cmp	fp, r9
 8001fd0:	d017      	beq.n	8002002 <__ledf2+0x96>
 8001fd2:	465b      	mov	r3, fp
 8001fd4:	4259      	negs	r1, r3
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	430b      	orrs	r3, r1
 8001fda:	e7ef      	b.n	8001fbc <__ledf2+0x50>
 8001fdc:	0031      	movs	r1, r6
 8001fde:	2302      	movs	r3, #2
 8001fe0:	4301      	orrs	r1, r0
 8001fe2:	d1eb      	bne.n	8001fbc <__ledf2+0x50>
 8001fe4:	e7d9      	b.n	8001f9a <__ledf2+0x2e>
 8001fe6:	0039      	movs	r1, r7
 8001fe8:	2302      	movs	r3, #2
 8001fea:	4311      	orrs	r1, r2
 8001fec:	d1e6      	bne.n	8001fbc <__ledf2+0x50>
 8001fee:	e7d7      	b.n	8001fa0 <__ledf2+0x34>
 8001ff0:	433a      	orrs	r2, r7
 8001ff2:	d1dd      	bne.n	8001fb0 <__ledf2+0x44>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	2800      	cmp	r0, #0
 8001ff8:	d0e0      	beq.n	8001fbc <__ledf2+0x50>
 8001ffa:	e7ea      	b.n	8001fd2 <__ledf2+0x66>
 8001ffc:	433a      	orrs	r2, r7
 8001ffe:	d1e6      	bne.n	8001fce <__ledf2+0x62>
 8002000:	e7e7      	b.n	8001fd2 <__ledf2+0x66>
 8002002:	42a5      	cmp	r5, r4
 8002004:	dce5      	bgt.n	8001fd2 <__ledf2+0x66>
 8002006:	db05      	blt.n	8002014 <__ledf2+0xa8>
 8002008:	42be      	cmp	r6, r7
 800200a:	d8e2      	bhi.n	8001fd2 <__ledf2+0x66>
 800200c:	d007      	beq.n	800201e <__ledf2+0xb2>
 800200e:	2300      	movs	r3, #0
 8002010:	42be      	cmp	r6, r7
 8002012:	d2d3      	bcs.n	8001fbc <__ledf2+0x50>
 8002014:	4659      	mov	r1, fp
 8002016:	2301      	movs	r3, #1
 8002018:	3901      	subs	r1, #1
 800201a:	430b      	orrs	r3, r1
 800201c:	e7ce      	b.n	8001fbc <__ledf2+0x50>
 800201e:	45c4      	cmp	ip, r8
 8002020:	d8d7      	bhi.n	8001fd2 <__ledf2+0x66>
 8002022:	2300      	movs	r3, #0
 8002024:	45c4      	cmp	ip, r8
 8002026:	d3f5      	bcc.n	8002014 <__ledf2+0xa8>
 8002028:	e7c8      	b.n	8001fbc <__ledf2+0x50>
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	000007ff 	.word	0x000007ff

08002030 <__aeabi_dsub>:
 8002030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002032:	4646      	mov	r6, r8
 8002034:	46d6      	mov	lr, sl
 8002036:	464f      	mov	r7, r9
 8002038:	030c      	lsls	r4, r1, #12
 800203a:	b5c0      	push	{r6, r7, lr}
 800203c:	0fcd      	lsrs	r5, r1, #31
 800203e:	004e      	lsls	r6, r1, #1
 8002040:	0a61      	lsrs	r1, r4, #9
 8002042:	0f44      	lsrs	r4, r0, #29
 8002044:	430c      	orrs	r4, r1
 8002046:	00c1      	lsls	r1, r0, #3
 8002048:	0058      	lsls	r0, r3, #1
 800204a:	0d40      	lsrs	r0, r0, #21
 800204c:	4684      	mov	ip, r0
 800204e:	468a      	mov	sl, r1
 8002050:	000f      	movs	r7, r1
 8002052:	0319      	lsls	r1, r3, #12
 8002054:	0f50      	lsrs	r0, r2, #29
 8002056:	0a49      	lsrs	r1, r1, #9
 8002058:	4301      	orrs	r1, r0
 800205a:	48c6      	ldr	r0, [pc, #792]	; (8002374 <__aeabi_dsub+0x344>)
 800205c:	0d76      	lsrs	r6, r6, #21
 800205e:	46a8      	mov	r8, r5
 8002060:	0fdb      	lsrs	r3, r3, #31
 8002062:	00d2      	lsls	r2, r2, #3
 8002064:	4584      	cmp	ip, r0
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x3a>
 8002068:	e0d8      	b.n	800221c <__aeabi_dsub+0x1ec>
 800206a:	2001      	movs	r0, #1
 800206c:	4043      	eors	r3, r0
 800206e:	42ab      	cmp	r3, r5
 8002070:	d100      	bne.n	8002074 <__aeabi_dsub+0x44>
 8002072:	e0a6      	b.n	80021c2 <__aeabi_dsub+0x192>
 8002074:	4660      	mov	r0, ip
 8002076:	1a35      	subs	r5, r6, r0
 8002078:	2d00      	cmp	r5, #0
 800207a:	dc00      	bgt.n	800207e <__aeabi_dsub+0x4e>
 800207c:	e105      	b.n	800228a <__aeabi_dsub+0x25a>
 800207e:	2800      	cmp	r0, #0
 8002080:	d110      	bne.n	80020a4 <__aeabi_dsub+0x74>
 8002082:	000b      	movs	r3, r1
 8002084:	4313      	orrs	r3, r2
 8002086:	d100      	bne.n	800208a <__aeabi_dsub+0x5a>
 8002088:	e0d7      	b.n	800223a <__aeabi_dsub+0x20a>
 800208a:	1e6b      	subs	r3, r5, #1
 800208c:	2b00      	cmp	r3, #0
 800208e:	d000      	beq.n	8002092 <__aeabi_dsub+0x62>
 8002090:	e14b      	b.n	800232a <__aeabi_dsub+0x2fa>
 8002092:	4653      	mov	r3, sl
 8002094:	1a9f      	subs	r7, r3, r2
 8002096:	45ba      	cmp	sl, r7
 8002098:	4180      	sbcs	r0, r0
 800209a:	1a64      	subs	r4, r4, r1
 800209c:	4240      	negs	r0, r0
 800209e:	1a24      	subs	r4, r4, r0
 80020a0:	2601      	movs	r6, #1
 80020a2:	e01e      	b.n	80020e2 <__aeabi_dsub+0xb2>
 80020a4:	4bb3      	ldr	r3, [pc, #716]	; (8002374 <__aeabi_dsub+0x344>)
 80020a6:	429e      	cmp	r6, r3
 80020a8:	d048      	beq.n	800213c <__aeabi_dsub+0x10c>
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	041b      	lsls	r3, r3, #16
 80020ae:	4319      	orrs	r1, r3
 80020b0:	2d38      	cmp	r5, #56	; 0x38
 80020b2:	dd00      	ble.n	80020b6 <__aeabi_dsub+0x86>
 80020b4:	e119      	b.n	80022ea <__aeabi_dsub+0x2ba>
 80020b6:	2d1f      	cmp	r5, #31
 80020b8:	dd00      	ble.n	80020bc <__aeabi_dsub+0x8c>
 80020ba:	e14c      	b.n	8002356 <__aeabi_dsub+0x326>
 80020bc:	2320      	movs	r3, #32
 80020be:	000f      	movs	r7, r1
 80020c0:	1b5b      	subs	r3, r3, r5
 80020c2:	0010      	movs	r0, r2
 80020c4:	409a      	lsls	r2, r3
 80020c6:	409f      	lsls	r7, r3
 80020c8:	40e8      	lsrs	r0, r5
 80020ca:	1e53      	subs	r3, r2, #1
 80020cc:	419a      	sbcs	r2, r3
 80020ce:	40e9      	lsrs	r1, r5
 80020d0:	4307      	orrs	r7, r0
 80020d2:	4317      	orrs	r7, r2
 80020d4:	4653      	mov	r3, sl
 80020d6:	1bdf      	subs	r7, r3, r7
 80020d8:	1a61      	subs	r1, r4, r1
 80020da:	45ba      	cmp	sl, r7
 80020dc:	41a4      	sbcs	r4, r4
 80020de:	4264      	negs	r4, r4
 80020e0:	1b0c      	subs	r4, r1, r4
 80020e2:	0223      	lsls	r3, r4, #8
 80020e4:	d400      	bmi.n	80020e8 <__aeabi_dsub+0xb8>
 80020e6:	e0c5      	b.n	8002274 <__aeabi_dsub+0x244>
 80020e8:	0264      	lsls	r4, r4, #9
 80020ea:	0a65      	lsrs	r5, r4, #9
 80020ec:	2d00      	cmp	r5, #0
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0xc2>
 80020f0:	e0f6      	b.n	80022e0 <__aeabi_dsub+0x2b0>
 80020f2:	0028      	movs	r0, r5
 80020f4:	f000 fbc2 	bl	800287c <__clzsi2>
 80020f8:	0003      	movs	r3, r0
 80020fa:	3b08      	subs	r3, #8
 80020fc:	2b1f      	cmp	r3, #31
 80020fe:	dd00      	ble.n	8002102 <__aeabi_dsub+0xd2>
 8002100:	e0e9      	b.n	80022d6 <__aeabi_dsub+0x2a6>
 8002102:	2220      	movs	r2, #32
 8002104:	003c      	movs	r4, r7
 8002106:	1ad2      	subs	r2, r2, r3
 8002108:	409d      	lsls	r5, r3
 800210a:	40d4      	lsrs	r4, r2
 800210c:	409f      	lsls	r7, r3
 800210e:	4325      	orrs	r5, r4
 8002110:	429e      	cmp	r6, r3
 8002112:	dd00      	ble.n	8002116 <__aeabi_dsub+0xe6>
 8002114:	e0db      	b.n	80022ce <__aeabi_dsub+0x29e>
 8002116:	1b9e      	subs	r6, r3, r6
 8002118:	1c73      	adds	r3, r6, #1
 800211a:	2b1f      	cmp	r3, #31
 800211c:	dd00      	ble.n	8002120 <__aeabi_dsub+0xf0>
 800211e:	e10a      	b.n	8002336 <__aeabi_dsub+0x306>
 8002120:	2220      	movs	r2, #32
 8002122:	0038      	movs	r0, r7
 8002124:	1ad2      	subs	r2, r2, r3
 8002126:	0029      	movs	r1, r5
 8002128:	4097      	lsls	r7, r2
 800212a:	002c      	movs	r4, r5
 800212c:	4091      	lsls	r1, r2
 800212e:	40d8      	lsrs	r0, r3
 8002130:	1e7a      	subs	r2, r7, #1
 8002132:	4197      	sbcs	r7, r2
 8002134:	40dc      	lsrs	r4, r3
 8002136:	2600      	movs	r6, #0
 8002138:	4301      	orrs	r1, r0
 800213a:	430f      	orrs	r7, r1
 800213c:	077b      	lsls	r3, r7, #29
 800213e:	d009      	beq.n	8002154 <__aeabi_dsub+0x124>
 8002140:	230f      	movs	r3, #15
 8002142:	403b      	ands	r3, r7
 8002144:	2b04      	cmp	r3, #4
 8002146:	d005      	beq.n	8002154 <__aeabi_dsub+0x124>
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	42bb      	cmp	r3, r7
 800214c:	41bf      	sbcs	r7, r7
 800214e:	427f      	negs	r7, r7
 8002150:	19e4      	adds	r4, r4, r7
 8002152:	001f      	movs	r7, r3
 8002154:	0223      	lsls	r3, r4, #8
 8002156:	d525      	bpl.n	80021a4 <__aeabi_dsub+0x174>
 8002158:	4b86      	ldr	r3, [pc, #536]	; (8002374 <__aeabi_dsub+0x344>)
 800215a:	3601      	adds	r6, #1
 800215c:	429e      	cmp	r6, r3
 800215e:	d100      	bne.n	8002162 <__aeabi_dsub+0x132>
 8002160:	e0af      	b.n	80022c2 <__aeabi_dsub+0x292>
 8002162:	4b85      	ldr	r3, [pc, #532]	; (8002378 <__aeabi_dsub+0x348>)
 8002164:	2501      	movs	r5, #1
 8002166:	401c      	ands	r4, r3
 8002168:	4643      	mov	r3, r8
 800216a:	0762      	lsls	r2, r4, #29
 800216c:	08ff      	lsrs	r7, r7, #3
 800216e:	0264      	lsls	r4, r4, #9
 8002170:	0576      	lsls	r6, r6, #21
 8002172:	4317      	orrs	r7, r2
 8002174:	0b24      	lsrs	r4, r4, #12
 8002176:	0d76      	lsrs	r6, r6, #21
 8002178:	401d      	ands	r5, r3
 800217a:	2100      	movs	r1, #0
 800217c:	0324      	lsls	r4, r4, #12
 800217e:	0b23      	lsrs	r3, r4, #12
 8002180:	0d0c      	lsrs	r4, r1, #20
 8002182:	4a7e      	ldr	r2, [pc, #504]	; (800237c <__aeabi_dsub+0x34c>)
 8002184:	0524      	lsls	r4, r4, #20
 8002186:	431c      	orrs	r4, r3
 8002188:	4014      	ands	r4, r2
 800218a:	0533      	lsls	r3, r6, #20
 800218c:	4323      	orrs	r3, r4
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	07ed      	lsls	r5, r5, #31
 8002192:	085b      	lsrs	r3, r3, #1
 8002194:	432b      	orrs	r3, r5
 8002196:	0038      	movs	r0, r7
 8002198:	0019      	movs	r1, r3
 800219a:	bc1c      	pop	{r2, r3, r4}
 800219c:	4690      	mov	r8, r2
 800219e:	4699      	mov	r9, r3
 80021a0:	46a2      	mov	sl, r4
 80021a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021a4:	2501      	movs	r5, #1
 80021a6:	4643      	mov	r3, r8
 80021a8:	0762      	lsls	r2, r4, #29
 80021aa:	08ff      	lsrs	r7, r7, #3
 80021ac:	4317      	orrs	r7, r2
 80021ae:	08e4      	lsrs	r4, r4, #3
 80021b0:	401d      	ands	r5, r3
 80021b2:	4b70      	ldr	r3, [pc, #448]	; (8002374 <__aeabi_dsub+0x344>)
 80021b4:	429e      	cmp	r6, r3
 80021b6:	d036      	beq.n	8002226 <__aeabi_dsub+0x1f6>
 80021b8:	0324      	lsls	r4, r4, #12
 80021ba:	0576      	lsls	r6, r6, #21
 80021bc:	0b24      	lsrs	r4, r4, #12
 80021be:	0d76      	lsrs	r6, r6, #21
 80021c0:	e7db      	b.n	800217a <__aeabi_dsub+0x14a>
 80021c2:	4663      	mov	r3, ip
 80021c4:	1af3      	subs	r3, r6, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	dc00      	bgt.n	80021cc <__aeabi_dsub+0x19c>
 80021ca:	e094      	b.n	80022f6 <__aeabi_dsub+0x2c6>
 80021cc:	4660      	mov	r0, ip
 80021ce:	2800      	cmp	r0, #0
 80021d0:	d035      	beq.n	800223e <__aeabi_dsub+0x20e>
 80021d2:	4868      	ldr	r0, [pc, #416]	; (8002374 <__aeabi_dsub+0x344>)
 80021d4:	4286      	cmp	r6, r0
 80021d6:	d0b1      	beq.n	800213c <__aeabi_dsub+0x10c>
 80021d8:	2780      	movs	r7, #128	; 0x80
 80021da:	043f      	lsls	r7, r7, #16
 80021dc:	4339      	orrs	r1, r7
 80021de:	2b38      	cmp	r3, #56	; 0x38
 80021e0:	dc00      	bgt.n	80021e4 <__aeabi_dsub+0x1b4>
 80021e2:	e0fd      	b.n	80023e0 <__aeabi_dsub+0x3b0>
 80021e4:	430a      	orrs	r2, r1
 80021e6:	0017      	movs	r7, r2
 80021e8:	2100      	movs	r1, #0
 80021ea:	1e7a      	subs	r2, r7, #1
 80021ec:	4197      	sbcs	r7, r2
 80021ee:	4457      	add	r7, sl
 80021f0:	4557      	cmp	r7, sl
 80021f2:	4180      	sbcs	r0, r0
 80021f4:	1909      	adds	r1, r1, r4
 80021f6:	4244      	negs	r4, r0
 80021f8:	190c      	adds	r4, r1, r4
 80021fa:	0223      	lsls	r3, r4, #8
 80021fc:	d53a      	bpl.n	8002274 <__aeabi_dsub+0x244>
 80021fe:	4b5d      	ldr	r3, [pc, #372]	; (8002374 <__aeabi_dsub+0x344>)
 8002200:	3601      	adds	r6, #1
 8002202:	429e      	cmp	r6, r3
 8002204:	d100      	bne.n	8002208 <__aeabi_dsub+0x1d8>
 8002206:	e14b      	b.n	80024a0 <__aeabi_dsub+0x470>
 8002208:	2201      	movs	r2, #1
 800220a:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <__aeabi_dsub+0x348>)
 800220c:	401c      	ands	r4, r3
 800220e:	087b      	lsrs	r3, r7, #1
 8002210:	4017      	ands	r7, r2
 8002212:	431f      	orrs	r7, r3
 8002214:	07e2      	lsls	r2, r4, #31
 8002216:	4317      	orrs	r7, r2
 8002218:	0864      	lsrs	r4, r4, #1
 800221a:	e78f      	b.n	800213c <__aeabi_dsub+0x10c>
 800221c:	0008      	movs	r0, r1
 800221e:	4310      	orrs	r0, r2
 8002220:	d000      	beq.n	8002224 <__aeabi_dsub+0x1f4>
 8002222:	e724      	b.n	800206e <__aeabi_dsub+0x3e>
 8002224:	e721      	b.n	800206a <__aeabi_dsub+0x3a>
 8002226:	0023      	movs	r3, r4
 8002228:	433b      	orrs	r3, r7
 800222a:	d100      	bne.n	800222e <__aeabi_dsub+0x1fe>
 800222c:	e1b9      	b.n	80025a2 <__aeabi_dsub+0x572>
 800222e:	2280      	movs	r2, #128	; 0x80
 8002230:	0312      	lsls	r2, r2, #12
 8002232:	4314      	orrs	r4, r2
 8002234:	0324      	lsls	r4, r4, #12
 8002236:	0b24      	lsrs	r4, r4, #12
 8002238:	e79f      	b.n	800217a <__aeabi_dsub+0x14a>
 800223a:	002e      	movs	r6, r5
 800223c:	e77e      	b.n	800213c <__aeabi_dsub+0x10c>
 800223e:	0008      	movs	r0, r1
 8002240:	4310      	orrs	r0, r2
 8002242:	d100      	bne.n	8002246 <__aeabi_dsub+0x216>
 8002244:	e0ca      	b.n	80023dc <__aeabi_dsub+0x3ac>
 8002246:	1e58      	subs	r0, r3, #1
 8002248:	4684      	mov	ip, r0
 800224a:	2800      	cmp	r0, #0
 800224c:	d000      	beq.n	8002250 <__aeabi_dsub+0x220>
 800224e:	e0e7      	b.n	8002420 <__aeabi_dsub+0x3f0>
 8002250:	4452      	add	r2, sl
 8002252:	4552      	cmp	r2, sl
 8002254:	4180      	sbcs	r0, r0
 8002256:	1864      	adds	r4, r4, r1
 8002258:	4240      	negs	r0, r0
 800225a:	1824      	adds	r4, r4, r0
 800225c:	0017      	movs	r7, r2
 800225e:	2601      	movs	r6, #1
 8002260:	0223      	lsls	r3, r4, #8
 8002262:	d507      	bpl.n	8002274 <__aeabi_dsub+0x244>
 8002264:	2602      	movs	r6, #2
 8002266:	e7cf      	b.n	8002208 <__aeabi_dsub+0x1d8>
 8002268:	4664      	mov	r4, ip
 800226a:	432c      	orrs	r4, r5
 800226c:	d100      	bne.n	8002270 <__aeabi_dsub+0x240>
 800226e:	e1b3      	b.n	80025d8 <__aeabi_dsub+0x5a8>
 8002270:	002c      	movs	r4, r5
 8002272:	4667      	mov	r7, ip
 8002274:	077b      	lsls	r3, r7, #29
 8002276:	d000      	beq.n	800227a <__aeabi_dsub+0x24a>
 8002278:	e762      	b.n	8002140 <__aeabi_dsub+0x110>
 800227a:	0763      	lsls	r3, r4, #29
 800227c:	08ff      	lsrs	r7, r7, #3
 800227e:	431f      	orrs	r7, r3
 8002280:	2501      	movs	r5, #1
 8002282:	4643      	mov	r3, r8
 8002284:	08e4      	lsrs	r4, r4, #3
 8002286:	401d      	ands	r5, r3
 8002288:	e793      	b.n	80021b2 <__aeabi_dsub+0x182>
 800228a:	2d00      	cmp	r5, #0
 800228c:	d178      	bne.n	8002380 <__aeabi_dsub+0x350>
 800228e:	1c75      	adds	r5, r6, #1
 8002290:	056d      	lsls	r5, r5, #21
 8002292:	0d6d      	lsrs	r5, r5, #21
 8002294:	2d01      	cmp	r5, #1
 8002296:	dc00      	bgt.n	800229a <__aeabi_dsub+0x26a>
 8002298:	e0f2      	b.n	8002480 <__aeabi_dsub+0x450>
 800229a:	4650      	mov	r0, sl
 800229c:	1a80      	subs	r0, r0, r2
 800229e:	4582      	cmp	sl, r0
 80022a0:	41bf      	sbcs	r7, r7
 80022a2:	1a65      	subs	r5, r4, r1
 80022a4:	427f      	negs	r7, r7
 80022a6:	1bed      	subs	r5, r5, r7
 80022a8:	4684      	mov	ip, r0
 80022aa:	0228      	lsls	r0, r5, #8
 80022ac:	d400      	bmi.n	80022b0 <__aeabi_dsub+0x280>
 80022ae:	e08c      	b.n	80023ca <__aeabi_dsub+0x39a>
 80022b0:	4650      	mov	r0, sl
 80022b2:	1a17      	subs	r7, r2, r0
 80022b4:	42ba      	cmp	r2, r7
 80022b6:	4192      	sbcs	r2, r2
 80022b8:	1b0c      	subs	r4, r1, r4
 80022ba:	4255      	negs	r5, r2
 80022bc:	1b65      	subs	r5, r4, r5
 80022be:	4698      	mov	r8, r3
 80022c0:	e714      	b.n	80020ec <__aeabi_dsub+0xbc>
 80022c2:	2501      	movs	r5, #1
 80022c4:	4643      	mov	r3, r8
 80022c6:	2400      	movs	r4, #0
 80022c8:	401d      	ands	r5, r3
 80022ca:	2700      	movs	r7, #0
 80022cc:	e755      	b.n	800217a <__aeabi_dsub+0x14a>
 80022ce:	4c2a      	ldr	r4, [pc, #168]	; (8002378 <__aeabi_dsub+0x348>)
 80022d0:	1af6      	subs	r6, r6, r3
 80022d2:	402c      	ands	r4, r5
 80022d4:	e732      	b.n	800213c <__aeabi_dsub+0x10c>
 80022d6:	003d      	movs	r5, r7
 80022d8:	3828      	subs	r0, #40	; 0x28
 80022da:	4085      	lsls	r5, r0
 80022dc:	2700      	movs	r7, #0
 80022de:	e717      	b.n	8002110 <__aeabi_dsub+0xe0>
 80022e0:	0038      	movs	r0, r7
 80022e2:	f000 facb 	bl	800287c <__clzsi2>
 80022e6:	3020      	adds	r0, #32
 80022e8:	e706      	b.n	80020f8 <__aeabi_dsub+0xc8>
 80022ea:	430a      	orrs	r2, r1
 80022ec:	0017      	movs	r7, r2
 80022ee:	2100      	movs	r1, #0
 80022f0:	1e7a      	subs	r2, r7, #1
 80022f2:	4197      	sbcs	r7, r2
 80022f4:	e6ee      	b.n	80020d4 <__aeabi_dsub+0xa4>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d000      	beq.n	80022fc <__aeabi_dsub+0x2cc>
 80022fa:	e0e5      	b.n	80024c8 <__aeabi_dsub+0x498>
 80022fc:	1c73      	adds	r3, r6, #1
 80022fe:	469c      	mov	ip, r3
 8002300:	055b      	lsls	r3, r3, #21
 8002302:	0d5b      	lsrs	r3, r3, #21
 8002304:	2b01      	cmp	r3, #1
 8002306:	dc00      	bgt.n	800230a <__aeabi_dsub+0x2da>
 8002308:	e09f      	b.n	800244a <__aeabi_dsub+0x41a>
 800230a:	4b1a      	ldr	r3, [pc, #104]	; (8002374 <__aeabi_dsub+0x344>)
 800230c:	459c      	cmp	ip, r3
 800230e:	d100      	bne.n	8002312 <__aeabi_dsub+0x2e2>
 8002310:	e0c5      	b.n	800249e <__aeabi_dsub+0x46e>
 8002312:	4452      	add	r2, sl
 8002314:	4552      	cmp	r2, sl
 8002316:	4180      	sbcs	r0, r0
 8002318:	1864      	adds	r4, r4, r1
 800231a:	4240      	negs	r0, r0
 800231c:	1824      	adds	r4, r4, r0
 800231e:	07e7      	lsls	r7, r4, #31
 8002320:	0852      	lsrs	r2, r2, #1
 8002322:	4317      	orrs	r7, r2
 8002324:	0864      	lsrs	r4, r4, #1
 8002326:	4666      	mov	r6, ip
 8002328:	e708      	b.n	800213c <__aeabi_dsub+0x10c>
 800232a:	4812      	ldr	r0, [pc, #72]	; (8002374 <__aeabi_dsub+0x344>)
 800232c:	4285      	cmp	r5, r0
 800232e:	d100      	bne.n	8002332 <__aeabi_dsub+0x302>
 8002330:	e085      	b.n	800243e <__aeabi_dsub+0x40e>
 8002332:	001d      	movs	r5, r3
 8002334:	e6bc      	b.n	80020b0 <__aeabi_dsub+0x80>
 8002336:	0029      	movs	r1, r5
 8002338:	3e1f      	subs	r6, #31
 800233a:	40f1      	lsrs	r1, r6
 800233c:	2b20      	cmp	r3, #32
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x312>
 8002340:	e07f      	b.n	8002442 <__aeabi_dsub+0x412>
 8002342:	2240      	movs	r2, #64	; 0x40
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	409d      	lsls	r5, r3
 8002348:	432f      	orrs	r7, r5
 800234a:	1e7d      	subs	r5, r7, #1
 800234c:	41af      	sbcs	r7, r5
 800234e:	2400      	movs	r4, #0
 8002350:	430f      	orrs	r7, r1
 8002352:	2600      	movs	r6, #0
 8002354:	e78e      	b.n	8002274 <__aeabi_dsub+0x244>
 8002356:	002b      	movs	r3, r5
 8002358:	000f      	movs	r7, r1
 800235a:	3b20      	subs	r3, #32
 800235c:	40df      	lsrs	r7, r3
 800235e:	2d20      	cmp	r5, #32
 8002360:	d071      	beq.n	8002446 <__aeabi_dsub+0x416>
 8002362:	2340      	movs	r3, #64	; 0x40
 8002364:	1b5d      	subs	r5, r3, r5
 8002366:	40a9      	lsls	r1, r5
 8002368:	430a      	orrs	r2, r1
 800236a:	1e51      	subs	r1, r2, #1
 800236c:	418a      	sbcs	r2, r1
 800236e:	2100      	movs	r1, #0
 8002370:	4317      	orrs	r7, r2
 8002372:	e6af      	b.n	80020d4 <__aeabi_dsub+0xa4>
 8002374:	000007ff 	.word	0x000007ff
 8002378:	ff7fffff 	.word	0xff7fffff
 800237c:	800fffff 	.word	0x800fffff
 8002380:	2e00      	cmp	r6, #0
 8002382:	d03e      	beq.n	8002402 <__aeabi_dsub+0x3d2>
 8002384:	4eb3      	ldr	r6, [pc, #716]	; (8002654 <__aeabi_dsub+0x624>)
 8002386:	45b4      	cmp	ip, r6
 8002388:	d045      	beq.n	8002416 <__aeabi_dsub+0x3e6>
 800238a:	2680      	movs	r6, #128	; 0x80
 800238c:	0436      	lsls	r6, r6, #16
 800238e:	426d      	negs	r5, r5
 8002390:	4334      	orrs	r4, r6
 8002392:	2d38      	cmp	r5, #56	; 0x38
 8002394:	dd00      	ble.n	8002398 <__aeabi_dsub+0x368>
 8002396:	e0a8      	b.n	80024ea <__aeabi_dsub+0x4ba>
 8002398:	2d1f      	cmp	r5, #31
 800239a:	dd00      	ble.n	800239e <__aeabi_dsub+0x36e>
 800239c:	e11f      	b.n	80025de <__aeabi_dsub+0x5ae>
 800239e:	2620      	movs	r6, #32
 80023a0:	0027      	movs	r7, r4
 80023a2:	4650      	mov	r0, sl
 80023a4:	1b76      	subs	r6, r6, r5
 80023a6:	40b7      	lsls	r7, r6
 80023a8:	40e8      	lsrs	r0, r5
 80023aa:	4307      	orrs	r7, r0
 80023ac:	4650      	mov	r0, sl
 80023ae:	40b0      	lsls	r0, r6
 80023b0:	1e46      	subs	r6, r0, #1
 80023b2:	41b0      	sbcs	r0, r6
 80023b4:	40ec      	lsrs	r4, r5
 80023b6:	4338      	orrs	r0, r7
 80023b8:	1a17      	subs	r7, r2, r0
 80023ba:	42ba      	cmp	r2, r7
 80023bc:	4192      	sbcs	r2, r2
 80023be:	1b0c      	subs	r4, r1, r4
 80023c0:	4252      	negs	r2, r2
 80023c2:	1aa4      	subs	r4, r4, r2
 80023c4:	4666      	mov	r6, ip
 80023c6:	4698      	mov	r8, r3
 80023c8:	e68b      	b.n	80020e2 <__aeabi_dsub+0xb2>
 80023ca:	4664      	mov	r4, ip
 80023cc:	4667      	mov	r7, ip
 80023ce:	432c      	orrs	r4, r5
 80023d0:	d000      	beq.n	80023d4 <__aeabi_dsub+0x3a4>
 80023d2:	e68b      	b.n	80020ec <__aeabi_dsub+0xbc>
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	2700      	movs	r7, #0
 80023da:	e6ea      	b.n	80021b2 <__aeabi_dsub+0x182>
 80023dc:	001e      	movs	r6, r3
 80023de:	e6ad      	b.n	800213c <__aeabi_dsub+0x10c>
 80023e0:	2b1f      	cmp	r3, #31
 80023e2:	dc60      	bgt.n	80024a6 <__aeabi_dsub+0x476>
 80023e4:	2720      	movs	r7, #32
 80023e6:	1af8      	subs	r0, r7, r3
 80023e8:	000f      	movs	r7, r1
 80023ea:	4684      	mov	ip, r0
 80023ec:	4087      	lsls	r7, r0
 80023ee:	0010      	movs	r0, r2
 80023f0:	40d8      	lsrs	r0, r3
 80023f2:	4307      	orrs	r7, r0
 80023f4:	4660      	mov	r0, ip
 80023f6:	4082      	lsls	r2, r0
 80023f8:	1e50      	subs	r0, r2, #1
 80023fa:	4182      	sbcs	r2, r0
 80023fc:	40d9      	lsrs	r1, r3
 80023fe:	4317      	orrs	r7, r2
 8002400:	e6f5      	b.n	80021ee <__aeabi_dsub+0x1be>
 8002402:	0026      	movs	r6, r4
 8002404:	4650      	mov	r0, sl
 8002406:	4306      	orrs	r6, r0
 8002408:	d005      	beq.n	8002416 <__aeabi_dsub+0x3e6>
 800240a:	43ed      	mvns	r5, r5
 800240c:	2d00      	cmp	r5, #0
 800240e:	d0d3      	beq.n	80023b8 <__aeabi_dsub+0x388>
 8002410:	4e90      	ldr	r6, [pc, #576]	; (8002654 <__aeabi_dsub+0x624>)
 8002412:	45b4      	cmp	ip, r6
 8002414:	d1bd      	bne.n	8002392 <__aeabi_dsub+0x362>
 8002416:	000c      	movs	r4, r1
 8002418:	0017      	movs	r7, r2
 800241a:	4666      	mov	r6, ip
 800241c:	4698      	mov	r8, r3
 800241e:	e68d      	b.n	800213c <__aeabi_dsub+0x10c>
 8002420:	488c      	ldr	r0, [pc, #560]	; (8002654 <__aeabi_dsub+0x624>)
 8002422:	4283      	cmp	r3, r0
 8002424:	d00b      	beq.n	800243e <__aeabi_dsub+0x40e>
 8002426:	4663      	mov	r3, ip
 8002428:	e6d9      	b.n	80021de <__aeabi_dsub+0x1ae>
 800242a:	2d00      	cmp	r5, #0
 800242c:	d000      	beq.n	8002430 <__aeabi_dsub+0x400>
 800242e:	e096      	b.n	800255e <__aeabi_dsub+0x52e>
 8002430:	0008      	movs	r0, r1
 8002432:	4310      	orrs	r0, r2
 8002434:	d100      	bne.n	8002438 <__aeabi_dsub+0x408>
 8002436:	e0e2      	b.n	80025fe <__aeabi_dsub+0x5ce>
 8002438:	000c      	movs	r4, r1
 800243a:	0017      	movs	r7, r2
 800243c:	4698      	mov	r8, r3
 800243e:	4e85      	ldr	r6, [pc, #532]	; (8002654 <__aeabi_dsub+0x624>)
 8002440:	e67c      	b.n	800213c <__aeabi_dsub+0x10c>
 8002442:	2500      	movs	r5, #0
 8002444:	e780      	b.n	8002348 <__aeabi_dsub+0x318>
 8002446:	2100      	movs	r1, #0
 8002448:	e78e      	b.n	8002368 <__aeabi_dsub+0x338>
 800244a:	0023      	movs	r3, r4
 800244c:	4650      	mov	r0, sl
 800244e:	4303      	orrs	r3, r0
 8002450:	2e00      	cmp	r6, #0
 8002452:	d000      	beq.n	8002456 <__aeabi_dsub+0x426>
 8002454:	e0a8      	b.n	80025a8 <__aeabi_dsub+0x578>
 8002456:	2b00      	cmp	r3, #0
 8002458:	d100      	bne.n	800245c <__aeabi_dsub+0x42c>
 800245a:	e0de      	b.n	800261a <__aeabi_dsub+0x5ea>
 800245c:	000b      	movs	r3, r1
 800245e:	4313      	orrs	r3, r2
 8002460:	d100      	bne.n	8002464 <__aeabi_dsub+0x434>
 8002462:	e66b      	b.n	800213c <__aeabi_dsub+0x10c>
 8002464:	4452      	add	r2, sl
 8002466:	4552      	cmp	r2, sl
 8002468:	4180      	sbcs	r0, r0
 800246a:	1864      	adds	r4, r4, r1
 800246c:	4240      	negs	r0, r0
 800246e:	1824      	adds	r4, r4, r0
 8002470:	0017      	movs	r7, r2
 8002472:	0223      	lsls	r3, r4, #8
 8002474:	d400      	bmi.n	8002478 <__aeabi_dsub+0x448>
 8002476:	e6fd      	b.n	8002274 <__aeabi_dsub+0x244>
 8002478:	4b77      	ldr	r3, [pc, #476]	; (8002658 <__aeabi_dsub+0x628>)
 800247a:	4666      	mov	r6, ip
 800247c:	401c      	ands	r4, r3
 800247e:	e65d      	b.n	800213c <__aeabi_dsub+0x10c>
 8002480:	0025      	movs	r5, r4
 8002482:	4650      	mov	r0, sl
 8002484:	4305      	orrs	r5, r0
 8002486:	2e00      	cmp	r6, #0
 8002488:	d1cf      	bne.n	800242a <__aeabi_dsub+0x3fa>
 800248a:	2d00      	cmp	r5, #0
 800248c:	d14f      	bne.n	800252e <__aeabi_dsub+0x4fe>
 800248e:	000c      	movs	r4, r1
 8002490:	4314      	orrs	r4, r2
 8002492:	d100      	bne.n	8002496 <__aeabi_dsub+0x466>
 8002494:	e0a0      	b.n	80025d8 <__aeabi_dsub+0x5a8>
 8002496:	000c      	movs	r4, r1
 8002498:	0017      	movs	r7, r2
 800249a:	4698      	mov	r8, r3
 800249c:	e64e      	b.n	800213c <__aeabi_dsub+0x10c>
 800249e:	4666      	mov	r6, ip
 80024a0:	2400      	movs	r4, #0
 80024a2:	2700      	movs	r7, #0
 80024a4:	e685      	b.n	80021b2 <__aeabi_dsub+0x182>
 80024a6:	001f      	movs	r7, r3
 80024a8:	0008      	movs	r0, r1
 80024aa:	3f20      	subs	r7, #32
 80024ac:	40f8      	lsrs	r0, r7
 80024ae:	0007      	movs	r7, r0
 80024b0:	2b20      	cmp	r3, #32
 80024b2:	d100      	bne.n	80024b6 <__aeabi_dsub+0x486>
 80024b4:	e08e      	b.n	80025d4 <__aeabi_dsub+0x5a4>
 80024b6:	2040      	movs	r0, #64	; 0x40
 80024b8:	1ac3      	subs	r3, r0, r3
 80024ba:	4099      	lsls	r1, r3
 80024bc:	430a      	orrs	r2, r1
 80024be:	1e51      	subs	r1, r2, #1
 80024c0:	418a      	sbcs	r2, r1
 80024c2:	2100      	movs	r1, #0
 80024c4:	4317      	orrs	r7, r2
 80024c6:	e692      	b.n	80021ee <__aeabi_dsub+0x1be>
 80024c8:	2e00      	cmp	r6, #0
 80024ca:	d114      	bne.n	80024f6 <__aeabi_dsub+0x4c6>
 80024cc:	0026      	movs	r6, r4
 80024ce:	4650      	mov	r0, sl
 80024d0:	4306      	orrs	r6, r0
 80024d2:	d062      	beq.n	800259a <__aeabi_dsub+0x56a>
 80024d4:	43db      	mvns	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d15c      	bne.n	8002594 <__aeabi_dsub+0x564>
 80024da:	1887      	adds	r7, r0, r2
 80024dc:	4297      	cmp	r7, r2
 80024de:	4192      	sbcs	r2, r2
 80024e0:	1864      	adds	r4, r4, r1
 80024e2:	4252      	negs	r2, r2
 80024e4:	18a4      	adds	r4, r4, r2
 80024e6:	4666      	mov	r6, ip
 80024e8:	e687      	b.n	80021fa <__aeabi_dsub+0x1ca>
 80024ea:	4650      	mov	r0, sl
 80024ec:	4320      	orrs	r0, r4
 80024ee:	1e44      	subs	r4, r0, #1
 80024f0:	41a0      	sbcs	r0, r4
 80024f2:	2400      	movs	r4, #0
 80024f4:	e760      	b.n	80023b8 <__aeabi_dsub+0x388>
 80024f6:	4e57      	ldr	r6, [pc, #348]	; (8002654 <__aeabi_dsub+0x624>)
 80024f8:	45b4      	cmp	ip, r6
 80024fa:	d04e      	beq.n	800259a <__aeabi_dsub+0x56a>
 80024fc:	2680      	movs	r6, #128	; 0x80
 80024fe:	0436      	lsls	r6, r6, #16
 8002500:	425b      	negs	r3, r3
 8002502:	4334      	orrs	r4, r6
 8002504:	2b38      	cmp	r3, #56	; 0x38
 8002506:	dd00      	ble.n	800250a <__aeabi_dsub+0x4da>
 8002508:	e07f      	b.n	800260a <__aeabi_dsub+0x5da>
 800250a:	2b1f      	cmp	r3, #31
 800250c:	dd00      	ble.n	8002510 <__aeabi_dsub+0x4e0>
 800250e:	e08b      	b.n	8002628 <__aeabi_dsub+0x5f8>
 8002510:	2620      	movs	r6, #32
 8002512:	0027      	movs	r7, r4
 8002514:	4650      	mov	r0, sl
 8002516:	1af6      	subs	r6, r6, r3
 8002518:	40b7      	lsls	r7, r6
 800251a:	40d8      	lsrs	r0, r3
 800251c:	4307      	orrs	r7, r0
 800251e:	4650      	mov	r0, sl
 8002520:	40b0      	lsls	r0, r6
 8002522:	1e46      	subs	r6, r0, #1
 8002524:	41b0      	sbcs	r0, r6
 8002526:	4307      	orrs	r7, r0
 8002528:	40dc      	lsrs	r4, r3
 800252a:	18bf      	adds	r7, r7, r2
 800252c:	e7d6      	b.n	80024dc <__aeabi_dsub+0x4ac>
 800252e:	000d      	movs	r5, r1
 8002530:	4315      	orrs	r5, r2
 8002532:	d100      	bne.n	8002536 <__aeabi_dsub+0x506>
 8002534:	e602      	b.n	800213c <__aeabi_dsub+0x10c>
 8002536:	4650      	mov	r0, sl
 8002538:	1a80      	subs	r0, r0, r2
 800253a:	4582      	cmp	sl, r0
 800253c:	41bf      	sbcs	r7, r7
 800253e:	1a65      	subs	r5, r4, r1
 8002540:	427f      	negs	r7, r7
 8002542:	1bed      	subs	r5, r5, r7
 8002544:	4684      	mov	ip, r0
 8002546:	0228      	lsls	r0, r5, #8
 8002548:	d400      	bmi.n	800254c <__aeabi_dsub+0x51c>
 800254a:	e68d      	b.n	8002268 <__aeabi_dsub+0x238>
 800254c:	4650      	mov	r0, sl
 800254e:	1a17      	subs	r7, r2, r0
 8002550:	42ba      	cmp	r2, r7
 8002552:	4192      	sbcs	r2, r2
 8002554:	1b0c      	subs	r4, r1, r4
 8002556:	4252      	negs	r2, r2
 8002558:	1aa4      	subs	r4, r4, r2
 800255a:	4698      	mov	r8, r3
 800255c:	e5ee      	b.n	800213c <__aeabi_dsub+0x10c>
 800255e:	000d      	movs	r5, r1
 8002560:	4315      	orrs	r5, r2
 8002562:	d100      	bne.n	8002566 <__aeabi_dsub+0x536>
 8002564:	e76b      	b.n	800243e <__aeabi_dsub+0x40e>
 8002566:	4650      	mov	r0, sl
 8002568:	0767      	lsls	r7, r4, #29
 800256a:	08c0      	lsrs	r0, r0, #3
 800256c:	4307      	orrs	r7, r0
 800256e:	2080      	movs	r0, #128	; 0x80
 8002570:	08e4      	lsrs	r4, r4, #3
 8002572:	0300      	lsls	r0, r0, #12
 8002574:	4204      	tst	r4, r0
 8002576:	d007      	beq.n	8002588 <__aeabi_dsub+0x558>
 8002578:	08cd      	lsrs	r5, r1, #3
 800257a:	4205      	tst	r5, r0
 800257c:	d104      	bne.n	8002588 <__aeabi_dsub+0x558>
 800257e:	002c      	movs	r4, r5
 8002580:	4698      	mov	r8, r3
 8002582:	08d7      	lsrs	r7, r2, #3
 8002584:	0749      	lsls	r1, r1, #29
 8002586:	430f      	orrs	r7, r1
 8002588:	0f7b      	lsrs	r3, r7, #29
 800258a:	00e4      	lsls	r4, r4, #3
 800258c:	431c      	orrs	r4, r3
 800258e:	00ff      	lsls	r7, r7, #3
 8002590:	4e30      	ldr	r6, [pc, #192]	; (8002654 <__aeabi_dsub+0x624>)
 8002592:	e5d3      	b.n	800213c <__aeabi_dsub+0x10c>
 8002594:	4e2f      	ldr	r6, [pc, #188]	; (8002654 <__aeabi_dsub+0x624>)
 8002596:	45b4      	cmp	ip, r6
 8002598:	d1b4      	bne.n	8002504 <__aeabi_dsub+0x4d4>
 800259a:	000c      	movs	r4, r1
 800259c:	0017      	movs	r7, r2
 800259e:	4666      	mov	r6, ip
 80025a0:	e5cc      	b.n	800213c <__aeabi_dsub+0x10c>
 80025a2:	2700      	movs	r7, #0
 80025a4:	2400      	movs	r4, #0
 80025a6:	e5e8      	b.n	800217a <__aeabi_dsub+0x14a>
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d039      	beq.n	8002620 <__aeabi_dsub+0x5f0>
 80025ac:	000b      	movs	r3, r1
 80025ae:	4313      	orrs	r3, r2
 80025b0:	d100      	bne.n	80025b4 <__aeabi_dsub+0x584>
 80025b2:	e744      	b.n	800243e <__aeabi_dsub+0x40e>
 80025b4:	08c0      	lsrs	r0, r0, #3
 80025b6:	0767      	lsls	r7, r4, #29
 80025b8:	4307      	orrs	r7, r0
 80025ba:	2080      	movs	r0, #128	; 0x80
 80025bc:	08e4      	lsrs	r4, r4, #3
 80025be:	0300      	lsls	r0, r0, #12
 80025c0:	4204      	tst	r4, r0
 80025c2:	d0e1      	beq.n	8002588 <__aeabi_dsub+0x558>
 80025c4:	08cb      	lsrs	r3, r1, #3
 80025c6:	4203      	tst	r3, r0
 80025c8:	d1de      	bne.n	8002588 <__aeabi_dsub+0x558>
 80025ca:	08d7      	lsrs	r7, r2, #3
 80025cc:	0749      	lsls	r1, r1, #29
 80025ce:	430f      	orrs	r7, r1
 80025d0:	001c      	movs	r4, r3
 80025d2:	e7d9      	b.n	8002588 <__aeabi_dsub+0x558>
 80025d4:	2100      	movs	r1, #0
 80025d6:	e771      	b.n	80024bc <__aeabi_dsub+0x48c>
 80025d8:	2500      	movs	r5, #0
 80025da:	2700      	movs	r7, #0
 80025dc:	e5e9      	b.n	80021b2 <__aeabi_dsub+0x182>
 80025de:	002e      	movs	r6, r5
 80025e0:	0027      	movs	r7, r4
 80025e2:	3e20      	subs	r6, #32
 80025e4:	40f7      	lsrs	r7, r6
 80025e6:	2d20      	cmp	r5, #32
 80025e8:	d02f      	beq.n	800264a <__aeabi_dsub+0x61a>
 80025ea:	2640      	movs	r6, #64	; 0x40
 80025ec:	1b75      	subs	r5, r6, r5
 80025ee:	40ac      	lsls	r4, r5
 80025f0:	4650      	mov	r0, sl
 80025f2:	4320      	orrs	r0, r4
 80025f4:	1e44      	subs	r4, r0, #1
 80025f6:	41a0      	sbcs	r0, r4
 80025f8:	2400      	movs	r4, #0
 80025fa:	4338      	orrs	r0, r7
 80025fc:	e6dc      	b.n	80023b8 <__aeabi_dsub+0x388>
 80025fe:	2480      	movs	r4, #128	; 0x80
 8002600:	2500      	movs	r5, #0
 8002602:	0324      	lsls	r4, r4, #12
 8002604:	4e13      	ldr	r6, [pc, #76]	; (8002654 <__aeabi_dsub+0x624>)
 8002606:	2700      	movs	r7, #0
 8002608:	e5d3      	b.n	80021b2 <__aeabi_dsub+0x182>
 800260a:	4650      	mov	r0, sl
 800260c:	4320      	orrs	r0, r4
 800260e:	0007      	movs	r7, r0
 8002610:	1e78      	subs	r0, r7, #1
 8002612:	4187      	sbcs	r7, r0
 8002614:	2400      	movs	r4, #0
 8002616:	18bf      	adds	r7, r7, r2
 8002618:	e760      	b.n	80024dc <__aeabi_dsub+0x4ac>
 800261a:	000c      	movs	r4, r1
 800261c:	0017      	movs	r7, r2
 800261e:	e58d      	b.n	800213c <__aeabi_dsub+0x10c>
 8002620:	000c      	movs	r4, r1
 8002622:	0017      	movs	r7, r2
 8002624:	4e0b      	ldr	r6, [pc, #44]	; (8002654 <__aeabi_dsub+0x624>)
 8002626:	e589      	b.n	800213c <__aeabi_dsub+0x10c>
 8002628:	001e      	movs	r6, r3
 800262a:	0027      	movs	r7, r4
 800262c:	3e20      	subs	r6, #32
 800262e:	40f7      	lsrs	r7, r6
 8002630:	2b20      	cmp	r3, #32
 8002632:	d00c      	beq.n	800264e <__aeabi_dsub+0x61e>
 8002634:	2640      	movs	r6, #64	; 0x40
 8002636:	1af3      	subs	r3, r6, r3
 8002638:	409c      	lsls	r4, r3
 800263a:	4650      	mov	r0, sl
 800263c:	4320      	orrs	r0, r4
 800263e:	1e44      	subs	r4, r0, #1
 8002640:	41a0      	sbcs	r0, r4
 8002642:	4307      	orrs	r7, r0
 8002644:	2400      	movs	r4, #0
 8002646:	18bf      	adds	r7, r7, r2
 8002648:	e748      	b.n	80024dc <__aeabi_dsub+0x4ac>
 800264a:	2400      	movs	r4, #0
 800264c:	e7d0      	b.n	80025f0 <__aeabi_dsub+0x5c0>
 800264e:	2400      	movs	r4, #0
 8002650:	e7f3      	b.n	800263a <__aeabi_dsub+0x60a>
 8002652:	46c0      	nop			; (mov r8, r8)
 8002654:	000007ff 	.word	0x000007ff
 8002658:	ff7fffff 	.word	0xff7fffff

0800265c <__aeabi_d2iz>:
 800265c:	b530      	push	{r4, r5, lr}
 800265e:	4d13      	ldr	r5, [pc, #76]	; (80026ac <__aeabi_d2iz+0x50>)
 8002660:	030a      	lsls	r2, r1, #12
 8002662:	004b      	lsls	r3, r1, #1
 8002664:	0b12      	lsrs	r2, r2, #12
 8002666:	0d5b      	lsrs	r3, r3, #21
 8002668:	0fc9      	lsrs	r1, r1, #31
 800266a:	2400      	movs	r4, #0
 800266c:	42ab      	cmp	r3, r5
 800266e:	dd10      	ble.n	8002692 <__aeabi_d2iz+0x36>
 8002670:	4c0f      	ldr	r4, [pc, #60]	; (80026b0 <__aeabi_d2iz+0x54>)
 8002672:	42a3      	cmp	r3, r4
 8002674:	dc0f      	bgt.n	8002696 <__aeabi_d2iz+0x3a>
 8002676:	2480      	movs	r4, #128	; 0x80
 8002678:	4d0e      	ldr	r5, [pc, #56]	; (80026b4 <__aeabi_d2iz+0x58>)
 800267a:	0364      	lsls	r4, r4, #13
 800267c:	4322      	orrs	r2, r4
 800267e:	1aed      	subs	r5, r5, r3
 8002680:	2d1f      	cmp	r5, #31
 8002682:	dd0b      	ble.n	800269c <__aeabi_d2iz+0x40>
 8002684:	480c      	ldr	r0, [pc, #48]	; (80026b8 <__aeabi_d2iz+0x5c>)
 8002686:	1ac3      	subs	r3, r0, r3
 8002688:	40da      	lsrs	r2, r3
 800268a:	4254      	negs	r4, r2
 800268c:	2900      	cmp	r1, #0
 800268e:	d100      	bne.n	8002692 <__aeabi_d2iz+0x36>
 8002690:	0014      	movs	r4, r2
 8002692:	0020      	movs	r0, r4
 8002694:	bd30      	pop	{r4, r5, pc}
 8002696:	4b09      	ldr	r3, [pc, #36]	; (80026bc <__aeabi_d2iz+0x60>)
 8002698:	18cc      	adds	r4, r1, r3
 800269a:	e7fa      	b.n	8002692 <__aeabi_d2iz+0x36>
 800269c:	4c08      	ldr	r4, [pc, #32]	; (80026c0 <__aeabi_d2iz+0x64>)
 800269e:	40e8      	lsrs	r0, r5
 80026a0:	46a4      	mov	ip, r4
 80026a2:	4463      	add	r3, ip
 80026a4:	409a      	lsls	r2, r3
 80026a6:	4302      	orrs	r2, r0
 80026a8:	e7ef      	b.n	800268a <__aeabi_d2iz+0x2e>
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	000003fe 	.word	0x000003fe
 80026b0:	0000041d 	.word	0x0000041d
 80026b4:	00000433 	.word	0x00000433
 80026b8:	00000413 	.word	0x00000413
 80026bc:	7fffffff 	.word	0x7fffffff
 80026c0:	fffffbed 	.word	0xfffffbed

080026c4 <__aeabi_f2d>:
 80026c4:	0041      	lsls	r1, r0, #1
 80026c6:	0e09      	lsrs	r1, r1, #24
 80026c8:	1c4b      	adds	r3, r1, #1
 80026ca:	b570      	push	{r4, r5, r6, lr}
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	0246      	lsls	r6, r0, #9
 80026d0:	0a75      	lsrs	r5, r6, #9
 80026d2:	0fc4      	lsrs	r4, r0, #31
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	dd14      	ble.n	8002702 <__aeabi_f2d+0x3e>
 80026d8:	23e0      	movs	r3, #224	; 0xe0
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	076d      	lsls	r5, r5, #29
 80026de:	0b36      	lsrs	r6, r6, #12
 80026e0:	18cb      	adds	r3, r1, r3
 80026e2:	2100      	movs	r1, #0
 80026e4:	0d0a      	lsrs	r2, r1, #20
 80026e6:	0028      	movs	r0, r5
 80026e8:	0512      	lsls	r2, r2, #20
 80026ea:	4d1c      	ldr	r5, [pc, #112]	; (800275c <__aeabi_f2d+0x98>)
 80026ec:	4332      	orrs	r2, r6
 80026ee:	055b      	lsls	r3, r3, #21
 80026f0:	402a      	ands	r2, r5
 80026f2:	085b      	lsrs	r3, r3, #1
 80026f4:	4313      	orrs	r3, r2
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	07e4      	lsls	r4, r4, #31
 80026fa:	085b      	lsrs	r3, r3, #1
 80026fc:	4323      	orrs	r3, r4
 80026fe:	0019      	movs	r1, r3
 8002700:	bd70      	pop	{r4, r5, r6, pc}
 8002702:	2900      	cmp	r1, #0
 8002704:	d114      	bne.n	8002730 <__aeabi_f2d+0x6c>
 8002706:	2d00      	cmp	r5, #0
 8002708:	d01e      	beq.n	8002748 <__aeabi_f2d+0x84>
 800270a:	0028      	movs	r0, r5
 800270c:	f000 f8b6 	bl	800287c <__clzsi2>
 8002710:	280a      	cmp	r0, #10
 8002712:	dc1c      	bgt.n	800274e <__aeabi_f2d+0x8a>
 8002714:	230b      	movs	r3, #11
 8002716:	002a      	movs	r2, r5
 8002718:	1a1b      	subs	r3, r3, r0
 800271a:	40da      	lsrs	r2, r3
 800271c:	0003      	movs	r3, r0
 800271e:	3315      	adds	r3, #21
 8002720:	409d      	lsls	r5, r3
 8002722:	4b0f      	ldr	r3, [pc, #60]	; (8002760 <__aeabi_f2d+0x9c>)
 8002724:	0312      	lsls	r2, r2, #12
 8002726:	1a1b      	subs	r3, r3, r0
 8002728:	055b      	lsls	r3, r3, #21
 800272a:	0b16      	lsrs	r6, r2, #12
 800272c:	0d5b      	lsrs	r3, r3, #21
 800272e:	e7d8      	b.n	80026e2 <__aeabi_f2d+0x1e>
 8002730:	2d00      	cmp	r5, #0
 8002732:	d006      	beq.n	8002742 <__aeabi_f2d+0x7e>
 8002734:	0b32      	lsrs	r2, r6, #12
 8002736:	2680      	movs	r6, #128	; 0x80
 8002738:	0336      	lsls	r6, r6, #12
 800273a:	076d      	lsls	r5, r5, #29
 800273c:	4316      	orrs	r6, r2
 800273e:	4b09      	ldr	r3, [pc, #36]	; (8002764 <__aeabi_f2d+0xa0>)
 8002740:	e7cf      	b.n	80026e2 <__aeabi_f2d+0x1e>
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <__aeabi_f2d+0xa0>)
 8002744:	2600      	movs	r6, #0
 8002746:	e7cc      	b.n	80026e2 <__aeabi_f2d+0x1e>
 8002748:	2300      	movs	r3, #0
 800274a:	2600      	movs	r6, #0
 800274c:	e7c9      	b.n	80026e2 <__aeabi_f2d+0x1e>
 800274e:	0003      	movs	r3, r0
 8002750:	002a      	movs	r2, r5
 8002752:	3b0b      	subs	r3, #11
 8002754:	409a      	lsls	r2, r3
 8002756:	2500      	movs	r5, #0
 8002758:	e7e3      	b.n	8002722 <__aeabi_f2d+0x5e>
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	800fffff 	.word	0x800fffff
 8002760:	00000389 	.word	0x00000389
 8002764:	000007ff 	.word	0x000007ff

08002768 <__aeabi_d2f>:
 8002768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800276a:	004c      	lsls	r4, r1, #1
 800276c:	0d64      	lsrs	r4, r4, #21
 800276e:	030b      	lsls	r3, r1, #12
 8002770:	1c62      	adds	r2, r4, #1
 8002772:	0f45      	lsrs	r5, r0, #29
 8002774:	0a5b      	lsrs	r3, r3, #9
 8002776:	0552      	lsls	r2, r2, #21
 8002778:	432b      	orrs	r3, r5
 800277a:	0fc9      	lsrs	r1, r1, #31
 800277c:	00c5      	lsls	r5, r0, #3
 800277e:	0d52      	lsrs	r2, r2, #21
 8002780:	2a01      	cmp	r2, #1
 8002782:	dd28      	ble.n	80027d6 <__aeabi_d2f+0x6e>
 8002784:	4a3a      	ldr	r2, [pc, #232]	; (8002870 <__aeabi_d2f+0x108>)
 8002786:	18a6      	adds	r6, r4, r2
 8002788:	2efe      	cmp	r6, #254	; 0xfe
 800278a:	dc1b      	bgt.n	80027c4 <__aeabi_d2f+0x5c>
 800278c:	2e00      	cmp	r6, #0
 800278e:	dd3e      	ble.n	800280e <__aeabi_d2f+0xa6>
 8002790:	0180      	lsls	r0, r0, #6
 8002792:	0002      	movs	r2, r0
 8002794:	1e50      	subs	r0, r2, #1
 8002796:	4182      	sbcs	r2, r0
 8002798:	0f6d      	lsrs	r5, r5, #29
 800279a:	432a      	orrs	r2, r5
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4313      	orrs	r3, r2
 80027a0:	075a      	lsls	r2, r3, #29
 80027a2:	d004      	beq.n	80027ae <__aeabi_d2f+0x46>
 80027a4:	220f      	movs	r2, #15
 80027a6:	401a      	ands	r2, r3
 80027a8:	2a04      	cmp	r2, #4
 80027aa:	d000      	beq.n	80027ae <__aeabi_d2f+0x46>
 80027ac:	3304      	adds	r3, #4
 80027ae:	2280      	movs	r2, #128	; 0x80
 80027b0:	04d2      	lsls	r2, r2, #19
 80027b2:	401a      	ands	r2, r3
 80027b4:	d05a      	beq.n	800286c <__aeabi_d2f+0x104>
 80027b6:	3601      	adds	r6, #1
 80027b8:	2eff      	cmp	r6, #255	; 0xff
 80027ba:	d003      	beq.n	80027c4 <__aeabi_d2f+0x5c>
 80027bc:	019b      	lsls	r3, r3, #6
 80027be:	0a5b      	lsrs	r3, r3, #9
 80027c0:	b2f4      	uxtb	r4, r6
 80027c2:	e001      	b.n	80027c8 <__aeabi_d2f+0x60>
 80027c4:	24ff      	movs	r4, #255	; 0xff
 80027c6:	2300      	movs	r3, #0
 80027c8:	0258      	lsls	r0, r3, #9
 80027ca:	05e4      	lsls	r4, r4, #23
 80027cc:	0a40      	lsrs	r0, r0, #9
 80027ce:	07c9      	lsls	r1, r1, #31
 80027d0:	4320      	orrs	r0, r4
 80027d2:	4308      	orrs	r0, r1
 80027d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027d6:	2c00      	cmp	r4, #0
 80027d8:	d007      	beq.n	80027ea <__aeabi_d2f+0x82>
 80027da:	431d      	orrs	r5, r3
 80027dc:	d0f2      	beq.n	80027c4 <__aeabi_d2f+0x5c>
 80027de:	2080      	movs	r0, #128	; 0x80
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	0480      	lsls	r0, r0, #18
 80027e4:	4303      	orrs	r3, r0
 80027e6:	26ff      	movs	r6, #255	; 0xff
 80027e8:	e7da      	b.n	80027a0 <__aeabi_d2f+0x38>
 80027ea:	432b      	orrs	r3, r5
 80027ec:	d003      	beq.n	80027f6 <__aeabi_d2f+0x8e>
 80027ee:	2305      	movs	r3, #5
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	2cff      	cmp	r4, #255	; 0xff
 80027f4:	d003      	beq.n	80027fe <__aeabi_d2f+0x96>
 80027f6:	025b      	lsls	r3, r3, #9
 80027f8:	0a5b      	lsrs	r3, r3, #9
 80027fa:	b2e4      	uxtb	r4, r4
 80027fc:	e7e4      	b.n	80027c8 <__aeabi_d2f+0x60>
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d032      	beq.n	8002868 <__aeabi_d2f+0x100>
 8002802:	2080      	movs	r0, #128	; 0x80
 8002804:	03c0      	lsls	r0, r0, #15
 8002806:	4303      	orrs	r3, r0
 8002808:	025b      	lsls	r3, r3, #9
 800280a:	0a5b      	lsrs	r3, r3, #9
 800280c:	e7dc      	b.n	80027c8 <__aeabi_d2f+0x60>
 800280e:	0032      	movs	r2, r6
 8002810:	3217      	adds	r2, #23
 8002812:	db14      	blt.n	800283e <__aeabi_d2f+0xd6>
 8002814:	2280      	movs	r2, #128	; 0x80
 8002816:	271e      	movs	r7, #30
 8002818:	0412      	lsls	r2, r2, #16
 800281a:	4313      	orrs	r3, r2
 800281c:	1bbf      	subs	r7, r7, r6
 800281e:	2f1f      	cmp	r7, #31
 8002820:	dc0f      	bgt.n	8002842 <__aeabi_d2f+0xda>
 8002822:	4a14      	ldr	r2, [pc, #80]	; (8002874 <__aeabi_d2f+0x10c>)
 8002824:	4694      	mov	ip, r2
 8002826:	4464      	add	r4, ip
 8002828:	002a      	movs	r2, r5
 800282a:	40a5      	lsls	r5, r4
 800282c:	002e      	movs	r6, r5
 800282e:	40a3      	lsls	r3, r4
 8002830:	1e75      	subs	r5, r6, #1
 8002832:	41ae      	sbcs	r6, r5
 8002834:	40fa      	lsrs	r2, r7
 8002836:	4333      	orrs	r3, r6
 8002838:	4313      	orrs	r3, r2
 800283a:	2600      	movs	r6, #0
 800283c:	e7b0      	b.n	80027a0 <__aeabi_d2f+0x38>
 800283e:	2400      	movs	r4, #0
 8002840:	e7d5      	b.n	80027ee <__aeabi_d2f+0x86>
 8002842:	2202      	movs	r2, #2
 8002844:	4252      	negs	r2, r2
 8002846:	1b96      	subs	r6, r2, r6
 8002848:	001a      	movs	r2, r3
 800284a:	40f2      	lsrs	r2, r6
 800284c:	2f20      	cmp	r7, #32
 800284e:	d009      	beq.n	8002864 <__aeabi_d2f+0xfc>
 8002850:	4809      	ldr	r0, [pc, #36]	; (8002878 <__aeabi_d2f+0x110>)
 8002852:	4684      	mov	ip, r0
 8002854:	4464      	add	r4, ip
 8002856:	40a3      	lsls	r3, r4
 8002858:	432b      	orrs	r3, r5
 800285a:	1e5d      	subs	r5, r3, #1
 800285c:	41ab      	sbcs	r3, r5
 800285e:	2600      	movs	r6, #0
 8002860:	4313      	orrs	r3, r2
 8002862:	e79d      	b.n	80027a0 <__aeabi_d2f+0x38>
 8002864:	2300      	movs	r3, #0
 8002866:	e7f7      	b.n	8002858 <__aeabi_d2f+0xf0>
 8002868:	2300      	movs	r3, #0
 800286a:	e7ad      	b.n	80027c8 <__aeabi_d2f+0x60>
 800286c:	0034      	movs	r4, r6
 800286e:	e7bf      	b.n	80027f0 <__aeabi_d2f+0x88>
 8002870:	fffffc80 	.word	0xfffffc80
 8002874:	fffffc82 	.word	0xfffffc82
 8002878:	fffffca2 	.word	0xfffffca2

0800287c <__clzsi2>:
 800287c:	211c      	movs	r1, #28
 800287e:	2301      	movs	r3, #1
 8002880:	041b      	lsls	r3, r3, #16
 8002882:	4298      	cmp	r0, r3
 8002884:	d301      	bcc.n	800288a <__clzsi2+0xe>
 8002886:	0c00      	lsrs	r0, r0, #16
 8002888:	3910      	subs	r1, #16
 800288a:	0a1b      	lsrs	r3, r3, #8
 800288c:	4298      	cmp	r0, r3
 800288e:	d301      	bcc.n	8002894 <__clzsi2+0x18>
 8002890:	0a00      	lsrs	r0, r0, #8
 8002892:	3908      	subs	r1, #8
 8002894:	091b      	lsrs	r3, r3, #4
 8002896:	4298      	cmp	r0, r3
 8002898:	d301      	bcc.n	800289e <__clzsi2+0x22>
 800289a:	0900      	lsrs	r0, r0, #4
 800289c:	3904      	subs	r1, #4
 800289e:	a202      	add	r2, pc, #8	; (adr r2, 80028a8 <__clzsi2+0x2c>)
 80028a0:	5c10      	ldrb	r0, [r2, r0]
 80028a2:	1840      	adds	r0, r0, r1
 80028a4:	4770      	bx	lr
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	02020304 	.word	0x02020304
 80028ac:	01010101 	.word	0x01010101
	...

080028b8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure that 
  *         contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80028c4:	4b33      	ldr	r3, [pc, #204]	; (8002994 <EXTI_Init+0xdc>)
 80028c6:	60fb      	str	r3, [r7, #12]

  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	799b      	ldrb	r3, [r3, #6]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d04f      	beq.n	8002970 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80028d0:	4a30      	ldr	r2, [pc, #192]	; (8002994 <EXTI_Init+0xdc>)
 80028d2:	4b30      	ldr	r3, [pc, #192]	; (8002994 <EXTI_Init+0xdc>)
 80028d4:	6819      	ldr	r1, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	43db      	mvns	r3, r3
 80028dc:	400b      	ands	r3, r1
 80028de:	6013      	str	r3, [r2, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80028e0:	4a2c      	ldr	r2, [pc, #176]	; (8002994 <EXTI_Init+0xdc>)
 80028e2:	4b2c      	ldr	r3, [pc, #176]	; (8002994 <EXTI_Init+0xdc>)
 80028e4:	6859      	ldr	r1, [r3, #4]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	400b      	ands	r3, r1
 80028ee:	6053      	str	r3, [r2, #4]

    tmp += EXTI_InitStruct->EXTI_Mode;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	791b      	ldrb	r3, [r3, #4]
 80028f4:	001a      	movs	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	189b      	adds	r3, r3, r2
 80028fa:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	6811      	ldr	r1, [r2, #0]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800290a:	4a22      	ldr	r2, [pc, #136]	; (8002994 <EXTI_Init+0xdc>)
 800290c:	4b21      	ldr	r3, [pc, #132]	; (8002994 <EXTI_Init+0xdc>)
 800290e:	6899      	ldr	r1, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	43db      	mvns	r3, r3
 8002916:	400b      	ands	r3, r1
 8002918:	6093      	str	r3, [r2, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800291a:	4a1e      	ldr	r2, [pc, #120]	; (8002994 <EXTI_Init+0xdc>)
 800291c:	4b1d      	ldr	r3, [pc, #116]	; (8002994 <EXTI_Init+0xdc>)
 800291e:	68d9      	ldr	r1, [r3, #12]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	43db      	mvns	r3, r3
 8002926:	400b      	ands	r3, r1
 8002928:	60d3      	str	r3, [r2, #12]

    /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	795b      	ldrb	r3, [r3, #5]
 800292e:	2b10      	cmp	r3, #16
 8002930:	d10e      	bne.n	8002950 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8002932:	4a18      	ldr	r2, [pc, #96]	; (8002994 <EXTI_Init+0xdc>)
 8002934:	4b17      	ldr	r3, [pc, #92]	; (8002994 <EXTI_Init+0xdc>)
 8002936:	6899      	ldr	r1, [r3, #8]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430b      	orrs	r3, r1
 800293e:	6093      	str	r3, [r2, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8002940:	4a14      	ldr	r2, [pc, #80]	; (8002994 <EXTI_Init+0xdc>)
 8002942:	4b14      	ldr	r3, [pc, #80]	; (8002994 <EXTI_Init+0xdc>)
 8002944:	68d9      	ldr	r1, [r3, #12]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430b      	orrs	r3, r1
 800294c:	60d3      	str	r3, [r2, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800294e:	e01d      	b.n	800298c <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8002950:	4b10      	ldr	r3, [pc, #64]	; (8002994 <EXTI_Init+0xdc>)
 8002952:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	795b      	ldrb	r3, [r3, #5]
 8002958:	001a      	movs	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	189b      	adds	r3, r3, r2
 800295e:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	6811      	ldr	r1, [r2, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	601a      	str	r2, [r3, #0]
}
 800296e:	e00d      	b.n	800298c <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	791b      	ldrb	r3, [r3, #4]
 8002974:	001a      	movs	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	189b      	adds	r3, r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	6811      	ldr	r1, [r2, #0]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6812      	ldr	r2, [r2, #0]
 8002986:	43d2      	mvns	r2, r2
 8002988:	400a      	ands	r2, r1
 800298a:	601a      	str	r2, [r3, #0]
}
 800298c:	46c0      	nop			; (mov r8, r8)
 800298e:	46bd      	mov	sp, r7
 8002990:	b004      	add	sp, #16
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40010400 	.word	0x40010400

08002998 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be (0..27).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80029a0:	230f      	movs	r3, #15
 80029a2:	18fb      	adds	r3, r7, r3
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80029a8:	4b0a      	ldr	r3, [pc, #40]	; (80029d4 <EXTI_GetITStatus+0x3c>)
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	4013      	ands	r3, r2
 80029b0:	d004      	beq.n	80029bc <EXTI_GetITStatus+0x24>
  {
    bitstatus = SET;
 80029b2:	230f      	movs	r3, #15
 80029b4:	18fb      	adds	r3, r7, r3
 80029b6:	2201      	movs	r2, #1
 80029b8:	701a      	strb	r2, [r3, #0]
 80029ba:	e003      	b.n	80029c4 <EXTI_GetITStatus+0x2c>
  }
  else
  {
    bitstatus = RESET;
 80029bc:	230f      	movs	r3, #15
 80029be:	18fb      	adds	r3, r7, r3
 80029c0:	2200      	movs	r2, #0
 80029c2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80029c4:	230f      	movs	r3, #15
 80029c6:	18fb      	adds	r3, r7, r3
 80029c8:	781b      	ldrb	r3, [r3, #0]
}
 80029ca:	0018      	movs	r0, r3
 80029cc:	46bd      	mov	sp, r7
 80029ce:	b004      	add	sp, #16
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	40010400 	.word	0x40010400

080029d8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..27).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 80029e0:	4b03      	ldr	r3, [pc, #12]	; (80029f0 <EXTI_ClearITPendingBit+0x18>)
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	615a      	str	r2, [r3, #20]
}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	46bd      	mov	sp, r7
 80029ea:	b002      	add	sp, #8
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	40010400 	.word	0x40010400

080029f4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	e07c      	b.n	8002b0a <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002a10:	2201      	movs	r2, #1
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	409a      	lsls	r2, r3
 8002a16:	0013      	movs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4013      	ands	r3, r2
 8002a22:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d16b      	bne.n	8002b04 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	791b      	ldrb	r3, [r3, #4]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d003      	beq.n	8002a3c <GPIO_Init+0x48>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	791b      	ldrb	r3, [r3, #4]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d134      	bne.n	8002aa6 <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	0052      	lsls	r2, r2, #1
 8002a44:	2103      	movs	r1, #3
 8002a46:	4091      	lsls	r1, r2
 8002a48:	000a      	movs	r2, r1
 8002a4a:	43d2      	mvns	r2, r2
 8002a4c:	401a      	ands	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	795b      	ldrb	r3, [r3, #5]
 8002a5a:	0019      	movs	r1, r3
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	4099      	lsls	r1, r3
 8002a62:	000b      	movs	r3, r1
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	889b      	ldrh	r3, [r3, #4]
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	b292      	uxth	r2, r2
 8002a74:	0011      	movs	r1, r2
 8002a76:	2201      	movs	r2, #1
 8002a78:	408a      	lsls	r2, r1
 8002a7a:	b292      	uxth	r2, r2
 8002a7c:	43d2      	mvns	r2, r2
 8002a7e:	b292      	uxth	r2, r2
 8002a80:	4013      	ands	r3, r2
 8002a82:	b29a      	uxth	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	889b      	ldrh	r3, [r3, #4]
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	799b      	ldrb	r3, [r3, #6]
 8002a92:	0019      	movs	r1, r3
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	4099      	lsls	r1, r3
 8002a9a:	000b      	movs	r3, r1
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	809a      	strh	r2, [r3, #4]
      }

      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	0052      	lsls	r2, r2, #1
 8002aae:	2103      	movs	r1, #3
 8002ab0:	4091      	lsls	r1, r2
 8002ab2:	000a      	movs	r2, r1
 8002ab4:	43d2      	mvns	r2, r2
 8002ab6:	401a      	ands	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	791b      	ldrb	r3, [r3, #4]
 8002ac4:	0019      	movs	r1, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	4099      	lsls	r1, r3
 8002acc:	000b      	movs	r3, r1
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	b292      	uxth	r2, r2
 8002adc:	0052      	lsls	r2, r2, #1
 8002ade:	2103      	movs	r1, #3
 8002ae0:	4091      	lsls	r1, r2
 8002ae2:	000a      	movs	r2, r1
 8002ae4:	43d2      	mvns	r2, r2
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	79db      	ldrb	r3, [r3, #7]
 8002af4:	0019      	movs	r1, r3
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	4099      	lsls	r1, r3
 8002afc:	000b      	movs	r3, r1
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	3301      	adds	r3, #1
 8002b08:	617b      	str	r3, [r7, #20]
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	2b0f      	cmp	r3, #15
 8002b0e:	d800      	bhi.n	8002b12 <GPIO_Init+0x11e>
 8002b10:	e77e      	b.n	8002a10 <GPIO_Init+0x1c>
    }
  }
}
 8002b12:	46c0      	nop			; (mov r8, r8)
 8002b14:	46bd      	mov	sp, r7
 8002b16:	b006      	add	sp, #24
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <GPIO_ReadInputData>:
  * @note   GPIOE is available only for STM32F072.
  * @note   GPIOD is not available for STM32F031.   
  * @retval The input port pin value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	8a1b      	ldrh	r3, [r3, #16]
 8002b26:	b29b      	uxth	r3, r3
}
 8002b28:	0018      	movs	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	b002      	add	sp, #8
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <GPIO_ReadOutputData>:
  * @note   GPIOE is available only for STM32F072.
  * @note   GPIOD is not available for STM32F031.    
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	8a9b      	ldrh	r3, [r3, #20]
 8002b3c:	b29b      	uxth	r3, r3
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b002      	add	sp, #8
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <GPIO_SetBits>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. 
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b082      	sub	sp, #8
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
 8002b4e:	000a      	movs	r2, r1
 8002b50:	1cbb      	adds	r3, r7, #2
 8002b52:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
 8002b54:	1cbb      	adds	r3, r7, #2
 8002b56:	881a      	ldrh	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
}
 8002b5c:	46c0      	nop			; (mov r8, r8)
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b002      	add	sp, #8
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <GPIO_ResetBits>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. 
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	000a      	movs	r2, r1
 8002b6e:	1cbb      	adds	r3, r7, #2
 8002b70:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BRR = GPIO_Pin;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	1cba      	adds	r2, r7, #2
 8002b76:	8812      	ldrh	r2, [r2, #0]
 8002b78:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b002      	add	sp, #8
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <GPIO_WriteBit>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
 8002b8a:	0008      	movs	r0, r1
 8002b8c:	0011      	movs	r1, r2
 8002b8e:	1cbb      	adds	r3, r7, #2
 8002b90:	1c02      	adds	r2, r0, #0
 8002b92:	801a      	strh	r2, [r3, #0]
 8002b94:	1c7b      	adds	r3, r7, #1
 8002b96:	1c0a      	adds	r2, r1, #0
 8002b98:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002b9a:	1c7b      	adds	r3, r7, #1
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d004      	beq.n	8002bac <GPIO_WriteBit+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ba2:	1cbb      	adds	r3, r7, #2
 8002ba4:	881a      	ldrh	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002baa:	e003      	b.n	8002bb4 <GPIO_WriteBit+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	1cba      	adds	r2, r7, #2
 8002bb0:	8812      	ldrh	r2, [r2, #0]
 8002bb2:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8002bb4:	46c0      	nop			; (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b002      	add	sp, #8
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <GPIO_Write>:
  * @note   GPIOD is not available for STM32F031.  
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	000a      	movs	r2, r1
 8002bc6:	1cbb      	adds	r3, r7, #2
 8002bc8:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	1cba      	adds	r2, r7, #2
 8002bce:	8812      	ldrh	r2, [r2, #0]
 8002bd0:	829a      	strh	r2, [r3, #20]
}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b002      	add	sp, #8
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPriority));  
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	789b      	ldrb	r3, [r3, #2]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d039      	beq.n	8002c64 <NVIC_Init+0x88>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02];
 8002bf0:	4a24      	ldr	r2, [pc, #144]	; (8002c84 <NVIC_Init+0xa8>)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	089b      	lsrs	r3, r3, #2
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	33c0      	adds	r3, #192	; 0xc0
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	589b      	ldr	r3, [r3, r2]
 8002c00:	60fb      	str	r3, [r7, #12]
    tmppriority &= (uint32_t)(~(((uint32_t)0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8)));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	001a      	movs	r2, r3
 8002c08:	2303      	movs	r3, #3
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	22ff      	movs	r2, #255	; 0xff
 8002c10:	409a      	lsls	r2, r3
 8002c12:	0013      	movs	r3, r2
 8002c14:	43da      	mvns	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
    tmppriority |= (uint32_t)((((uint32_t)NVIC_InitStruct->NVIC_IRQChannelPriority << 6) & 0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8));    
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	785b      	ldrb	r3, [r3, #1]
 8002c20:	019b      	lsls	r3, r3, #6
 8002c22:	22ff      	movs	r2, #255	; 0xff
 8002c24:	401a      	ands	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	0019      	movs	r1, r3
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	400b      	ands	r3, r1
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	409a      	lsls	r2, r3
 8002c34:	0013      	movs	r3, r2
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
    
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02] = tmppriority;
 8002c3c:	4911      	ldr	r1, [pc, #68]	; (8002c84 <NVIC_Init+0xa8>)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	33c0      	adds	r3, #192	; 0xc0
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	505a      	str	r2, [r3, r1]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c4e:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <NVIC_Init+0xa8>)
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	7812      	ldrb	r2, [r2, #0]
 8002c54:	0011      	movs	r1, r2
 8002c56:	221f      	movs	r2, #31
 8002c58:	400a      	ands	r2, r1
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	4091      	lsls	r1, r2
 8002c5e:	000a      	movs	r2, r1
 8002c60:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002c62:	e00a      	b.n	8002c7a <NVIC_Init+0x9e>
    NVIC->ICER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c64:	4907      	ldr	r1, [pc, #28]	; (8002c84 <NVIC_Init+0xa8>)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	001a      	movs	r2, r3
 8002c6c:	231f      	movs	r3, #31
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2201      	movs	r2, #1
 8002c72:	409a      	lsls	r2, r3
 8002c74:	0013      	movs	r3, r2
 8002c76:	2280      	movs	r2, #128	; 0x80
 8002c78:	508b      	str	r3, [r1, r2]
}
 8002c7a:	46c0      	nop			; (mov r8, r8)
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	b004      	add	sp, #16
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	46c0      	nop			; (mov r8, r8)
 8002c84:	e000e100 	.word	0xe000e100

08002c88 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  
  tmpreg = RCC->CFGR;
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <RCC_HCLKConfig+0x30>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	60fb      	str	r3, [r7, #12]
  
  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	22f0      	movs	r2, #240	; 0xf0
 8002c9e:	4393      	bics	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]
  
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002caa:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <RCC_HCLKConfig+0x30>)
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b004      	add	sp, #16
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40021000 	.word	0x40021000

08002cbc <RCC_USARTCLKConfig>:
  *             @arg RCC_USART3CLK_LSE: USART3 clock = LSE Clock, applicable only for STM32F091 devices
  *             @arg RCC_USART3CLK_HSI: USART3 clock = HSI Clock, applicable only for STM32F091 devices   
  * @retval None
  */
void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK)
{ 
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_USARTCLK(RCC_USARTCLK));

  /* Get USART index */
  tmp = (RCC_USARTCLK >> 28);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	0f1b      	lsrs	r3, r3, #28
 8002ccc:	60fb      	str	r3, [r7, #12]

  /* Clear USARTSW[1:0] bit */
  if (tmp == (uint32_t)0x00000001)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d106      	bne.n	8002ce2 <RCC_USARTCLKConfig+0x26>
  {
    /* Clear USART1SW[1:0] bit */  
    RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 8002cd4:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cd6:	4a10      	ldr	r2, [pc, #64]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cda:	2103      	movs	r1, #3
 8002cdc:	438a      	bics	r2, r1
 8002cde:	631a      	str	r2, [r3, #48]	; 0x30
 8002ce0:	e00f      	b.n	8002d02 <RCC_USARTCLKConfig+0x46>
  }
  else if (tmp == (uint32_t)0x00000002)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d106      	bne.n	8002cf6 <RCC_USARTCLKConfig+0x3a>
  {
    /* Clear USART2SW[1:0] bit */
    RCC->CFGR3 &= ~RCC_CFGR3_USART2SW;
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cea:	4a0b      	ldr	r2, [pc, #44]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cee:	490b      	ldr	r1, [pc, #44]	; (8002d1c <RCC_USARTCLKConfig+0x60>)
 8002cf0:	400a      	ands	r2, r1
 8002cf2:	631a      	str	r2, [r3, #48]	; 0x30
 8002cf4:	e005      	b.n	8002d02 <RCC_USARTCLKConfig+0x46>
  }
  else 
  {
    /* Clear USART3SW[1:0] bit */
    RCC->CFGR3 &= ~RCC_CFGR3_USART3SW;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cf8:	4a07      	ldr	r2, [pc, #28]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002cfa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cfc:	4908      	ldr	r1, [pc, #32]	; (8002d20 <RCC_USARTCLKConfig+0x64>)
 8002cfe:	400a      	ands	r2, r1
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Set USARTxSW bits according to RCC_USARTCLK value */
  RCC->CFGR3 |= RCC_USARTCLK;
 8002d02:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002d04:	4a04      	ldr	r2, [pc, #16]	; (8002d18 <RCC_USARTCLKConfig+0x5c>)
 8002d06:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	fffcffff 	.word	0xfffcffff
 8002d20:	fff3ffff 	.word	0xfff3ffff

08002d24 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61bb      	str	r3, [r7, #24]
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	2300      	movs	r3, #0
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60bb      	str	r3, [r7, #8]
 8002d40:	2300      	movs	r3, #0
 8002d42:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002d44:	4ba8      	ldr	r3, [pc, #672]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	220c      	movs	r2, #12
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d00c      	beq.n	8002d6e <RCC_GetClocksFreq+0x4a>
 8002d54:	d802      	bhi.n	8002d5c <RCC_GetClocksFreq+0x38>
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d005      	beq.n	8002d66 <RCC_GetClocksFreq+0x42>
 8002d5a:	e03b      	b.n	8002dd4 <RCC_GetClocksFreq+0xb0>
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d00a      	beq.n	8002d76 <RCC_GetClocksFreq+0x52>
 8002d60:	2b0c      	cmp	r3, #12
 8002d62:	d033      	beq.n	8002dcc <RCC_GetClocksFreq+0xa8>
 8002d64:	e036      	b.n	8002dd4 <RCC_GetClocksFreq+0xb0>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4aa0      	ldr	r2, [pc, #640]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002d6a:	601a      	str	r2, [r3, #0]
      break;
 8002d6c:	e036      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a9e      	ldr	r2, [pc, #632]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002d72:	601a      	str	r2, [r3, #0]
      break;
 8002d74:	e032      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002d76:	4b9c      	ldr	r3, [pc, #624]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002d78:	685a      	ldr	r2, [r3, #4]
 8002d7a:	23f0      	movs	r3, #240	; 0xf0
 8002d7c:	039b      	lsls	r3, r3, #14
 8002d7e:	4013      	ands	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002d82:	4b99      	ldr	r3, [pc, #612]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	23c0      	movs	r3, #192	; 0xc0
 8002d88:	025b      	lsls	r3, r3, #9
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
      pllmull = ( pllmull >> 18) + 2;
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	0c9b      	lsrs	r3, r3, #18
 8002d92:	3302      	adds	r3, #2
 8002d94:	617b      	str	r3, [r7, #20]
      
      if (pllsource == 0x00)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d104      	bne.n	8002da6 <RCC_GetClocksFreq+0x82>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	4a94      	ldr	r2, [pc, #592]	; (8002ff0 <RCC_GetClocksFreq+0x2cc>)
 8002da0:	4353      	muls	r3, r2
 8002da2:	61fb      	str	r3, [r7, #28]
 8002da4:	e00e      	b.n	8002dc4 <RCC_GetClocksFreq+0xa0>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8002da6:	4b90      	ldr	r3, [pc, #576]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	220f      	movs	r2, #15
 8002dac:	4013      	ands	r3, r2
 8002dae:	3301      	adds	r3, #1
 8002db0:	60fb      	str	r3, [r7, #12]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8002db2:	68f9      	ldr	r1, [r7, #12]
 8002db4:	488d      	ldr	r0, [pc, #564]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002db6:	f7fd f9b1 	bl	800011c <__udivsi3>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	001a      	movs	r2, r3
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	4353      	muls	r3, r2
 8002dc2:	61fb      	str	r3, [r7, #28]
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	69fa      	ldr	r2, [r7, #28]
 8002dc8:	601a      	str	r2, [r3, #0]
      break;
 8002dca:	e007      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    case 0x0C:  /* HSI48 used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI48_VALUE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a89      	ldr	r2, [pc, #548]	; (8002ff4 <RCC_GetClocksFreq+0x2d0>)
 8002dd0:	601a      	str	r2, [r3, #0]
      break;
 8002dd2:	e003      	b.n	8002ddc <RCC_GetClocksFreq+0xb8>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a85      	ldr	r2, [pc, #532]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002dd8:	601a      	str	r2, [r3, #0]
      break;
 8002dda:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8002ddc:	4b82      	ldr	r3, [pc, #520]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	22f0      	movs	r2, #240	; 0xf0
 8002de2:	4013      	ands	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	091b      	lsrs	r3, r3, #4
 8002dea:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp]; 
 8002dec:	4a82      	ldr	r2, [pc, #520]	; (8002ff8 <RCC_GetClocksFreq+0x2d4>)
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	18d3      	adds	r3, r2, r3
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	40da      	lsrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	605a      	str	r2, [r3, #4]

  /* Get PCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE;
 8002e04:	4b78      	ldr	r3, [pc, #480]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	23e0      	movs	r3, #224	; 0xe0
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 8;
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	0a1b      	lsrs	r3, r3, #8
 8002e14:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8002e16:	4a78      	ldr	r2, [pc, #480]	; (8002ff8 <RCC_GetClocksFreq+0x2d4>)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	18d3      	adds	r3, r2, r3
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	60bb      	str	r3, [r7, #8]
  /* PCLK clock frequency */
  RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	40da      	lsrs	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	609a      	str	r2, [r3, #8]

  /* ADCCLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW)
 8002e2e:	4b6e      	ldr	r3, [pc, #440]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	401a      	ands	r2, r3
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d003      	beq.n	8002e48 <RCC_GetClocksFreq+0x124>
  {
    /* ADC Clock is HSI14 Osc. */
    RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a6e      	ldr	r2, [pc, #440]	; (8002ffc <RCC_GetClocksFreq+0x2d8>)
 8002e44:	60da      	str	r2, [r3, #12]
 8002e46:	e013      	b.n	8002e70 <RCC_GetClocksFreq+0x14c>
  }
  else
  {
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8002e48:	4b67      	ldr	r3, [pc, #412]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	2380      	movs	r3, #128	; 0x80
 8002e4e:	01db      	lsls	r3, r3, #7
 8002e50:	401a      	ands	r2, r3
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	01db      	lsls	r3, r3, #7
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d005      	beq.n	8002e66 <RCC_GetClocksFreq+0x142>
    {
      /* ADC Clock is derived from PCLK/2 */
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	085a      	lsrs	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	60da      	str	r2, [r3, #12]
 8002e64:	e004      	b.n	8002e70 <RCC_GetClocksFreq+0x14c>
    }
    else
    {
      /* ADC Clock is derived from PCLK/4 */
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	089a      	lsrs	r2, r3, #2
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	60da      	str	r2, [r3, #12]
    }
    
  }

  /* CECCLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8002e70:	4b5d      	ldr	r3, [pc, #372]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e74:	2240      	movs	r2, #64	; 0x40
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b40      	cmp	r3, #64	; 0x40
 8002e7a:	d003      	beq.n	8002e84 <RCC_GetClocksFreq+0x160>
  {
    /* CEC Clock is HSI/244 */
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a60      	ldr	r2, [pc, #384]	; (8003000 <RCC_GetClocksFreq+0x2dc>)
 8002e80:	611a      	str	r2, [r3, #16]
 8002e82:	e003      	b.n	8002e8c <RCC_GetClocksFreq+0x168>
  }
  else
  {
    /* CECC Clock is LSE Osc. */
    RCC_Clocks->CECCLK_Frequency = LSE_VALUE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2280      	movs	r2, #128	; 0x80
 8002e88:	0212      	lsls	r2, r2, #8
 8002e8a:	611a      	str	r2, [r3, #16]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8002e8c:	4b56      	ldr	r3, [pc, #344]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	2210      	movs	r2, #16
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b10      	cmp	r3, #16
 8002e96:	d003      	beq.n	8002ea0 <RCC_GetClocksFreq+0x17c>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a54      	ldr	r2, [pc, #336]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002e9c:	615a      	str	r2, [r3, #20]
 8002e9e:	e003      	b.n	8002ea8 <RCC_GetClocksFreq+0x184>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	615a      	str	r2, [r3, #20]
  }

  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8002ea8:	4b4f      	ldr	r3, [pc, #316]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eac:	2203      	movs	r2, #3
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d104      	bne.n	8002ebc <RCC_GetClocksFreq+0x198>
  {
    /* USART1 Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	619a      	str	r2, [r3, #24]
 8002eba:	e01e      	b.n	8002efa <RCC_GetClocksFreq+0x1d6>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8002ebc:	4b4a      	ldr	r3, [pc, #296]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d104      	bne.n	8002ed2 <RCC_GetClocksFreq+0x1ae>
  {
    /* USART1 Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	619a      	str	r2, [r3, #24]
 8002ed0:	e013      	b.n	8002efa <RCC_GetClocksFreq+0x1d6>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8002ed2:	4b45      	ldr	r3, [pc, #276]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d104      	bne.n	8002ee8 <RCC_GetClocksFreq+0x1c4>
  {
    /* USART1 Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2280      	movs	r2, #128	; 0x80
 8002ee2:	0212      	lsls	r2, r2, #8
 8002ee4:	619a      	str	r2, [r3, #24]
 8002ee6:	e008      	b.n	8002efa <RCC_GetClocksFreq+0x1d6>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8002ee8:	4b3f      	ldr	r3, [pc, #252]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eec:	2203      	movs	r2, #3
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b03      	cmp	r3, #3
 8002ef2:	d102      	bne.n	8002efa <RCC_GetClocksFreq+0x1d6>
  {
    /* USART1 Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a3d      	ldr	r2, [pc, #244]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002ef8:	619a      	str	r2, [r3, #24]
  }
  
  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8002efa:	4b3b      	ldr	r3, [pc, #236]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002efc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002efe:	23c0      	movs	r3, #192	; 0xc0
 8002f00:	029b      	lsls	r3, r3, #10
 8002f02:	4013      	ands	r3, r2
 8002f04:	d104      	bne.n	8002f10 <RCC_GetClocksFreq+0x1ec>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	61da      	str	r2, [r3, #28]
 8002f0e:	e027      	b.n	8002f60 <RCC_GetClocksFreq+0x23c>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8002f10:	4b35      	ldr	r3, [pc, #212]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f14:	23c0      	movs	r3, #192	; 0xc0
 8002f16:	029b      	lsls	r3, r3, #10
 8002f18:	401a      	ands	r2, r3
 8002f1a:	2380      	movs	r3, #128	; 0x80
 8002f1c:	025b      	lsls	r3, r3, #9
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d104      	bne.n	8002f2c <RCC_GetClocksFreq+0x208>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	61da      	str	r2, [r3, #28]
 8002f2a:	e019      	b.n	8002f60 <RCC_GetClocksFreq+0x23c>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8002f2c:	4b2e      	ldr	r3, [pc, #184]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f30:	23c0      	movs	r3, #192	; 0xc0
 8002f32:	029b      	lsls	r3, r3, #10
 8002f34:	401a      	ands	r2, r3
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	029b      	lsls	r3, r3, #10
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d104      	bne.n	8002f48 <RCC_GetClocksFreq+0x224>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2280      	movs	r2, #128	; 0x80
 8002f42:	0212      	lsls	r2, r2, #8
 8002f44:	61da      	str	r2, [r3, #28]
 8002f46:	e00b      	b.n	8002f60 <RCC_GetClocksFreq+0x23c>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8002f48:	4b27      	ldr	r3, [pc, #156]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f4c:	23c0      	movs	r3, #192	; 0xc0
 8002f4e:	029b      	lsls	r3, r3, #10
 8002f50:	401a      	ands	r2, r3
 8002f52:	23c0      	movs	r3, #192	; 0xc0
 8002f54:	029b      	lsls	r3, r3, #10
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d102      	bne.n	8002f60 <RCC_GetClocksFreq+0x23c>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a23      	ldr	r2, [pc, #140]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002f5e:	61da      	str	r2, [r3, #28]
  }
  
  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8002f60:	4b21      	ldr	r3, [pc, #132]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f64:	23c0      	movs	r3, #192	; 0xc0
 8002f66:	031b      	lsls	r3, r3, #12
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d104      	bne.n	8002f76 <RCC_GetClocksFreq+0x252>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	621a      	str	r2, [r3, #32]
 8002f74:	e027      	b.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8002f76:	4b1c      	ldr	r3, [pc, #112]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f7a:	23c0      	movs	r3, #192	; 0xc0
 8002f7c:	031b      	lsls	r3, r3, #12
 8002f7e:	401a      	ands	r2, r3
 8002f80:	2380      	movs	r3, #128	; 0x80
 8002f82:	02db      	lsls	r3, r3, #11
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d104      	bne.n	8002f92 <RCC_GetClocksFreq+0x26e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	621a      	str	r2, [r3, #32]
 8002f90:	e019      	b.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8002f92:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002f94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f96:	23c0      	movs	r3, #192	; 0xc0
 8002f98:	031b      	lsls	r3, r3, #12
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	031b      	lsls	r3, r3, #12
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d104      	bne.n	8002fae <RCC_GetClocksFreq+0x28a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2280      	movs	r2, #128	; 0x80
 8002fa8:	0212      	lsls	r2, r2, #8
 8002faa:	621a      	str	r2, [r3, #32]
 8002fac:	e00b      	b.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8002fae:	4b0e      	ldr	r3, [pc, #56]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fb2:	23c0      	movs	r3, #192	; 0xc0
 8002fb4:	031b      	lsls	r3, r3, #12
 8002fb6:	401a      	ands	r2, r3
 8002fb8:	23c0      	movs	r3, #192	; 0xc0
 8002fba:	031b      	lsls	r3, r3, #12
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d102      	bne.n	8002fc6 <RCC_GetClocksFreq+0x2a2>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <RCC_GetClocksFreq+0x2c8>)
 8002fc4:	621a      	str	r2, [r3, #32]
  }
  
  /* USBCLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USBSW) != RCC_CFGR3_USBSW)
 8002fc6:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <RCC_GetClocksFreq+0x2c4>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	2280      	movs	r2, #128	; 0x80
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b80      	cmp	r3, #128	; 0x80
 8002fd0:	d003      	beq.n	8002fda <RCC_GetClocksFreq+0x2b6>
  {
    /* USB Clock is HSI48 */
    RCC_Clocks->USBCLK_Frequency = HSI48_VALUE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a07      	ldr	r2, [pc, #28]	; (8002ff4 <RCC_GetClocksFreq+0x2d0>)
 8002fd6:	625a      	str	r2, [r3, #36]	; 0x24
  else
  {
    /* USB Clock is PLL clock */
    RCC_Clocks->USBCLK_Frequency = pllclk;
  }   
}
 8002fd8:	e002      	b.n	8002fe0 <RCC_GetClocksFreq+0x2bc>
    RCC_Clocks->USBCLK_Frequency = pllclk;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69fa      	ldr	r2, [r7, #28]
 8002fde:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b008      	add	sp, #32
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	007a1200 	.word	0x007a1200
 8002ff0:	003d0900 	.word	0x003d0900
 8002ff4:	02dc6c00 	.word	0x02dc6c00
 8002ff8:	20000000 	.word	0x20000000
 8002ffc:	00d59f80 	.word	0x00d59f80
 8003000:	00008012 	.word	0x00008012

08003004 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	000a      	movs	r2, r1
 800300e:	1cfb      	adds	r3, r7, #3
 8003010:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003012:	1cfb      	adds	r3, r7, #3
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d006      	beq.n	8003028 <RCC_AHBPeriphClockCmd+0x24>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800301a:	4b09      	ldr	r3, [pc, #36]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800301c:	4a08      	ldr	r2, [pc, #32]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800301e:	6951      	ldr	r1, [r2, #20]
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	430a      	orrs	r2, r1
 8003024:	615a      	str	r2, [r3, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8003026:	e006      	b.n	8003036 <RCC_AHBPeriphClockCmd+0x32>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8003028:	4b05      	ldr	r3, [pc, #20]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800302a:	4a05      	ldr	r2, [pc, #20]	; (8003040 <RCC_AHBPeriphClockCmd+0x3c>)
 800302c:	6952      	ldr	r2, [r2, #20]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	43c9      	mvns	r1, r1
 8003032:	400a      	ands	r2, r1
 8003034:	615a      	str	r2, [r3, #20]
}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	46bd      	mov	sp, r7
 800303a:	b002      	add	sp, #8
 800303c:	bd80      	pop	{r7, pc}
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	40021000 	.word	0x40021000

08003044 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	000a      	movs	r2, r1
 800304e:	1cfb      	adds	r3, r7, #3
 8003050:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003052:	1cfb      	adds	r3, r7, #3
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d006      	beq.n	8003068 <RCC_APB2PeriphClockCmd+0x24>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800305a:	4b09      	ldr	r3, [pc, #36]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800305c:	4a08      	ldr	r2, [pc, #32]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800305e:	6991      	ldr	r1, [r2, #24]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	430a      	orrs	r2, r1
 8003064:	619a      	str	r2, [r3, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003066:	e006      	b.n	8003076 <RCC_APB2PeriphClockCmd+0x32>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800306a:	4a05      	ldr	r2, [pc, #20]	; (8003080 <RCC_APB2PeriphClockCmd+0x3c>)
 800306c:	6992      	ldr	r2, [r2, #24]
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	43c9      	mvns	r1, r1
 8003072:	400a      	ands	r2, r1
 8003074:	619a      	str	r2, [r3, #24]
}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	b002      	add	sp, #8
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	40021000 	.word	0x40021000

08003084 <SYSCFG_EXTILineConfig>:
  *         For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
  *         For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8003084:	b5b0      	push	{r4, r5, r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	0002      	movs	r2, r0
 800308c:	1dfb      	adds	r3, r7, #7
 800308e:	701a      	strb	r2, [r3, #0]
 8003090:	1dbb      	adds	r3, r7, #6
 8003092:	1c0a      	adds	r2, r1, #0
 8003094:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0x00;
 8003096:	2300      	movs	r3, #0
 8003098:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 800309a:	1dbb      	adds	r3, r7, #6
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	2203      	movs	r2, #3
 80030a0:	4013      	ands	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	220f      	movs	r2, #15
 80030a6:	409a      	lsls	r2, r3
 80030a8:	0013      	movs	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80030ac:	4919      	ldr	r1, [pc, #100]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030ae:	1dbb      	adds	r3, r7, #6
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	089b      	lsrs	r3, r3, #2
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	0018      	movs	r0, r3
 80030b8:	4a16      	ldr	r2, [pc, #88]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030ba:	1dbb      	adds	r3, r7, #6
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	3302      	adds	r3, #2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	589b      	ldr	r3, [r3, r2]
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	43d2      	mvns	r2, r2
 80030cc:	401a      	ands	r2, r3
 80030ce:	1c83      	adds	r3, r0, #2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	505a      	str	r2, [r3, r1]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80030d4:	480f      	ldr	r0, [pc, #60]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030d6:	1dbb      	adds	r3, r7, #6
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	089b      	lsrs	r3, r3, #2
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	001d      	movs	r5, r3
 80030e0:	4a0c      	ldr	r2, [pc, #48]	; (8003114 <SYSCFG_EXTILineConfig+0x90>)
 80030e2:	1dbb      	adds	r3, r7, #6
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	089b      	lsrs	r3, r3, #2
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	3302      	adds	r3, #2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	589a      	ldr	r2, [r3, r2]
 80030f0:	1dfb      	adds	r3, r7, #7
 80030f2:	7819      	ldrb	r1, [r3, #0]
 80030f4:	1dbb      	adds	r3, r7, #6
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2403      	movs	r4, #3
 80030fa:	4023      	ands	r3, r4
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4099      	lsls	r1, r3
 8003100:	000b      	movs	r3, r1
 8003102:	431a      	orrs	r2, r3
 8003104:	1cab      	adds	r3, r5, #2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	501a      	str	r2, [r3, r0]
}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	46bd      	mov	sp, r7
 800310e:	b004      	add	sp, #16
 8003110:	bdb0      	pop	{r4, r5, r7, pc}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	40010000 	.word	0x40010000

08003118 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8003122:	230e      	movs	r3, #14
 8003124:	18fb      	adds	r3, r7, r3
 8003126:	2200      	movs	r2, #0
 8003128:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800312a:	230e      	movs	r3, #14
 800312c:	18fb      	adds	r3, r7, r3
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	8812      	ldrh	r2, [r2, #0]
 8003132:	801a      	strh	r2, [r3, #0]

  if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a2d      	ldr	r2, [pc, #180]	; (80031ec <TIM_TimeBaseInit+0xd4>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d008      	beq.n	800314e <TIM_TimeBaseInit+0x36>
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	2380      	movs	r3, #128	; 0x80
 8003140:	05db      	lsls	r3, r3, #23
 8003142:	429a      	cmp	r2, r3
 8003144:	d003      	beq.n	800314e <TIM_TimeBaseInit+0x36>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a29      	ldr	r2, [pc, #164]	; (80031f0 <TIM_TimeBaseInit+0xd8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d110      	bne.n	8003170 <TIM_TimeBaseInit+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800314e:	230e      	movs	r3, #14
 8003150:	18fb      	adds	r3, r7, r3
 8003152:	220e      	movs	r2, #14
 8003154:	18ba      	adds	r2, r7, r2
 8003156:	8812      	ldrh	r2, [r2, #0]
 8003158:	2170      	movs	r1, #112	; 0x70
 800315a:	438a      	bics	r2, r1
 800315c:	801a      	strh	r2, [r3, #0]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	8859      	ldrh	r1, [r3, #2]
 8003162:	230e      	movs	r3, #14
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	220e      	movs	r2, #14
 8003168:	18ba      	adds	r2, r7, r2
 800316a:	8812      	ldrh	r2, [r2, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	801a      	strh	r2, [r3, #0]
  }
 
  if(TIMx != TIM6)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a20      	ldr	r2, [pc, #128]	; (80031f4 <TIM_TimeBaseInit+0xdc>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d010      	beq.n	800319a <TIM_TimeBaseInit+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8003178:	230e      	movs	r3, #14
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	220e      	movs	r2, #14
 800317e:	18ba      	adds	r2, r7, r2
 8003180:	8812      	ldrh	r2, [r2, #0]
 8003182:	491d      	ldr	r1, [pc, #116]	; (80031f8 <TIM_TimeBaseInit+0xe0>)
 8003184:	400a      	ands	r2, r1
 8003186:	801a      	strh	r2, [r3, #0]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	8919      	ldrh	r1, [r3, #8]
 800318c:	230e      	movs	r3, #14
 800318e:	18fb      	adds	r3, r7, r3
 8003190:	220e      	movs	r2, #14
 8003192:	18ba      	adds	r2, r7, r2
 8003194:	8812      	ldrh	r2, [r2, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	801a      	strh	r2, [r3, #0]
  }

  TIMx->CR1 = tmpcr1;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	220e      	movs	r2, #14
 800319e:	18ba      	adds	r2, r7, r2
 80031a0:	8812      	ldrh	r2, [r2, #0]
 80031a2:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	881a      	ldrh	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a0d      	ldr	r2, [pc, #52]	; (80031ec <TIM_TimeBaseInit+0xd4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d00b      	beq.n	80031d4 <TIM_TimeBaseInit+0xbc>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a0f      	ldr	r2, [pc, #60]	; (80031fc <TIM_TimeBaseInit+0xe4>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d007      	beq.n	80031d4 <TIM_TimeBaseInit+0xbc>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a0e      	ldr	r2, [pc, #56]	; (8003200 <TIM_TimeBaseInit+0xe8>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d003      	beq.n	80031d4 <TIM_TimeBaseInit+0xbc>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a0d      	ldr	r2, [pc, #52]	; (8003204 <TIM_TimeBaseInit+0xec>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d104      	bne.n	80031de <TIM_TimeBaseInit+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	7a9b      	ldrb	r3, [r3, #10]
 80031d8:	b29a      	uxth	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	829a      	strh	r2, [r3, #20]
}
 80031e4:	46c0      	nop			; (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b004      	add	sp, #16
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40012c00 	.word	0x40012c00
 80031f0:	40000400 	.word	0x40000400
 80031f4:	40001000 	.word	0x40001000
 80031f8:	fffffcff 	.word	0xfffffcff
 80031fc:	40014000 	.word	0x40014000
 8003200:	40014400 	.word	0x40014400
 8003204:	40014800 	.word	0x40014800

08003208 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	4252      	negs	r2, r2
 8003216:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	729a      	strb	r2, [r3, #10]
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}

08003238 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	000a      	movs	r2, r1
 8003242:	1cfb      	adds	r3, r7, #3
 8003244:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003246:	1cfb      	adds	r3, r7, #3
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d008      	beq.n	8003260 <TIM_Cmd+0x28>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	b29b      	uxth	r3, r3
 8003254:	2201      	movs	r2, #1
 8003256:	4313      	orrs	r3, r2
 8003258:	b29a      	uxth	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800325e:	e007      	b.n	8003270 <TIM_Cmd+0x38>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	b29b      	uxth	r3, r3
 8003266:	2201      	movs	r2, #1
 8003268:	4393      	bics	r3, r2
 800326a:	b29a      	uxth	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	801a      	strh	r2, [r3, #0]
}
 8003270:	46c0      	nop			; (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b002      	add	sp, #8
 8003276:	bd80      	pop	{r7, pc}

08003278 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	000a      	movs	r2, r1
 8003282:	1cfb      	adds	r3, r7, #3
 8003284:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003286:	1cfb      	adds	r3, r7, #3
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2244      	movs	r2, #68	; 0x44
 8003292:	5a9b      	ldrh	r3, [r3, r2]
 8003294:	b29b      	uxth	r3, r3
 8003296:	4a0a      	ldr	r2, [pc, #40]	; (80032c0 <TIM_CtrlPWMOutputs+0x48>)
 8003298:	4313      	orrs	r3, r2
 800329a:	b299      	uxth	r1, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2244      	movs	r2, #68	; 0x44
 80032a0:	5299      	strh	r1, [r3, r2]
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
 80032a2:	e009      	b.n	80032b8 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2244      	movs	r2, #68	; 0x44
 80032a8:	5a9b      	ldrh	r3, [r3, r2]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	045b      	lsls	r3, r3, #17
 80032ae:	0c5b      	lsrs	r3, r3, #17
 80032b0:	b299      	uxth	r1, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2244      	movs	r2, #68	; 0x44
 80032b6:	5299      	strh	r1, [r3, r2]
}
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b002      	add	sp, #8
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	ffff8000 	.word	0xffff8000

080032c4 <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80032ce:	230a      	movs	r3, #10
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	2200      	movs	r2, #0
 80032d4:	801a      	strh	r2, [r3, #0]
 80032d6:	230e      	movs	r3, #14
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	2200      	movs	r2, #0
 80032dc:	801a      	strh	r2, [r3, #0]
 80032de:	230c      	movs	r3, #12
 80032e0:	18fb      	adds	r3, r7, r3
 80032e2:	2200      	movs	r2, #0
 80032e4:	801a      	strh	r2, [r3, #0]
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	8c1b      	ldrh	r3, [r3, #32]
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	2201      	movs	r2, #1
 80032ee:	4393      	bics	r3, r2
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032f6:	230e      	movs	r3, #14
 80032f8:	18fb      	adds	r3, r7, r3
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	8c12      	ldrh	r2, [r2, #32]
 80032fe:	801a      	strh	r2, [r3, #0]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003300:	230c      	movs	r3, #12
 8003302:	18fb      	adds	r3, r7, r3
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	8892      	ldrh	r2, [r2, #4]
 8003308:	801a      	strh	r2, [r3, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800330a:	230a      	movs	r3, #10
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	8b12      	ldrh	r2, [r2, #24]
 8003312:	801a      	strh	r2, [r3, #0]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8003314:	230a      	movs	r3, #10
 8003316:	18fb      	adds	r3, r7, r3
 8003318:	220a      	movs	r2, #10
 800331a:	18ba      	adds	r2, r7, r2
 800331c:	8812      	ldrh	r2, [r2, #0]
 800331e:	2170      	movs	r1, #112	; 0x70
 8003320:	438a      	bics	r2, r1
 8003322:	801a      	strh	r2, [r3, #0]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8003324:	230a      	movs	r3, #10
 8003326:	18fb      	adds	r3, r7, r3
 8003328:	220a      	movs	r2, #10
 800332a:	18ba      	adds	r2, r7, r2
 800332c:	8812      	ldrh	r2, [r2, #0]
 800332e:	2103      	movs	r1, #3
 8003330:	438a      	bics	r2, r1
 8003332:	801a      	strh	r2, [r3, #0]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	8819      	ldrh	r1, [r3, #0]
 8003338:	230a      	movs	r3, #10
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	220a      	movs	r2, #10
 800333e:	18ba      	adds	r2, r7, r2
 8003340:	8812      	ldrh	r2, [r2, #0]
 8003342:	430a      	orrs	r2, r1
 8003344:	801a      	strh	r2, [r3, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8003346:	230e      	movs	r3, #14
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	220e      	movs	r2, #14
 800334c:	18ba      	adds	r2, r7, r2
 800334e:	8812      	ldrh	r2, [r2, #0]
 8003350:	2102      	movs	r1, #2
 8003352:	438a      	bics	r2, r1
 8003354:	801a      	strh	r2, [r3, #0]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	8999      	ldrh	r1, [r3, #12]
 800335a:	230e      	movs	r3, #14
 800335c:	18fb      	adds	r3, r7, r3
 800335e:	220e      	movs	r2, #14
 8003360:	18ba      	adds	r2, r7, r2
 8003362:	8812      	ldrh	r2, [r2, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	801a      	strh	r2, [r3, #0]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	8859      	ldrh	r1, [r3, #2]
 800336c:	230e      	movs	r3, #14
 800336e:	18fb      	adds	r3, r7, r3
 8003370:	220e      	movs	r2, #14
 8003372:	18ba      	adds	r2, r7, r2
 8003374:	8812      	ldrh	r2, [r2, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	801a      	strh	r2, [r3, #0]
    
  if((TIMx == TIM1) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a34      	ldr	r2, [pc, #208]	; (8003450 <TIM_OC1Init+0x18c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d00b      	beq.n	800339a <TIM_OC1Init+0xd6>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a33      	ldr	r2, [pc, #204]	; (8003454 <TIM_OC1Init+0x190>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d007      	beq.n	800339a <TIM_OC1Init+0xd6>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a32      	ldr	r2, [pc, #200]	; (8003458 <TIM_OC1Init+0x194>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d003      	beq.n	800339a <TIM_OC1Init+0xd6>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a31      	ldr	r2, [pc, #196]	; (800345c <TIM_OC1Init+0x198>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d143      	bne.n	8003422 <TIM_OC1Init+0x15e>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 800339a:	230e      	movs	r3, #14
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	220e      	movs	r2, #14
 80033a0:	18ba      	adds	r2, r7, r2
 80033a2:	8812      	ldrh	r2, [r2, #0]
 80033a4:	2108      	movs	r1, #8
 80033a6:	438a      	bics	r2, r1
 80033a8:	801a      	strh	r2, [r3, #0]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	89d9      	ldrh	r1, [r3, #14]
 80033ae:	230e      	movs	r3, #14
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	220e      	movs	r2, #14
 80033b4:	18ba      	adds	r2, r7, r2
 80033b6:	8812      	ldrh	r2, [r2, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	801a      	strh	r2, [r3, #0]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 80033bc:	230e      	movs	r3, #14
 80033be:	18fb      	adds	r3, r7, r3
 80033c0:	220e      	movs	r2, #14
 80033c2:	18ba      	adds	r2, r7, r2
 80033c4:	8812      	ldrh	r2, [r2, #0]
 80033c6:	2104      	movs	r1, #4
 80033c8:	438a      	bics	r2, r1
 80033ca:	801a      	strh	r2, [r3, #0]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	8899      	ldrh	r1, [r3, #4]
 80033d0:	230e      	movs	r3, #14
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	220e      	movs	r2, #14
 80033d6:	18ba      	adds	r2, r7, r2
 80033d8:	8812      	ldrh	r2, [r2, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	801a      	strh	r2, [r3, #0]
    
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 80033de:	230c      	movs	r3, #12
 80033e0:	18fb      	adds	r3, r7, r3
 80033e2:	220c      	movs	r2, #12
 80033e4:	18ba      	adds	r2, r7, r2
 80033e6:	8812      	ldrh	r2, [r2, #0]
 80033e8:	491d      	ldr	r1, [pc, #116]	; (8003460 <TIM_OC1Init+0x19c>)
 80033ea:	400a      	ands	r2, r1
 80033ec:	801a      	strh	r2, [r3, #0]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 80033ee:	230c      	movs	r3, #12
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	220c      	movs	r2, #12
 80033f4:	18ba      	adds	r2, r7, r2
 80033f6:	8812      	ldrh	r2, [r2, #0]
 80033f8:	491a      	ldr	r1, [pc, #104]	; (8003464 <TIM_OC1Init+0x1a0>)
 80033fa:	400a      	ands	r2, r1
 80033fc:	801a      	strh	r2, [r3, #0]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	8a19      	ldrh	r1, [r3, #16]
 8003402:	230c      	movs	r3, #12
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	220c      	movs	r2, #12
 8003408:	18ba      	adds	r2, r7, r2
 800340a:	8812      	ldrh	r2, [r2, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	801a      	strh	r2, [r3, #0]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	8a59      	ldrh	r1, [r3, #18]
 8003414:	230c      	movs	r3, #12
 8003416:	18fb      	adds	r3, r7, r3
 8003418:	220c      	movs	r2, #12
 800341a:	18ba      	adds	r2, r7, r2
 800341c:	8812      	ldrh	r2, [r2, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	801a      	strh	r2, [r3, #0]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	220c      	movs	r2, #12
 8003426:	18ba      	adds	r2, r7, r2
 8003428:	8812      	ldrh	r2, [r2, #0]
 800342a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	220a      	movs	r2, #10
 8003430:	18ba      	adds	r2, r7, r2
 8003432:	8812      	ldrh	r2, [r2, #0]
 8003434:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	635a      	str	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	220e      	movs	r2, #14
 8003442:	18ba      	adds	r2, r7, r2
 8003444:	8812      	ldrh	r2, [r2, #0]
 8003446:	841a      	strh	r2, [r3, #32]
}
 8003448:	46c0      	nop			; (mov r8, r8)
 800344a:	46bd      	mov	sp, r7
 800344c:	b004      	add	sp, #16
 800344e:	bd80      	pop	{r7, pc}
 8003450:	40012c00 	.word	0x40012c00
 8003454:	40014000 	.word	0x40014000
 8003458:	40014400 	.word	0x40014400
 800345c:	40014800 	.word	0x40014800
 8003460:	fffffeff 	.word	0xfffffeff
 8003464:	fffffdff 	.word	0xfffffdff

08003468 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	000a      	movs	r2, r1
 8003472:	1cbb      	adds	r3, r7, #2
 8003474:	801a      	strh	r2, [r3, #0]
  uint16_t tmpccmr1 = 0;
 8003476:	230e      	movs	r3, #14
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	2200      	movs	r2, #0
 800347c:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 800347e:	230e      	movs	r3, #14
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	8b12      	ldrh	r2, [r2, #24]
 8003486:	801a      	strh	r2, [r3, #0]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8003488:	230e      	movs	r3, #14
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	220e      	movs	r2, #14
 800348e:	18ba      	adds	r2, r7, r2
 8003490:	8812      	ldrh	r2, [r2, #0]
 8003492:	2108      	movs	r1, #8
 8003494:	438a      	bics	r2, r1
 8003496:	801a      	strh	r2, [r3, #0]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003498:	230e      	movs	r3, #14
 800349a:	18fb      	adds	r3, r7, r3
 800349c:	220e      	movs	r2, #14
 800349e:	18b9      	adds	r1, r7, r2
 80034a0:	1cba      	adds	r2, r7, #2
 80034a2:	8809      	ldrh	r1, [r1, #0]
 80034a4:	8812      	ldrh	r2, [r2, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	801a      	strh	r2, [r3, #0]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	220e      	movs	r2, #14
 80034ae:	18ba      	adds	r2, r7, r2
 80034b0:	8812      	ldrh	r2, [r2, #0]
 80034b2:	831a      	strh	r2, [r3, #24]
}
 80034b4:	46c0      	nop			; (mov r8, r8)
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b004      	add	sp, #16
 80034ba:	bd80      	pop	{r7, pc}

080034bc <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	0008      	movs	r0, r1
 80034c6:	0011      	movs	r1, r2
 80034c8:	1cbb      	adds	r3, r7, #2
 80034ca:	1c02      	adds	r2, r0, #0
 80034cc:	801a      	strh	r2, [r3, #0]
 80034ce:	1c7b      	adds	r3, r7, #1
 80034d0:	1c0a      	adds	r2, r1, #0
 80034d2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80034d4:	1c7b      	adds	r3, r7, #1
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d009      	beq.n	80034f0 <TIM_ITConfig+0x34>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	899b      	ldrh	r3, [r3, #12]
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	1cbb      	adds	r3, r7, #2
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80034ee:	e00a      	b.n	8003506 <TIM_ITConfig+0x4a>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	899b      	ldrh	r3, [r3, #12]
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	1cba      	adds	r2, r7, #2
 80034f8:	8812      	ldrh	r2, [r2, #0]
 80034fa:	43d2      	mvns	r2, r2
 80034fc:	b292      	uxth	r2, r2
 80034fe:	4013      	ands	r3, r2
 8003500:	b29a      	uxth	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	819a      	strh	r2, [r3, #12]
}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	46bd      	mov	sp, r7
 800350a:	b002      	add	sp, #8
 800350c:	bd80      	pop	{r7, pc}

0800350e <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM is used only with TIM1, TIM15, TIM16 and TIM17.
  *
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	b082      	sub	sp, #8
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
 8003516:	000a      	movs	r2, r1
 8003518:	1cbb      	adds	r3, r7, #2
 800351a:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800351c:	1cbb      	adds	r3, r7, #2
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	43db      	mvns	r3, r3
 8003522:	b29a      	uxth	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	821a      	strh	r2, [r3, #16]
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	b002      	add	sp, #8
 800352e:	bd80      	pop	{r7, pc}

08003530 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b090      	sub	sp, #64	; 0x40
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800353a:	2300      	movs	r3, #0
 800353c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800353e:	2300      	movs	r3, #0
 8003540:	63bb      	str	r3, [r7, #56]	; 0x38
 8003542:	2300      	movs	r3, #0
 8003544:	637b      	str	r3, [r7, #52]	; 0x34
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  
  /* Disable USART */
  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2201      	movs	r2, #1
 800354c:	4393      	bics	r3, r2
 800354e:	001a      	movs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	637b      	str	r3, [r7, #52]	; 0x34
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800355a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800355c:	4a50      	ldr	r2, [pc, #320]	; (80036a0 <USART_Init+0x170>)
 800355e:	4013      	ands	r3, r2
 8003560:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003568:	4313      	orrs	r3, r2
 800356a:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Write to USART CR2 */
  USARTx->CR2 = tmpreg;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003570:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	637b      	str	r3, [r7, #52]	; 0x34
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800357a:	4a4a      	ldr	r2, [pc, #296]	; (80036a4 <USART_Init+0x174>)
 800357c:	4013      	ands	r3, r2
 800357e:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	431a      	orrs	r2, r3
    USART_InitStruct->USART_Mode;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	691b      	ldr	r3, [r3, #16]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800358e:	4313      	orrs	r3, r2
 8003590:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003592:	4313      	orrs	r3, r2
 8003594:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Write to USART CR1 */
  USARTx->CR1 = tmpreg;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800359a:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	637b      	str	r3, [r7, #52]	; 0x34
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80035a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035a4:	4a40      	ldr	r2, [pc, #256]	; (80036a8 <USART_Init+0x178>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035b0:	4313      	orrs	r3, r2
 80035b2:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Write to USART CR3 */
  USARTx->CR3 = tmpreg;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035b8:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80035ba:	230c      	movs	r3, #12
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	0018      	movs	r0, r3
 80035c0:	f7ff fbb0 	bl	8002d24 <RCC_GetClocksFreq>
  
  if (USARTx == USART1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a39      	ldr	r2, [pc, #228]	; (80036ac <USART_Init+0x17c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d104      	bne.n	80035d6 <USART_Init+0xa6>
  {
    apbclock = RCC_ClocksStatus.USART1CLK_Frequency;
 80035cc:	230c      	movs	r3, #12
 80035ce:	18fb      	adds	r3, r7, r3
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80035d4:	e015      	b.n	8003602 <USART_Init+0xd2>
  }
  else if (USARTx == USART2)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a35      	ldr	r2, [pc, #212]	; (80036b0 <USART_Init+0x180>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d104      	bne.n	80035e8 <USART_Init+0xb8>
  {
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 80035de:	230c      	movs	r3, #12
 80035e0:	18fb      	adds	r3, r7, r3
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80035e6:	e00c      	b.n	8003602 <USART_Init+0xd2>
  }
   else if (USARTx == USART3)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a32      	ldr	r2, [pc, #200]	; (80036b4 <USART_Init+0x184>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d104      	bne.n	80035fa <USART_Init+0xca>
  {
    apbclock = RCC_ClocksStatus.USART3CLK_Frequency;
 80035f0:	230c      	movs	r3, #12
 80035f2:	18fb      	adds	r3, r7, r3
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80035f8:	e003      	b.n	8003602 <USART_Init+0xd2>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK_Frequency;
 80035fa:	230c      	movs	r3, #12
 80035fc:	18fb      	adds	r3, r7, r3
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	63bb      	str	r3, [r7, #56]	; 0x38
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	021b      	lsls	r3, r3, #8
 800360a:	4013      	ands	r3, r2
 800360c:	d014      	beq.n	8003638 <USART_Init+0x108>
  {
    /* (divider * 10) computing in case Oversampling mode is 8 Samples */
    divider = (uint32_t)((2 * apbclock) / (USART_InitStruct->USART_BaudRate));
 800360e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003610:	005a      	lsls	r2, r3, #1
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	0019      	movs	r1, r3
 8003618:	0010      	movs	r0, r2
 800361a:	f7fc fd7f 	bl	800011c <__udivsi3>
 800361e:	0003      	movs	r3, r0
 8003620:	63fb      	str	r3, [r7, #60]	; 0x3c
    tmpreg  = (uint32_t)((2 * apbclock) % (USART_InitStruct->USART_BaudRate));
 8003622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003624:	005a      	lsls	r2, r3, #1
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	0019      	movs	r1, r3
 800362c:	0010      	movs	r0, r2
 800362e:	f7fc fdfb 	bl	8000228 <__aeabi_uidivmod>
 8003632:	000b      	movs	r3, r1
 8003634:	637b      	str	r3, [r7, #52]	; 0x34
 8003636:	e010      	b.n	800365a <USART_Init+0x12a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* (divider * 10) computing in case Oversampling mode is 16 Samples */
    divider = (uint32_t)((apbclock) / (USART_InitStruct->USART_BaudRate));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	0019      	movs	r1, r3
 800363e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003640:	f7fc fd6c 	bl	800011c <__udivsi3>
 8003644:	0003      	movs	r3, r0
 8003646:	63fb      	str	r3, [r7, #60]	; 0x3c
    tmpreg  = (uint32_t)((apbclock) % (USART_InitStruct->USART_BaudRate));
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800364e:	0011      	movs	r1, r2
 8003650:	0018      	movs	r0, r3
 8003652:	f7fc fde9 	bl	8000228 <__aeabi_uidivmod>
 8003656:	000b      	movs	r3, r1
 8003658:	637b      	str	r3, [r7, #52]	; 0x34
  }
  
  /* round the divider : if fractional part i greater than 0.5 increment divider */
  if (tmpreg >=  (USART_InitStruct->USART_BaudRate) / 2)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	085a      	lsrs	r2, r3, #1
 8003660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003662:	429a      	cmp	r2, r3
 8003664:	d802      	bhi.n	800366c <USART_Init+0x13c>
  {
    divider++;
 8003666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003668:	3301      	adds	r3, #1
 800366a:	63fb      	str	r3, [r7, #60]	; 0x3c
  } 
  
  /* Implement the divider in case Oversampling mode is 8 Samples */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	2380      	movs	r3, #128	; 0x80
 8003672:	021b      	lsls	r3, r3, #8
 8003674:	4013      	ands	r3, r2
 8003676:	d00a      	beq.n	800368e <USART_Init+0x15e>
  {
    /* get the LSB of divider and shift it to the right by 1 bit */
    tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8003678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367a:	085b      	lsrs	r3, r3, #1
 800367c:	2207      	movs	r2, #7
 800367e:	4013      	ands	r3, r2
 8003680:	637b      	str	r3, [r7, #52]	; 0x34
    
    /* update the divider value */
    divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8003682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003684:	4a0c      	ldr	r2, [pc, #48]	; (80036b8 <USART_Init+0x188>)
 8003686:	401a      	ands	r2, r3
 8003688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800368a:	4313      	orrs	r3, r2
 800368c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)divider;
 800368e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003690:	b29a      	uxth	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	819a      	strh	r2, [r3, #12]
}
 8003696:	46c0      	nop			; (mov r8, r8)
 8003698:	46bd      	mov	sp, r7
 800369a:	b010      	add	sp, #64	; 0x40
 800369c:	bd80      	pop	{r7, pc}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	ffffcfff 	.word	0xffffcfff
 80036a4:	ffffe9f3 	.word	0xffffe9f3
 80036a8:	fffffcff 	.word	0xfffffcff
 80036ac:	40013800 	.word	0x40013800
 80036b0:	40004400 	.word	0x40004400
 80036b4:	40004800 	.word	0x40004800
 80036b8:	0000fff0 	.word	0x0000fff0

080036bc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	000a      	movs	r2, r1
 80036c6:	1cfb      	adds	r3, r7, #3
 80036c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80036ca:	1cfb      	adds	r3, r7, #3
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d006      	beq.n	80036e0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2201      	movs	r2, #1
 80036d8:	431a      	orrs	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
  }
}
 80036de:	e006      	b.n	80036ee <USART_Cmd+0x32>
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2201      	movs	r2, #1
 80036e6:	4393      	bics	r3, r2
 80036e8:	001a      	movs	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	601a      	str	r2, [r3, #0]
}
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	46bd      	mov	sp, r7
 80036f2:	b002      	add	sp, #8
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <USART_SendData>:
  * @note   USART2 is not available for STM32F031 devices.  
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b082      	sub	sp, #8
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
 80036fe:	000a      	movs	r2, r1
 8003700:	1cbb      	adds	r3, r7, #2
 8003702:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8003704:	1cbb      	adds	r3, r7, #2
 8003706:	881b      	ldrh	r3, [r3, #0]
 8003708:	05db      	lsls	r3, r3, #23
 800370a:	0ddb      	lsrs	r3, r3, #23
 800370c:	b29a      	uxth	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	46bd      	mov	sp, r7
 8003716:	b002      	add	sp, #8
 8003718:	bd80      	pop	{r7, pc}

0800371a <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b088      	sub	sp, #32
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	1dfb      	adds	r3, r7, #7
 8003726:	701a      	strb	r2, [r3, #0]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	61bb      	str	r3, [r7, #24]
 800372c:	2300      	movs	r3, #0
 800372e:	617b      	str	r3, [r7, #20]
 8003730:	2300      	movs	r3, #0
 8003732:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	61fb      	str	r3, [r7, #28]
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	b29b      	uxth	r3, r3
 8003740:	0a1b      	lsrs	r3, r3, #8
 8003742:	b29b      	uxth	r3, r3
 8003744:	61bb      	str	r3, [r7, #24]
  
  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	22ff      	movs	r2, #255	; 0xff
 800374a:	4013      	ands	r3, r2
 800374c:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 800374e:	2201      	movs	r2, #1
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	409a      	lsls	r2, r3
 8003754:	0013      	movs	r3, r2
 8003756:	613b      	str	r3, [r7, #16]
  
  if (usartreg == 0x02) /* The IT is in CR2 register */
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d103      	bne.n	8003766 <USART_ITConfig+0x4c>
  {
    usartxbase += 0x04;
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	3304      	adds	r3, #4
 8003762:	61fb      	str	r3, [r7, #28]
 8003764:	e005      	b.n	8003772 <USART_ITConfig+0x58>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	2b03      	cmp	r3, #3
 800376a:	d102      	bne.n	8003772 <USART_ITConfig+0x58>
  {
    usartxbase += 0x08;
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	3308      	adds	r3, #8
 8003770:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8003772:	1dfb      	adds	r3, r7, #7
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d006      	beq.n	8003788 <USART_ITConfig+0x6e>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	69fa      	ldr	r2, [r7, #28]
 800377e:	6811      	ldr	r1, [r2, #0]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	430a      	orrs	r2, r1
 8003784:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8003786:	e006      	b.n	8003796 <USART_ITConfig+0x7c>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	69fa      	ldr	r2, [r7, #28]
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	6939      	ldr	r1, [r7, #16]
 8003790:	43c9      	mvns	r1, r1
 8003792:	400a      	ands	r2, r1
 8003794:	601a      	str	r2, [r3, #0]
}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	46bd      	mov	sp, r7
 800379a:	b008      	add	sp, #32
 800379c:	bd80      	pop	{r7, pc}

0800379e <coolant_get_state>:
}


// Returns current coolant output state. Overrides may alter it from programmed state.
uint8_t coolant_get_state()
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
  uint8_t cl_state = COOLANT_STATE_DISABLE;
 80037a4:	1dfb      	adds	r3, r7, #7
 80037a6:	2200      	movs	r2, #0
 80037a8:	701a      	strb	r2, [r3, #0]
    #endif
      cl_state |= COOLANT_STATE_MIST;
    }
  #endif
#endif
  return(cl_state);
 80037aa:	1dfb      	adds	r3, r7, #7
 80037ac:	781b      	ldrb	r3, [r3, #0]
}
 80037ae:	0018      	movs	r0, r3
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b002      	add	sp, #8
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <coolant_stop>:


// Directly called by coolant_init(), coolant_set_state(), and mc_reset(), which can be at
// an interrupt-level. No report flag set, but only called by routines that don't need it.
void coolant_stop()
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	af00      	add	r7, sp, #0
	GPIO_ResetBits(COOLANT_MIST_PORT, 1 << COOLANT_MIST_BIT);
#endif
    #endif
  #endif
#endif
}
 80037ba:	46c0      	nop			; (mov r8, r8)
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <coolant_set_state>:
// Main program only. Immediately sets flood coolant running state and also mist coolant, 
// if enabled. Also sets a flag to report an update to a coolant state.
// Called by coolant toggle override, parking restore, parking retract, sleep mode, g-code
// parser program end, and g-code parser coolant_sync().
void coolant_set_state(uint8_t mode)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	0002      	movs	r2, r0
 80037c8:	1dfb      	adds	r3, r7, #7
 80037ca:	701a      	strb	r2, [r3, #0]
  if (sys.abort) { return; } // Block during abort.  
 80037cc:	4b08      	ldr	r3, [pc, #32]	; (80037f0 <coolant_set_state+0x30>)
 80037ce:	785b      	ldrb	r3, [r3, #1]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d109      	bne.n	80037e8 <coolant_set_state+0x28>
  
  if (mode == COOLANT_DISABLE) {
 80037d4:	1dfb      	adds	r3, r7, #7
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <coolant_set_state+0x20>
  
    coolant_stop(); 
 80037dc:	f7ff ffeb 	bl	80037b6 <coolant_stop>
        #endif
      }
    #endif
#endif  
  }
  sys.report_ovr_counter = 0; // Set to report change immediately
 80037e0:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <coolant_set_state+0x30>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	72da      	strb	r2, [r3, #11]
 80037e6:	e000      	b.n	80037ea <coolant_set_state+0x2a>
  if (sys.abort) { return; } // Block during abort.  
 80037e8:	46c0      	nop			; (mov r8, r8)
}
 80037ea:	46bd      	mov	sp, r7
 80037ec:	b002      	add	sp, #8
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	20000b2c 	.word	0x20000b2c

080037f4 <coolant_sync>:


// G-code parser entry-point for setting coolant state. Forces a planner buffer sync and bails 
// if an abort or check-mode is active.
void coolant_sync(uint8_t mode)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	0002      	movs	r2, r0
 80037fc:	1dfb      	adds	r3, r7, #7
 80037fe:	701a      	strb	r2, [r3, #0]
  if (sys.state == STATE_CHECK_MODE) { return; }
 8003800:	4b07      	ldr	r3, [pc, #28]	; (8003820 <coolant_sync+0x2c>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b02      	cmp	r3, #2
 8003806:	d007      	beq.n	8003818 <coolant_sync+0x24>
  protocol_buffer_synchronize(); // Ensure coolant turns on when specified in program.
 8003808:	f004 f9dc 	bl	8007bc4 <protocol_buffer_synchronize>
  coolant_set_state(mode);
 800380c:	1dfb      	adds	r3, r7, #7
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	0018      	movs	r0, r3
 8003812:	f7ff ffd5 	bl	80037c0 <coolant_set_state>
 8003816:	e000      	b.n	800381a <coolant_sync+0x26>
  if (sys.state == STATE_CHECK_MODE) { return; }
 8003818:	46c0      	nop			; (mov r8, r8)
}
 800381a:	46bd      	mov	sp, r7
 800381c:	b002      	add	sp, #8
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20000b2c 	.word	0x20000b2c

08003824 <eeprom_get_char>:
 *
 *  \param  addr  EEPROM address to read from.
 *  \return  The byte read from the EEPROM address.
 */
unsigned char eeprom_get_char( unsigned int addr )
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
	EEAR = addr; // Set EEPROM address register.
	EECR = (1<<EERE); // Start EEPROM read operation.
	return EEDR; // Return the byte read from EEPROM.
#endif
#if defined(WIN32) || defined(STM32F103C8) || defined(STM32F0DISCOVERY)
	return EE_Buffer[addr];
 800382c:	4a03      	ldr	r2, [pc, #12]	; (800383c <eeprom_get_char+0x18>)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	18d3      	adds	r3, r2, r3
 8003832:	781b      	ldrb	r3, [r3, #0]
#endif
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	b002      	add	sp, #8
 800383a:	bd80      	pop	{r7, pc}
 800383c:	2000055c 	.word	0x2000055c

08003840 <eeprom_put_char>:
 *
 *  \param  addr  EEPROM address to write to.
 *  \param  new_value  New EEPROM value.
 */
void eeprom_put_char( unsigned int addr, unsigned char new_value )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	000a      	movs	r2, r1
 800384a:	1cfb      	adds	r3, r7, #3
 800384c:	701a      	strb	r2, [r3, #0]
	}
	
	sei(); // Restore interrupt flag state.
#endif
#if defined(WIN32) || defined(STM32F103C8) || defined(STM32F0DISCOVERY)
	EE_Buffer[addr] = new_value;
 800384e:	4a05      	ldr	r2, [pc, #20]	; (8003864 <eeprom_put_char+0x24>)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	18d3      	adds	r3, r2, r3
 8003854:	1cfa      	adds	r2, r7, #3
 8003856:	7812      	ldrb	r2, [r2, #0]
 8003858:	701a      	strb	r2, [r3, #0]
#endif
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b002      	add	sp, #8
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	2000055c 	.word	0x2000055c

08003868 <memcpy_to_eeprom_with_checksum>:

// Extensions added as part of Grbl 


void memcpy_to_eeprom_with_checksum(unsigned int destination, char *source, unsigned int size) {
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  unsigned char checksum = 0;
 8003874:	2317      	movs	r3, #23
 8003876:	18fb      	adds	r3, r7, r3
 8003878:	2200      	movs	r2, #0
 800387a:	701a      	strb	r2, [r3, #0]
  for(; size > 0; size--) { 
 800387c:	e027      	b.n	80038ce <memcpy_to_eeprom_with_checksum+0x66>
    checksum = (checksum << 1) || (checksum >> 7);
 800387e:	2317      	movs	r3, #23
 8003880:	18fb      	adds	r3, r7, r3
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	d105      	bne.n	8003894 <memcpy_to_eeprom_with_checksum+0x2c>
 8003888:	2317      	movs	r3, #23
 800388a:	18fb      	adds	r3, r7, r3
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	b25b      	sxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	da01      	bge.n	8003898 <memcpy_to_eeprom_with_checksum+0x30>
 8003894:	2201      	movs	r2, #1
 8003896:	e000      	b.n	800389a <memcpy_to_eeprom_with_checksum+0x32>
 8003898:	2200      	movs	r2, #0
 800389a:	2317      	movs	r3, #23
 800389c:	18fb      	adds	r3, r7, r3
 800389e:	701a      	strb	r2, [r3, #0]
    checksum += *source;
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	7819      	ldrb	r1, [r3, #0]
 80038a4:	2317      	movs	r3, #23
 80038a6:	18fb      	adds	r3, r7, r3
 80038a8:	2217      	movs	r2, #23
 80038aa:	18ba      	adds	r2, r7, r2
 80038ac:	7812      	ldrb	r2, [r2, #0]
 80038ae:	188a      	adds	r2, r1, r2
 80038b0:	701a      	strb	r2, [r3, #0]
    eeprom_put_char(destination++, *(source++)); 
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	1c53      	adds	r3, r2, #1
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	1c59      	adds	r1, r3, #1
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	0019      	movs	r1, r3
 80038c2:	0010      	movs	r0, r2
 80038c4:	f7ff ffbc 	bl	8003840 <eeprom_put_char>
  for(; size > 0; size--) { 
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	607b      	str	r3, [r7, #4]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1d4      	bne.n	800387e <memcpy_to_eeprom_with_checksum+0x16>
  }
  eeprom_put_char(destination, checksum);
 80038d4:	2317      	movs	r3, #23
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	781a      	ldrb	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	0011      	movs	r1, r2
 80038de:	0018      	movs	r0, r3
 80038e0:	f7ff ffae 	bl	8003840 <eeprom_put_char>
#if defined(WIN32) || defined(STM32F103C8) || defined(STM32F0DISCOVERY)
#ifndef NOEEPROMSUPPORT
  eeprom_flush();
#endif
#endif
}
 80038e4:	46c0      	nop			; (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b006      	add	sp, #24
 80038ea:	bd80      	pop	{r7, pc}

080038ec <memcpy_from_eeprom_with_checksum>:

int memcpy_from_eeprom_with_checksum(char *destination, unsigned int source, unsigned int size) {
 80038ec:	b590      	push	{r4, r7, lr}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  unsigned char data, checksum = 0;
 80038f8:	2317      	movs	r3, #23
 80038fa:	18fb      	adds	r3, r7, r3
 80038fc:	2200      	movs	r2, #0
 80038fe:	701a      	strb	r2, [r3, #0]
  for(; size > 0; size--) { 
 8003900:	e02e      	b.n	8003960 <memcpy_from_eeprom_with_checksum+0x74>
    data = eeprom_get_char(source++);
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	1c5a      	adds	r2, r3, #1
 8003906:	60ba      	str	r2, [r7, #8]
 8003908:	2216      	movs	r2, #22
 800390a:	18bc      	adds	r4, r7, r2
 800390c:	0018      	movs	r0, r3
 800390e:	f7ff ff89 	bl	8003824 <eeprom_get_char>
 8003912:	0003      	movs	r3, r0
 8003914:	7023      	strb	r3, [r4, #0]
    checksum = (checksum << 1) || (checksum >> 7);
 8003916:	2317      	movs	r3, #23
 8003918:	18fb      	adds	r3, r7, r3
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	d105      	bne.n	800392c <memcpy_from_eeprom_with_checksum+0x40>
 8003920:	2317      	movs	r3, #23
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	b25b      	sxtb	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	da01      	bge.n	8003930 <memcpy_from_eeprom_with_checksum+0x44>
 800392c:	2201      	movs	r2, #1
 800392e:	e000      	b.n	8003932 <memcpy_from_eeprom_with_checksum+0x46>
 8003930:	2200      	movs	r2, #0
 8003932:	2317      	movs	r3, #23
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	701a      	strb	r2, [r3, #0]
    checksum += data;    
 8003938:	2317      	movs	r3, #23
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	2217      	movs	r2, #23
 800393e:	18b9      	adds	r1, r7, r2
 8003940:	2216      	movs	r2, #22
 8003942:	18ba      	adds	r2, r7, r2
 8003944:	7809      	ldrb	r1, [r1, #0]
 8003946:	7812      	ldrb	r2, [r2, #0]
 8003948:	188a      	adds	r2, r1, r2
 800394a:	701a      	strb	r2, [r3, #0]
    *(destination++) = data; 
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	60fa      	str	r2, [r7, #12]
 8003952:	2216      	movs	r2, #22
 8003954:	18ba      	adds	r2, r7, r2
 8003956:	7812      	ldrb	r2, [r2, #0]
 8003958:	701a      	strb	r2, [r3, #0]
  for(; size > 0; size--) { 
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3b01      	subs	r3, #1
 800395e:	607b      	str	r3, [r7, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1cd      	bne.n	8003902 <memcpy_from_eeprom_with_checksum+0x16>
  }
  return(checksum == eeprom_get_char(source));
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	0018      	movs	r0, r3
 800396a:	f7ff ff5b 	bl	8003824 <eeprom_get_char>
 800396e:	0003      	movs	r3, r0
 8003970:	001a      	movs	r2, r3
 8003972:	2317      	movs	r3, #23
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	425a      	negs	r2, r3
 800397c:	4153      	adcs	r3, r2
 800397e:	b2db      	uxtb	r3, r3
}
 8003980:	0018      	movs	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	b007      	add	sp, #28
 8003986:	bd90      	pop	{r4, r7, pc}

08003988 <gc_init>:

#define FAIL(status) return(status);


void gc_init()
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  memset(&gc_state, 0, sizeof(parser_state_t));
 800398c:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <gc_init+0x30>)
 800398e:	2244      	movs	r2, #68	; 0x44
 8003990:	2100      	movs	r1, #0
 8003992:	0018      	movs	r0, r3
 8003994:	f008 fd54 	bl	800c440 <memset>

  // Load default G54 coordinate system.
  if (!(settings_read_coord_data(gc_state.modal.coord_select,gc_state.coord_system))) {
 8003998:	4b07      	ldr	r3, [pc, #28]	; (80039b8 <gc_init+0x30>)
 800399a:	799b      	ldrb	r3, [r3, #6]
 800399c:	4a07      	ldr	r2, [pc, #28]	; (80039bc <gc_init+0x34>)
 800399e:	0011      	movs	r1, r2
 80039a0:	0018      	movs	r0, r3
 80039a2:	f005 ff47 	bl	8009834 <settings_read_coord_data>
 80039a6:	1e03      	subs	r3, r0, #0
 80039a8:	d102      	bne.n	80039b0 <gc_init+0x28>
    report_status_message(STATUS_SETTING_READ_FAIL);
 80039aa:	2007      	movs	r0, #7
 80039ac:	f004 fe3a 	bl	8008624 <report_status_message>
  }
}
 80039b0:	46c0      	nop			; (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	2000095c 	.word	0x2000095c
 80039bc:	20000984 	.word	0x20000984

080039c0 <gc_sync_position>:


// Sets g-code parser position in mm. Input in steps. Called by the system abort and hard
// limit pull-off routines.
void gc_sync_position()
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  system_convert_array_steps_to_mpos(gc_state.position,sys_position);
 80039c4:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <gc_sync_position+0x18>)
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <gc_sync_position+0x1c>)
 80039c8:	0011      	movs	r1, r2
 80039ca:	0018      	movs	r0, r3
 80039cc:	f008 f97a 	bl	800bcc4 <system_convert_array_steps_to_mpos>
}
 80039d0:	46c0      	nop			; (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	46c0      	nop			; (mov r8, r8)
 80039d8:	20000b50 	.word	0x20000b50
 80039dc:	20000978 	.word	0x20000978

080039e0 <gc_execute_line>:
// characters and signed floating point values (no whitespace). Comments and block delete
// characters have been removed. In this function, all units and positions are converted and
// exported to grbl's internal functions in terms of (mm, mm/min) and absolute machine
// coordinates, respectively.
uint8_t gc_execute_line(char *line)
{
 80039e0:	b5b0      	push	{r4, r5, r7, lr}
 80039e2:	b09c      	sub	sp, #112	; 0x70
 80039e4:	af06      	add	r7, sp, #24
 80039e6:	6078      	str	r0, [r7, #4]
     updates these modes and commands as the block line is parser and will only be used and
     executed after successful error-checking. The parser block struct also contains a block
     values struct, word tracking variables, and a non-modal commands tracker for the new
     block. This struct contains all of the necessary information to execute the block. */

  memset(&gc_block, 0, sizeof(parser_block_t)); // Initialize the parser block struct.
 80039e8:	4bd9      	ldr	r3, [pc, #868]	; (8003d50 <gc_execute_line+0x370>)
 80039ea:	2240      	movs	r2, #64	; 0x40
 80039ec:	2100      	movs	r1, #0
 80039ee:	0018      	movs	r0, r3
 80039f0:	f008 fd26 	bl	800c440 <memset>
  memcpy(&gc_block.modal,&gc_state.modal,sizeof(gc_modal_t)); // Copy current modes
 80039f4:	4bd6      	ldr	r3, [pc, #856]	; (8003d50 <gc_execute_line+0x370>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	49d6      	ldr	r1, [pc, #856]	; (8003d54 <gc_execute_line+0x374>)
 80039fa:	189b      	adds	r3, r3, r2
 80039fc:	220b      	movs	r2, #11
 80039fe:	0018      	movs	r0, r3
 8003a00:	f008 fd15 	bl	800c42e <memcpy>

  uint8_t axis_command = AXIS_COMMAND_NONE;
 8003a04:	2357      	movs	r3, #87	; 0x57
 8003a06:	18fb      	adds	r3, r7, r3
 8003a08:	2200      	movs	r2, #0
 8003a0a:	701a      	strb	r2, [r3, #0]
  uint8_t axis_0, axis_1, axis_linear;
  uint8_t coord_select = 0; // Tracks G10 P coordinate selection for execution
 8003a0c:	2353      	movs	r3, #83	; 0x53
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]

  // Initialize bitflag tracking variables for axis indices compatible operations.
  uint8_t axis_words = 0; // XYZ tracking
 8003a14:	2352      	movs	r3, #82	; 0x52
 8003a16:	18fb      	adds	r3, r7, r3
 8003a18:	2200      	movs	r2, #0
 8003a1a:	701a      	strb	r2, [r3, #0]
  uint8_t ijk_words = 0; // IJK tracking
 8003a1c:	2351      	movs	r3, #81	; 0x51
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]

  // Initialize command and value words and parser flags variables.
  uint16_t command_words = 0; // Tracks G and M command words. Also used for modal group violations.
 8003a24:	234e      	movs	r3, #78	; 0x4e
 8003a26:	18fb      	adds	r3, r7, r3
 8003a28:	2200      	movs	r2, #0
 8003a2a:	801a      	strh	r2, [r3, #0]
  uint16_t value_words = 0; // Tracks value words.
 8003a2c:	234c      	movs	r3, #76	; 0x4c
 8003a2e:	18fb      	adds	r3, r7, r3
 8003a30:	2200      	movs	r2, #0
 8003a32:	801a      	strh	r2, [r3, #0]
  uint8_t gc_parser_flags = GC_PARSER_NONE;
 8003a34:	234b      	movs	r3, #75	; 0x4b
 8003a36:	18fb      	adds	r3, r7, r3
 8003a38:	2200      	movs	r2, #0
 8003a3a:	701a      	strb	r2, [r3, #0]

  // Determine if the line is a jogging motion or a normal g-code block.
  if (line[0] == '$') { // NOTE: `$J=` already parsed when passed to this function.
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b24      	cmp	r3, #36	; 0x24
 8003a42:	d10d      	bne.n	8003a60 <gc_execute_line+0x80>
						// Set G1 and G94 enforced modes to ensure accurate error checks.
    gc_parser_flags |= GC_PARSER_JOG_MOTION;
 8003a44:	234b      	movs	r3, #75	; 0x4b
 8003a46:	18fb      	adds	r3, r7, r3
 8003a48:	224b      	movs	r2, #75	; 0x4b
 8003a4a:	18ba      	adds	r2, r7, r2
 8003a4c:	7812      	ldrb	r2, [r2, #0]
 8003a4e:	2101      	movs	r1, #1
 8003a50:	430a      	orrs	r2, r1
 8003a52:	701a      	strb	r2, [r3, #0]
	gc_block.modal.motion = MOTION_MODE_LINEAR;
 8003a54:	4bbe      	ldr	r3, [pc, #760]	; (8003d50 <gc_execute_line+0x370>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	705a      	strb	r2, [r3, #1]
    gc_block.modal.feed_rate = FEED_RATE_MODE_UNITS_PER_MIN;
 8003a5a:	4bbd      	ldr	r3, [pc, #756]	; (8003d50 <gc_execute_line+0x370>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	709a      	strb	r2, [r3, #2]

  uint8_t word_bit; // Bit-value for assigning tracking variables
  uint8_t char_counter;
  char letter;
  float value;
  uint8_t int_value = 0;
 8003a60:	233e      	movs	r3, #62	; 0x3e
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	2200      	movs	r2, #0
 8003a66:	701a      	strb	r2, [r3, #0]
  uint16_t mantissa = 0;
 8003a68:	2348      	movs	r3, #72	; 0x48
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	801a      	strh	r2, [r3, #0]
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) { char_counter = 3; } // Start parsing after `$J=`
 8003a70:	234b      	movs	r3, #75	; 0x4b
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	2201      	movs	r2, #1
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d005      	beq.n	8003a88 <gc_execute_line+0xa8>
 8003a7c:	2326      	movs	r3, #38	; 0x26
 8003a7e:	18fb      	adds	r3, r7, r3
 8003a80:	2203      	movs	r2, #3
 8003a82:	701a      	strb	r2, [r3, #0]
 8003a84:	f000 fb82 	bl	800418c <gc_execute_line+0x7ac>
  else { char_counter = 0; }
 8003a88:	2326      	movs	r3, #38	; 0x26
 8003a8a:	18fb      	adds	r3, r7, r3
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]

  while (line[char_counter] != 0) { // Loop until no more g-code words in line.
 8003a90:	f000 fb7c 	bl	800418c <gc_execute_line+0x7ac>

    // Import the next g-code word, expecting a letter followed by a value. Otherwise, error out.
    letter = line[char_counter];
 8003a94:	2326      	movs	r3, #38	; 0x26
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	001a      	movs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	189a      	adds	r2, r3, r2
 8003aa0:	233d      	movs	r3, #61	; 0x3d
 8003aa2:	18fb      	adds	r3, r7, r3
 8003aa4:	7812      	ldrb	r2, [r2, #0]
 8003aa6:	701a      	strb	r2, [r3, #0]
    if((letter < 'A') || (letter > 'Z')) { FAIL(STATUS_EXPECTED_COMMAND_LETTER); } // [Expected word letter]
 8003aa8:	233d      	movs	r3, #61	; 0x3d
 8003aaa:	18fb      	adds	r3, r7, r3
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	2b40      	cmp	r3, #64	; 0x40
 8003ab0:	d904      	bls.n	8003abc <gc_execute_line+0xdc>
 8003ab2:	233d      	movs	r3, #61	; 0x3d
 8003ab4:	18fb      	adds	r3, r7, r3
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2b5a      	cmp	r3, #90	; 0x5a
 8003aba:	d902      	bls.n	8003ac2 <gc_execute_line+0xe2>
 8003abc:	2301      	movs	r3, #1
 8003abe:	f001 fca3 	bl	8005408 <gc_execute_line+0x1a28>
    char_counter++;
 8003ac2:	2326      	movs	r3, #38	; 0x26
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	2326      	movs	r3, #38	; 0x26
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	701a      	strb	r2, [r3, #0]
    if (!read_float(line, &char_counter, &value)) { FAIL(STATUS_BAD_NUMBER_FORMAT); } // [Expected word value]
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	18fa      	adds	r2, r7, r3
 8003ad6:	2326      	movs	r3, #38	; 0x26
 8003ad8:	18f9      	adds	r1, r7, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	0018      	movs	r0, r3
 8003ade:	f002 fce9 	bl	80064b4 <read_float>
 8003ae2:	1e03      	subs	r3, r0, #0
 8003ae4:	d102      	bne.n	8003aec <gc_execute_line+0x10c>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	f001 fc8e 	bl	8005408 <gc_execute_line+0x1a28>
    // accurate than the NIST gcode requirement of x10 when used for commands, but not quite
    // accurate enough for value words that require integers to within 0.0001. This should be
    // a good enough comprimise and catch most all non-integer errors. To make it compliant,
    // we would simply need to change the mantissa to int16, but this add compiled flash space.
    // Maybe update this later.
    int_value = trunc(value);
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	1c18      	adds	r0, r3, #0
 8003af0:	f7fe fde8 	bl	80026c4 <__aeabi_f2d>
 8003af4:	0003      	movs	r3, r0
 8003af6:	000c      	movs	r4, r1
 8003af8:	0018      	movs	r0, r3
 8003afa:	0021      	movs	r1, r4
 8003afc:	f008 fcf6 	bl	800c4ec <trunc>
 8003b00:	0002      	movs	r2, r0
 8003b02:	000b      	movs	r3, r1
 8003b04:	213e      	movs	r1, #62	; 0x3e
 8003b06:	187c      	adds	r4, r7, r1
 8003b08:	0010      	movs	r0, r2
 8003b0a:	0019      	movs	r1, r3
 8003b0c:	f7fc fc22 	bl	8000354 <__aeabi_d2uiz>
 8003b10:	0003      	movs	r3, r0
 8003b12:	7023      	strb	r3, [r4, #0]
	mantissa = (uint16_t)roundf(100 * (value - int_value)); // Compute mantissa for Gxx.x commands.
 8003b14:	6a3c      	ldr	r4, [r7, #32]
 8003b16:	233e      	movs	r3, #62	; 0x3e
 8003b18:	18fb      	adds	r3, r7, r3
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	f7fd faad 	bl	800107c <__aeabi_i2f>
 8003b22:	1c03      	adds	r3, r0, #0
 8003b24:	1c19      	adds	r1, r3, #0
 8003b26:	1c20      	adds	r0, r4, #0
 8003b28:	f7fd f8d4 	bl	8000cd4 <__aeabi_fsub>
 8003b2c:	1c03      	adds	r3, r0, #0
 8003b2e:	498a      	ldr	r1, [pc, #552]	; (8003d58 <gc_execute_line+0x378>)
 8003b30:	1c18      	adds	r0, r3, #0
 8003b32:	f7fc ffaf 	bl	8000a94 <__aeabi_fmul>
 8003b36:	1c03      	adds	r3, r0, #0
 8003b38:	1c18      	adds	r0, r3, #0
 8003b3a:	f008 fdb9 	bl	800c6b0 <roundf>
 8003b3e:	1c03      	adds	r3, r0, #0
 8003b40:	2248      	movs	r2, #72	; 0x48
 8003b42:	18bc      	adds	r4, r7, r2
 8003b44:	1c18      	adds	r0, r3, #0
 8003b46:	f7fc fbed 	bl	8000324 <__aeabi_f2uiz>
 8003b4a:	0003      	movs	r3, r0
 8003b4c:	8023      	strh	r3, [r4, #0]
    // NOTE: Rounding must be used to catch small floating point errors.

    // Check if the g-code word is supported or errors due to modal group violations or has
    // been repeated in the g-code block. If ok, update the command or record its value.
    switch(letter) {
 8003b4e:	233d      	movs	r3, #61	; 0x3d
 8003b50:	18fb      	adds	r3, r7, r3
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b47      	cmp	r3, #71	; 0x47
 8003b56:	d003      	beq.n	8003b60 <gc_execute_line+0x180>
 8003b58:	2b4d      	cmp	r3, #77	; 0x4d
 8003b5a:	d100      	bne.n	8003b5e <gc_execute_line+0x17e>
 8003b5c:	e177      	b.n	8003e4e <gc_execute_line+0x46e>
 8003b5e:	e20a      	b.n	8003f76 <gc_execute_line+0x596>
      /* 'G' and 'M' Command Words: Parse commands and check for modal group violations.
         NOTE: Modal group numbers are defined in Table 4 of NIST RS274-NGC v3, pg.20 */

      case 'G':
        // Determine 'G' command and its modal group
        switch(int_value) {
 8003b60:	233e      	movs	r3, #62	; 0x3e
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	2b5e      	cmp	r3, #94	; 0x5e
 8003b68:	d900      	bls.n	8003b6c <gc_execute_line+0x18c>
 8003b6a:	e12f      	b.n	8003dcc <gc_execute_line+0x3ec>
 8003b6c:	009a      	lsls	r2, r3, #2
 8003b6e:	4b7b      	ldr	r3, [pc, #492]	; (8003d5c <gc_execute_line+0x37c>)
 8003b70:	18d3      	adds	r3, r2, r3
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	469f      	mov	pc, r3
          case 10: case 28: case 30: case 92:
            // Check for G10/28/30/92 being called with G0/1/2/3/38 on same block.
            // * G43.1 is also an axis command but is not explicitly defined this way.
            if (mantissa == 0) { // Ignore G28.1, G30.1, and G92.1
 8003b76:	2348      	movs	r3, #72	; 0x48
 8003b78:	18fb      	adds	r3, r7, r3
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d10b      	bne.n	8003b98 <gc_execute_line+0x1b8>
              if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict]
 8003b80:	2357      	movs	r3, #87	; 0x57
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d002      	beq.n	8003b90 <gc_execute_line+0x1b0>
 8003b8a:	2318      	movs	r3, #24
 8003b8c:	f001 fc3c 	bl	8005408 <gc_execute_line+0x1a28>
              axis_command = AXIS_COMMAND_NON_MODAL;
 8003b90:	2357      	movs	r3, #87	; 0x57
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	2201      	movs	r2, #1
 8003b96:	701a      	strb	r2, [r3, #0]
            }
            // No break. Continues to next line.
          case 4: case 53:
            word_bit = MODAL_GROUP_G0;
 8003b98:	234a      	movs	r3, #74	; 0x4a
 8003b9a:	18fb      	adds	r3, r7, r3
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
            gc_block.non_modal_command = int_value;
 8003ba0:	4b6b      	ldr	r3, [pc, #428]	; (8003d50 <gc_execute_line+0x370>)
 8003ba2:	223e      	movs	r2, #62	; 0x3e
 8003ba4:	18ba      	adds	r2, r7, r2
 8003ba6:	7812      	ldrb	r2, [r2, #0]
 8003ba8:	701a      	strb	r2, [r3, #0]
            if ((int_value == 28) || (int_value == 30) || (int_value == 92)) {
 8003baa:	233e      	movs	r3, #62	; 0x3e
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2b1c      	cmp	r3, #28
 8003bb2:	d00a      	beq.n	8003bca <gc_execute_line+0x1ea>
 8003bb4:	233e      	movs	r3, #62	; 0x3e
 8003bb6:	18fb      	adds	r3, r7, r3
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b1e      	cmp	r3, #30
 8003bbc:	d005      	beq.n	8003bca <gc_execute_line+0x1ea>
 8003bbe:	233e      	movs	r3, #62	; 0x3e
 8003bc0:	18fb      	adds	r3, r7, r3
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b5c      	cmp	r3, #92	; 0x5c
 8003bc6:	d000      	beq.n	8003bca <gc_execute_line+0x1ea>
 8003bc8:	e103      	b.n	8003dd2 <gc_execute_line+0x3f2>
              if (!((mantissa == 0) || (mantissa == 10))) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); }
 8003bca:	2348      	movs	r3, #72	; 0x48
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	881b      	ldrh	r3, [r3, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d007      	beq.n	8003be4 <gc_execute_line+0x204>
 8003bd4:	2348      	movs	r3, #72	; 0x48
 8003bd6:	18fb      	adds	r3, r7, r3
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	2b0a      	cmp	r3, #10
 8003bdc:	d002      	beq.n	8003be4 <gc_execute_line+0x204>
 8003bde:	2314      	movs	r3, #20
 8003be0:	f001 fc12 	bl	8005408 <gc_execute_line+0x1a28>
              gc_block.non_modal_command += mantissa;
 8003be4:	4b5a      	ldr	r3, [pc, #360]	; (8003d50 <gc_execute_line+0x370>)
 8003be6:	781a      	ldrb	r2, [r3, #0]
 8003be8:	2348      	movs	r3, #72	; 0x48
 8003bea:	18fb      	adds	r3, r7, r3
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	18d3      	adds	r3, r2, r3
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	4b56      	ldr	r3, [pc, #344]	; (8003d50 <gc_execute_line+0x370>)
 8003bf6:	701a      	strb	r2, [r3, #0]
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003bf8:	2348      	movs	r3, #72	; 0x48
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	801a      	strh	r2, [r3, #0]
            }                
            break;
 8003c00:	e0e7      	b.n	8003dd2 <gc_execute_line+0x3f2>
          case 0: case 1: case 2: case 3: case 38:
            // Check for G0/1/2/3/38 being called with G10/28/30/92 on same block.
            // * G43.1 is also an axis command but is not explicitly defined this way.
            if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict]
 8003c02:	2357      	movs	r3, #87	; 0x57
 8003c04:	18fb      	adds	r3, r7, r3
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <gc_execute_line+0x232>
 8003c0c:	2318      	movs	r3, #24
 8003c0e:	f001 fbfb 	bl	8005408 <gc_execute_line+0x1a28>
            axis_command = AXIS_COMMAND_MOTION_MODE;
 8003c12:	2357      	movs	r3, #87	; 0x57
 8003c14:	18fb      	adds	r3, r7, r3
 8003c16:	2202      	movs	r2, #2
 8003c18:	701a      	strb	r2, [r3, #0]
            // No break. Continues to next line.
          case 80:
            word_bit = MODAL_GROUP_G1;
 8003c1a:	234a      	movs	r3, #74	; 0x4a
 8003c1c:	18fb      	adds	r3, r7, r3
 8003c1e:	2201      	movs	r2, #1
 8003c20:	701a      	strb	r2, [r3, #0]
            gc_block.modal.motion = int_value;
 8003c22:	4b4b      	ldr	r3, [pc, #300]	; (8003d50 <gc_execute_line+0x370>)
 8003c24:	223e      	movs	r2, #62	; 0x3e
 8003c26:	18ba      	adds	r2, r7, r2
 8003c28:	7812      	ldrb	r2, [r2, #0]
 8003c2a:	705a      	strb	r2, [r3, #1]
            if (int_value == 38){
 8003c2c:	233e      	movs	r3, #62	; 0x3e
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	2b26      	cmp	r3, #38	; 0x26
 8003c34:	d000      	beq.n	8003c38 <gc_execute_line+0x258>
 8003c36:	e0ce      	b.n	8003dd6 <gc_execute_line+0x3f6>
              if (!((mantissa == 20) || (mantissa == 30) || (mantissa == 40) || (mantissa == 50))) {
 8003c38:	2348      	movs	r3, #72	; 0x48
 8003c3a:	18fb      	adds	r3, r7, r3
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	2b14      	cmp	r3, #20
 8003c40:	d011      	beq.n	8003c66 <gc_execute_line+0x286>
 8003c42:	2348      	movs	r3, #72	; 0x48
 8003c44:	18fb      	adds	r3, r7, r3
 8003c46:	881b      	ldrh	r3, [r3, #0]
 8003c48:	2b1e      	cmp	r3, #30
 8003c4a:	d00c      	beq.n	8003c66 <gc_execute_line+0x286>
 8003c4c:	2348      	movs	r3, #72	; 0x48
 8003c4e:	18fb      	adds	r3, r7, r3
 8003c50:	881b      	ldrh	r3, [r3, #0]
 8003c52:	2b28      	cmp	r3, #40	; 0x28
 8003c54:	d007      	beq.n	8003c66 <gc_execute_line+0x286>
 8003c56:	2348      	movs	r3, #72	; 0x48
 8003c58:	18fb      	adds	r3, r7, r3
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	2b32      	cmp	r3, #50	; 0x32
 8003c5e:	d002      	beq.n	8003c66 <gc_execute_line+0x286>
                FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); // [Unsupported G38.x command]
 8003c60:	2314      	movs	r3, #20
 8003c62:	f001 fbd1 	bl	8005408 <gc_execute_line+0x1a28>
              }
              gc_block.modal.motion += (mantissa/10)+100;
 8003c66:	4b3a      	ldr	r3, [pc, #232]	; (8003d50 <gc_execute_line+0x370>)
 8003c68:	785c      	ldrb	r4, [r3, #1]
 8003c6a:	2348      	movs	r3, #72	; 0x48
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	210a      	movs	r1, #10
 8003c72:	0018      	movs	r0, r3
 8003c74:	f7fc fa52 	bl	800011c <__udivsi3>
 8003c78:	0003      	movs	r3, r0
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	18e3      	adds	r3, r4, r3
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	3364      	adds	r3, #100	; 0x64
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	4b32      	ldr	r3, [pc, #200]	; (8003d50 <gc_execute_line+0x370>)
 8003c88:	705a      	strb	r2, [r3, #1]
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003c8a:	2348      	movs	r3, #72	; 0x48
 8003c8c:	18fb      	adds	r3, r7, r3
 8003c8e:	2200      	movs	r2, #0
 8003c90:	801a      	strh	r2, [r3, #0]
            }  
            break;
 8003c92:	e0a0      	b.n	8003dd6 <gc_execute_line+0x3f6>
          case 17: case 18: case 19:
            word_bit = MODAL_GROUP_G2;
 8003c94:	234a      	movs	r3, #74	; 0x4a
 8003c96:	18fb      	adds	r3, r7, r3
 8003c98:	2202      	movs	r2, #2
 8003c9a:	701a      	strb	r2, [r3, #0]
            gc_block.modal.plane_select = int_value - 17;
 8003c9c:	233e      	movs	r3, #62	; 0x3e
 8003c9e:	18fb      	adds	r3, r7, r3
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	3b11      	subs	r3, #17
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4b2a      	ldr	r3, [pc, #168]	; (8003d50 <gc_execute_line+0x370>)
 8003ca8:	715a      	strb	r2, [r3, #5]
            break;
 8003caa:	e097      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 90: case 91:
            if (mantissa == 0) {
 8003cac:	2348      	movs	r3, #72	; 0x48
 8003cae:	18fb      	adds	r3, r7, r3
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10b      	bne.n	8003cce <gc_execute_line+0x2ee>
              word_bit = MODAL_GROUP_G3;
 8003cb6:	234a      	movs	r3, #74	; 0x4a
 8003cb8:	18fb      	adds	r3, r7, r3
 8003cba:	2203      	movs	r2, #3
 8003cbc:	701a      	strb	r2, [r3, #0]
              gc_block.modal.distance = int_value - 90;
 8003cbe:	233e      	movs	r3, #62	; 0x3e
 8003cc0:	18fb      	adds	r3, r7, r3
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	3b5a      	subs	r3, #90	; 0x5a
 8003cc6:	b2da      	uxtb	r2, r3
 8003cc8:	4b21      	ldr	r3, [pc, #132]	; (8003d50 <gc_execute_line+0x370>)
 8003cca:	711a      	strb	r2, [r3, #4]
              word_bit = MODAL_GROUP_G4;
              if ((mantissa != 10) || (int_value == 90)) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G90.1 not supported]
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
              // Otherwise, arc IJK incremental mode is default. G91.1 does nothing.
            }
            break;
 8003ccc:	e086      	b.n	8003ddc <gc_execute_line+0x3fc>
              word_bit = MODAL_GROUP_G4;
 8003cce:	234a      	movs	r3, #74	; 0x4a
 8003cd0:	18fb      	adds	r3, r7, r3
 8003cd2:	2204      	movs	r2, #4
 8003cd4:	701a      	strb	r2, [r3, #0]
              if ((mantissa != 10) || (int_value == 90)) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G90.1 not supported]
 8003cd6:	2348      	movs	r3, #72	; 0x48
 8003cd8:	18fb      	adds	r3, r7, r3
 8003cda:	881b      	ldrh	r3, [r3, #0]
 8003cdc:	2b0a      	cmp	r3, #10
 8003cde:	d104      	bne.n	8003cea <gc_execute_line+0x30a>
 8003ce0:	233e      	movs	r3, #62	; 0x3e
 8003ce2:	18fb      	adds	r3, r7, r3
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	2b5a      	cmp	r3, #90	; 0x5a
 8003ce8:	d102      	bne.n	8003cf0 <gc_execute_line+0x310>
 8003cea:	2314      	movs	r3, #20
 8003cec:	f001 fb8c 	bl	8005408 <gc_execute_line+0x1a28>
              mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003cf0:	2348      	movs	r3, #72	; 0x48
 8003cf2:	18fb      	adds	r3, r7, r3
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	801a      	strh	r2, [r3, #0]
            break;
 8003cf8:	e070      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 93: case 94:
            word_bit = MODAL_GROUP_G5;
 8003cfa:	234a      	movs	r3, #74	; 0x4a
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	2205      	movs	r2, #5
 8003d00:	701a      	strb	r2, [r3, #0]
            gc_block.modal.feed_rate = 94 - int_value;
 8003d02:	233e      	movs	r3, #62	; 0x3e
 8003d04:	18fb      	adds	r3, r7, r3
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	225e      	movs	r2, #94	; 0x5e
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	4b10      	ldr	r3, [pc, #64]	; (8003d50 <gc_execute_line+0x370>)
 8003d10:	709a      	strb	r2, [r3, #2]
            break;
 8003d12:	e063      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 20: case 21:
            word_bit = MODAL_GROUP_G6;
 8003d14:	234a      	movs	r3, #74	; 0x4a
 8003d16:	18fb      	adds	r3, r7, r3
 8003d18:	2206      	movs	r2, #6
 8003d1a:	701a      	strb	r2, [r3, #0]
            gc_block.modal.units = 21 - int_value;
 8003d1c:	233e      	movs	r3, #62	; 0x3e
 8003d1e:	18fb      	adds	r3, r7, r3
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	2215      	movs	r2, #21
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	4b09      	ldr	r3, [pc, #36]	; (8003d50 <gc_execute_line+0x370>)
 8003d2a:	70da      	strb	r2, [r3, #3]
            break;
 8003d2c:	e056      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 40:
            word_bit = MODAL_GROUP_G7;
 8003d2e:	234a      	movs	r3, #74	; 0x4a
 8003d30:	18fb      	adds	r3, r7, r3
 8003d32:	2207      	movs	r2, #7
 8003d34:	701a      	strb	r2, [r3, #0]
            // NOTE: Not required since cutter radius compensation is always disabled. Only here
            // to support G40 commands that often appear in g-code program headers to setup defaults.
            // gc_block.modal.cutter_comp = CUTTER_COMP_DISABLE; // G40
            break;
 8003d36:	e051      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 43: case 49:
            word_bit = MODAL_GROUP_G8;
 8003d38:	234a      	movs	r3, #74	; 0x4a
 8003d3a:	18fb      	adds	r3, r7, r3
 8003d3c:	2208      	movs	r2, #8
 8003d3e:	701a      	strb	r2, [r3, #0]
            // NOTE: The NIST g-code standard vaguely states that when a tool length offset is changed,
            // there cannot be any axis motion or coordinate offsets updated. Meaning G43, G43.1, and G49
            // all are explicit axis commands, regardless if they require axis words or not.
            if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict] }
 8003d40:	2357      	movs	r3, #87	; 0x57
 8003d42:	18fb      	adds	r3, r7, r3
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00a      	beq.n	8003d60 <gc_execute_line+0x380>
 8003d4a:	2318      	movs	r3, #24
 8003d4c:	f001 fb5c 	bl	8005408 <gc_execute_line+0x1a28>
 8003d50:	200009a0 	.word	0x200009a0
 8003d54:	2000095c 	.word	0x2000095c
 8003d58:	42c80000 	.word	0x42c80000
 8003d5c:	0800da60 	.word	0x0800da60
            axis_command = AXIS_COMMAND_TOOL_LENGTH_OFFSET;
 8003d60:	2357      	movs	r3, #87	; 0x57
 8003d62:	18fb      	adds	r3, r7, r3
 8003d64:	2203      	movs	r2, #3
 8003d66:	701a      	strb	r2, [r3, #0]
            if (int_value == 49) { // G49
 8003d68:	233e      	movs	r3, #62	; 0x3e
 8003d6a:	18fb      	adds	r3, r7, r3
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b31      	cmp	r3, #49	; 0x31
 8003d70:	d103      	bne.n	8003d7a <gc_execute_line+0x39a>
              gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_CANCEL;
 8003d72:	4bd2      	ldr	r3, [pc, #840]	; (80040bc <gc_execute_line+0x6dc>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	719a      	strb	r2, [r3, #6]
 8003d78:	e00b      	b.n	8003d92 <gc_execute_line+0x3b2>
            } else if (mantissa == 10) { // G43.1
 8003d7a:	2348      	movs	r3, #72	; 0x48
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	2b0a      	cmp	r3, #10
 8003d82:	d103      	bne.n	8003d8c <gc_execute_line+0x3ac>
              gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC;
 8003d84:	4bcd      	ldr	r3, [pc, #820]	; (80040bc <gc_execute_line+0x6dc>)
 8003d86:	2201      	movs	r2, #1
 8003d88:	719a      	strb	r2, [r3, #6]
 8003d8a:	e002      	b.n	8003d92 <gc_execute_line+0x3b2>
            } else { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [Unsupported G43.x command]
 8003d8c:	2314      	movs	r3, #20
 8003d8e:	f001 fb3b 	bl	8005408 <gc_execute_line+0x1a28>
            mantissa = 0; // Set to zero to indicate valid non-integer G command.
 8003d92:	2348      	movs	r3, #72	; 0x48
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	2200      	movs	r2, #0
 8003d98:	801a      	strh	r2, [r3, #0]
            break;
 8003d9a:	e01f      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 54: case 55: case 56: case 57: case 58: case 59:
            // NOTE: G59.x are not supported. (But their int_values would be 60, 61, and 62.)
            word_bit = MODAL_GROUP_G12;
 8003d9c:	234a      	movs	r3, #74	; 0x4a
 8003d9e:	18fb      	adds	r3, r7, r3
 8003da0:	2209      	movs	r2, #9
 8003da2:	701a      	strb	r2, [r3, #0]
            gc_block.modal.coord_select = int_value - 54; // Shift to array indexing.
 8003da4:	233e      	movs	r3, #62	; 0x3e
 8003da6:	18fb      	adds	r3, r7, r3
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	3b36      	subs	r3, #54	; 0x36
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	4bc3      	ldr	r3, [pc, #780]	; (80040bc <gc_execute_line+0x6dc>)
 8003db0:	71da      	strb	r2, [r3, #7]
            break;
 8003db2:	e013      	b.n	8003ddc <gc_execute_line+0x3fc>
          case 61:
            word_bit = MODAL_GROUP_G13;
 8003db4:	234a      	movs	r3, #74	; 0x4a
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	220a      	movs	r2, #10
 8003dba:	701a      	strb	r2, [r3, #0]
            if (mantissa != 0) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G61.1 not supported]
 8003dbc:	2348      	movs	r3, #72	; 0x48
 8003dbe:	18fb      	adds	r3, r7, r3
 8003dc0:	881b      	ldrh	r3, [r3, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d009      	beq.n	8003dda <gc_execute_line+0x3fa>
 8003dc6:	2314      	movs	r3, #20
 8003dc8:	f001 fb1e 	bl	8005408 <gc_execute_line+0x1a28>
            // gc_block.modal.control = CONTROL_MODE_EXACT_PATH; // G61
            break;
          default: FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); // [Unsupported G command]
 8003dcc:	2314      	movs	r3, #20
 8003dce:	f001 fb1b 	bl	8005408 <gc_execute_line+0x1a28>
            break;
 8003dd2:	46c0      	nop			; (mov r8, r8)
 8003dd4:	e002      	b.n	8003ddc <gc_execute_line+0x3fc>
            break;
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	e000      	b.n	8003ddc <gc_execute_line+0x3fc>
            break;
 8003dda:	46c0      	nop			; (mov r8, r8)
        }
        if (mantissa > 0) { FAIL(STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER); } // [Unsupported or invalid Gxx.x command]
 8003ddc:	2348      	movs	r3, #72	; 0x48
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	881b      	ldrh	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <gc_execute_line+0x40c>
 8003de6:	2317      	movs	r3, #23
 8003de8:	f001 fb0e 	bl	8005408 <gc_execute_line+0x1a28>
        // Check for more than one command per modal group violations in the current block
        // NOTE: Variable 'word_bit' is always assigned, if the command is valid.
        if ( bit_istrue(command_words,bit(word_bit)) ) { FAIL(STATUS_GCODE_MODAL_GROUP_VIOLATION); }
 8003dec:	234e      	movs	r3, #78	; 0x4e
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	881a      	ldrh	r2, [r3, #0]
 8003df2:	234a      	movs	r3, #74	; 0x4a
 8003df4:	18fb      	adds	r3, r7, r3
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	411a      	asrs	r2, r3
 8003dfa:	0013      	movs	r3, r2
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	4013      	ands	r3, r2
 8003e00:	d002      	beq.n	8003e08 <gc_execute_line+0x428>
 8003e02:	2315      	movs	r3, #21
 8003e04:	f001 fb00 	bl	8005408 <gc_execute_line+0x1a28>
        command_words |= bit(word_bit);
 8003e08:	234a      	movs	r3, #74	; 0x4a
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	409a      	lsls	r2, r3
 8003e12:	0013      	movs	r3, r2
 8003e14:	b21a      	sxth	r2, r3
 8003e16:	234e      	movs	r3, #78	; 0x4e
 8003e18:	18fb      	adds	r3, r7, r3
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	5e5b      	ldrsh	r3, [r3, r1]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	b21a      	sxth	r2, r3
 8003e22:	234e      	movs	r3, #78	; 0x4e
 8003e24:	18fb      	adds	r3, r7, r3
 8003e26:	801a      	strh	r2, [r3, #0]
 8003e28:	2352      	movs	r3, #82	; 0x52
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	2252      	movs	r2, #82	; 0x52
 8003e2e:	18ba      	adds	r2, r7, r2
 8003e30:	7812      	ldrb	r2, [r2, #0]
 8003e32:	701a      	strb	r2, [r3, #0]
 8003e34:	2351      	movs	r3, #81	; 0x51
 8003e36:	18fb      	adds	r3, r7, r3
 8003e38:	2251      	movs	r2, #81	; 0x51
 8003e3a:	18ba      	adds	r2, r7, r2
 8003e3c:	7812      	ldrb	r2, [r2, #0]
 8003e3e:	701a      	strb	r2, [r3, #0]
 8003e40:	234c      	movs	r3, #76	; 0x4c
 8003e42:	18fb      	adds	r3, r7, r3
 8003e44:	224c      	movs	r2, #76	; 0x4c
 8003e46:	18ba      	adds	r2, r7, r2
 8003e48:	8812      	ldrh	r2, [r2, #0]
 8003e4a:	801a      	strh	r2, [r3, #0]
        break;
 8003e4c:	e19e      	b.n	800418c <gc_execute_line+0x7ac>

      case 'M':

        // Determine 'M' command and its modal group
        if (mantissa > 0) { FAIL(STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER); } // [No Mxx.x commands]
 8003e4e:	2348      	movs	r3, #72	; 0x48
 8003e50:	18fb      	adds	r3, r7, r3
 8003e52:	881b      	ldrh	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d002      	beq.n	8003e5e <gc_execute_line+0x47e>
 8003e58:	2317      	movs	r3, #23
 8003e5a:	f001 fad5 	bl	8005408 <gc_execute_line+0x1a28>
        switch(int_value) {
 8003e5e:	233e      	movs	r3, #62	; 0x3e
 8003e60:	18fb      	adds	r3, r7, r3
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	2b1e      	cmp	r3, #30
 8003e66:	d84c      	bhi.n	8003f02 <gc_execute_line+0x522>
 8003e68:	009a      	lsls	r2, r3, #2
 8003e6a:	4b95      	ldr	r3, [pc, #596]	; (80040c0 <gc_execute_line+0x6e0>)
 8003e6c:	18d3      	adds	r3, r2, r3
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	469f      	mov	pc, r3
          case 0: case 1: case 2: case 30:
            word_bit = MODAL_GROUP_M4;
 8003e72:	234a      	movs	r3, #74	; 0x4a
 8003e74:	18fb      	adds	r3, r7, r3
 8003e76:	220b      	movs	r2, #11
 8003e78:	701a      	strb	r2, [r3, #0]
            switch(int_value) {
 8003e7a:	233e      	movs	r3, #62	; 0x3e
 8003e7c:	18fb      	adds	r3, r7, r3
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <gc_execute_line+0x4aa>
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d00a      	beq.n	8003e9e <gc_execute_line+0x4be>
 8003e88:	e003      	b.n	8003e92 <gc_execute_line+0x4b2>
              case 0: gc_block.modal.program_flow = PROGRAM_FLOW_PAUSED; break; // Program pause
 8003e8a:	4b8c      	ldr	r3, [pc, #560]	; (80040bc <gc_execute_line+0x6dc>)
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	721a      	strb	r2, [r3, #8]
 8003e90:	e006      	b.n	8003ea0 <gc_execute_line+0x4c0>
              case 1: break; // Optional stop not supported. Ignore.
              default: gc_block.modal.program_flow = int_value; // Program end and reset
 8003e92:	4b8a      	ldr	r3, [pc, #552]	; (80040bc <gc_execute_line+0x6dc>)
 8003e94:	223e      	movs	r2, #62	; 0x3e
 8003e96:	18ba      	adds	r2, r7, r2
 8003e98:	7812      	ldrb	r2, [r2, #0]
 8003e9a:	721a      	strb	r2, [r3, #8]
            }
            break;
 8003e9c:	e034      	b.n	8003f08 <gc_execute_line+0x528>
              case 1: break; // Optional stop not supported. Ignore.
 8003e9e:	46c0      	nop			; (mov r8, r8)
            break;
 8003ea0:	e032      	b.n	8003f08 <gc_execute_line+0x528>
					case 3: case 4: case 5:
            word_bit = MODAL_GROUP_M7;
 8003ea2:	234a      	movs	r3, #74	; 0x4a
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	220c      	movs	r2, #12
 8003ea8:	701a      	strb	r2, [r3, #0]
            switch(int_value) {
 8003eaa:	233e      	movs	r3, #62	; 0x3e
 8003eac:	18fb      	adds	r3, r7, r3
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d008      	beq.n	8003ec6 <gc_execute_line+0x4e6>
 8003eb4:	2b05      	cmp	r3, #5
 8003eb6:	d00a      	beq.n	8003ece <gc_execute_line+0x4ee>
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	d000      	beq.n	8003ebe <gc_execute_line+0x4de>
              case 3: gc_block.modal.spindle = SPINDLE_ENABLE_CW; break;
              case 4: gc_block.modal.spindle = SPINDLE_ENABLE_CCW; break;
              case 5: gc_block.modal.spindle = SPINDLE_DISABLE; break;
            }
            break;
 8003ebc:	e024      	b.n	8003f08 <gc_execute_line+0x528>
              case 3: gc_block.modal.spindle = SPINDLE_ENABLE_CW; break;
 8003ebe:	4b7f      	ldr	r3, [pc, #508]	; (80040bc <gc_execute_line+0x6dc>)
 8003ec0:	2210      	movs	r2, #16
 8003ec2:	729a      	strb	r2, [r3, #10]
 8003ec4:	e007      	b.n	8003ed6 <gc_execute_line+0x4f6>
              case 4: gc_block.modal.spindle = SPINDLE_ENABLE_CCW; break;
 8003ec6:	4b7d      	ldr	r3, [pc, #500]	; (80040bc <gc_execute_line+0x6dc>)
 8003ec8:	2220      	movs	r2, #32
 8003eca:	729a      	strb	r2, [r3, #10]
 8003ecc:	e003      	b.n	8003ed6 <gc_execute_line+0x4f6>
              case 5: gc_block.modal.spindle = SPINDLE_DISABLE; break;
 8003ece:	4b7b      	ldr	r3, [pc, #492]	; (80040bc <gc_execute_line+0x6dc>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	729a      	strb	r2, [r3, #10]
 8003ed4:	46c0      	nop			; (mov r8, r8)
            break;
 8003ed6:	e017      	b.n	8003f08 <gc_execute_line+0x528>
          #ifdef ENABLE_M7
            case 7: case 8: case 9:
          #else
            case 8: case 9:
          #endif
            word_bit = MODAL_GROUP_M8;
 8003ed8:	234a      	movs	r3, #74	; 0x4a
 8003eda:	18fb      	adds	r3, r7, r3
 8003edc:	220d      	movs	r2, #13
 8003ede:	701a      	strb	r2, [r3, #0]
            switch(int_value) {
 8003ee0:	233e      	movs	r3, #62	; 0x3e
 8003ee2:	18fb      	adds	r3, r7, r3
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b08      	cmp	r3, #8
 8003ee8:	d002      	beq.n	8003ef0 <gc_execute_line+0x510>
 8003eea:	2b09      	cmp	r3, #9
 8003eec:	d004      	beq.n	8003ef8 <gc_execute_line+0x518>
                case 7: gc_block.modal.coolant = COOLANT_MIST_ENABLE; break;
              #endif
              case 8: gc_block.modal.coolant = COOLANT_FLOOD_ENABLE; break;
              case 9: gc_block.modal.coolant = COOLANT_DISABLE; break;
            }
            break;
 8003eee:	e00b      	b.n	8003f08 <gc_execute_line+0x528>
              case 8: gc_block.modal.coolant = COOLANT_FLOOD_ENABLE; break;
 8003ef0:	4b72      	ldr	r3, [pc, #456]	; (80040bc <gc_execute_line+0x6dc>)
 8003ef2:	2240      	movs	r2, #64	; 0x40
 8003ef4:	725a      	strb	r2, [r3, #9]
 8003ef6:	e003      	b.n	8003f00 <gc_execute_line+0x520>
              case 9: gc_block.modal.coolant = COOLANT_DISABLE; break;
 8003ef8:	4b70      	ldr	r3, [pc, #448]	; (80040bc <gc_execute_line+0x6dc>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	725a      	strb	r2, [r3, #9]
 8003efe:	46c0      	nop			; (mov r8, r8)
            break;
 8003f00:	e002      	b.n	8003f08 <gc_execute_line+0x528>
						case 56:
							word_bit = MODAL_GROUP_M9;
							gc_block.modal.override = OVERRIDE_PARKING_MOTION;
							break;
					#endif
          default: FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); // [Unsupported M command]
 8003f02:	2314      	movs	r3, #20
 8003f04:	f001 fa80 	bl	8005408 <gc_execute_line+0x1a28>
        }

        // Check for more than one command per modal group violations in the current block
        // NOTE: Variable 'word_bit' is always assigned, if the command is valid.
        if ( bit_istrue(command_words,bit(word_bit)) ) { FAIL(STATUS_GCODE_MODAL_GROUP_VIOLATION); }
 8003f08:	234e      	movs	r3, #78	; 0x4e
 8003f0a:	18fb      	adds	r3, r7, r3
 8003f0c:	881a      	ldrh	r2, [r3, #0]
 8003f0e:	234a      	movs	r3, #74	; 0x4a
 8003f10:	18fb      	adds	r3, r7, r3
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	411a      	asrs	r2, r3
 8003f16:	0013      	movs	r3, r2
 8003f18:	2201      	movs	r2, #1
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d002      	beq.n	8003f24 <gc_execute_line+0x544>
 8003f1e:	2315      	movs	r3, #21
 8003f20:	f001 fa72 	bl	8005408 <gc_execute_line+0x1a28>
        command_words |= bit(word_bit);
 8003f24:	234a      	movs	r3, #74	; 0x4a
 8003f26:	18fb      	adds	r3, r7, r3
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	409a      	lsls	r2, r3
 8003f2e:	0013      	movs	r3, r2
 8003f30:	b21a      	sxth	r2, r3
 8003f32:	234e      	movs	r3, #78	; 0x4e
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	2100      	movs	r1, #0
 8003f38:	5e5b      	ldrsh	r3, [r3, r1]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	b21a      	sxth	r2, r3
 8003f3e:	234e      	movs	r3, #78	; 0x4e
 8003f40:	18fb      	adds	r3, r7, r3
 8003f42:	801a      	strh	r2, [r3, #0]
 8003f44:	2357      	movs	r3, #87	; 0x57
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	2257      	movs	r2, #87	; 0x57
 8003f4a:	18ba      	adds	r2, r7, r2
 8003f4c:	7812      	ldrb	r2, [r2, #0]
 8003f4e:	701a      	strb	r2, [r3, #0]
 8003f50:	2352      	movs	r3, #82	; 0x52
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	2252      	movs	r2, #82	; 0x52
 8003f56:	18ba      	adds	r2, r7, r2
 8003f58:	7812      	ldrb	r2, [r2, #0]
 8003f5a:	701a      	strb	r2, [r3, #0]
 8003f5c:	2351      	movs	r3, #81	; 0x51
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	2251      	movs	r2, #81	; 0x51
 8003f62:	18ba      	adds	r2, r7, r2
 8003f64:	7812      	ldrb	r2, [r2, #0]
 8003f66:	701a      	strb	r2, [r3, #0]
 8003f68:	234c      	movs	r3, #76	; 0x4c
 8003f6a:	18fb      	adds	r3, r7, r3
 8003f6c:	224c      	movs	r2, #76	; 0x4c
 8003f6e:	18ba      	adds	r2, r7, r2
 8003f70:	8812      	ldrh	r2, [r2, #0]
 8003f72:	801a      	strh	r2, [r3, #0]
        break;
 8003f74:	e10a      	b.n	800418c <gc_execute_line+0x7ac>
      default:

        /* Non-Command Words: This initial parsing phase only checks for repeats of the remaining
           legal g-code words and stores their value. Error-checking is performed later since some
           words (I,J,K,L,P,R) have multiple connotations and/or depend on the issued commands. */
        switch(letter){
 8003f76:	233d      	movs	r3, #61	; 0x3d
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	3b46      	subs	r3, #70	; 0x46
 8003f7e:	2b14      	cmp	r3, #20
 8003f80:	d900      	bls.n	8003f84 <gc_execute_line+0x5a4>
 8003f82:	e0c3      	b.n	800410c <gc_execute_line+0x72c>
 8003f84:	009a      	lsls	r2, r3, #2
 8003f86:	4b4f      	ldr	r3, [pc, #316]	; (80040c4 <gc_execute_line+0x6e4>)
 8003f88:	18d3      	adds	r3, r2, r3
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	469f      	mov	pc, r3
          // case 'A': // Not supported
          // case 'B': // Not supported
          // case 'C': // Not supported
          // case 'D': // Not supported
          case 'F': word_bit = WORD_F; gc_block.values.f = value; break;
 8003f8e:	234a      	movs	r3, #74	; 0x4a
 8003f90:	18fb      	adds	r3, r7, r3
 8003f92:	2200      	movs	r2, #0
 8003f94:	701a      	strb	r2, [r3, #0]
 8003f96:	6a3a      	ldr	r2, [r7, #32]
 8003f98:	4b48      	ldr	r3, [pc, #288]	; (80040bc <gc_execute_line+0x6dc>)
 8003f9a:	60da      	str	r2, [r3, #12]
 8003f9c:	e0b9      	b.n	8004112 <gc_execute_line+0x732>
          // case 'H': // Not supported
          case 'I': word_bit = WORD_I; gc_block.values.ijk[X_AXIS] = value; ijk_words |= (1<<X_AXIS); break;
 8003f9e:	234a      	movs	r3, #74	; 0x4a
 8003fa0:	18fb      	adds	r3, r7, r3
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	701a      	strb	r2, [r3, #0]
 8003fa6:	6a3a      	ldr	r2, [r7, #32]
 8003fa8:	4b44      	ldr	r3, [pc, #272]	; (80040bc <gc_execute_line+0x6dc>)
 8003faa:	611a      	str	r2, [r3, #16]
 8003fac:	2351      	movs	r3, #81	; 0x51
 8003fae:	18fb      	adds	r3, r7, r3
 8003fb0:	2251      	movs	r2, #81	; 0x51
 8003fb2:	18ba      	adds	r2, r7, r2
 8003fb4:	7812      	ldrb	r2, [r2, #0]
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	701a      	strb	r2, [r3, #0]
 8003fbc:	e0a9      	b.n	8004112 <gc_execute_line+0x732>
          case 'J': word_bit = WORD_J; gc_block.values.ijk[Y_AXIS] = value; ijk_words |= (1<<Y_AXIS); break;
 8003fbe:	234a      	movs	r3, #74	; 0x4a
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	701a      	strb	r2, [r3, #0]
 8003fc6:	6a3a      	ldr	r2, [r7, #32]
 8003fc8:	4b3c      	ldr	r3, [pc, #240]	; (80040bc <gc_execute_line+0x6dc>)
 8003fca:	615a      	str	r2, [r3, #20]
 8003fcc:	2351      	movs	r3, #81	; 0x51
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	2251      	movs	r2, #81	; 0x51
 8003fd2:	18ba      	adds	r2, r7, r2
 8003fd4:	7812      	ldrb	r2, [r2, #0]
 8003fd6:	2102      	movs	r1, #2
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	701a      	strb	r2, [r3, #0]
 8003fdc:	e099      	b.n	8004112 <gc_execute_line+0x732>
          case 'K': word_bit = WORD_K; gc_block.values.ijk[Z_AXIS] = value; ijk_words |= (1<<Z_AXIS); break;
 8003fde:	234a      	movs	r3, #74	; 0x4a
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	2203      	movs	r2, #3
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	6a3a      	ldr	r2, [r7, #32]
 8003fe8:	4b34      	ldr	r3, [pc, #208]	; (80040bc <gc_execute_line+0x6dc>)
 8003fea:	619a      	str	r2, [r3, #24]
 8003fec:	2351      	movs	r3, #81	; 0x51
 8003fee:	18fb      	adds	r3, r7, r3
 8003ff0:	2251      	movs	r2, #81	; 0x51
 8003ff2:	18ba      	adds	r2, r7, r2
 8003ff4:	7812      	ldrb	r2, [r2, #0]
 8003ff6:	2104      	movs	r1, #4
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	701a      	strb	r2, [r3, #0]
 8003ffc:	e089      	b.n	8004112 <gc_execute_line+0x732>
          case 'L': word_bit = WORD_L; gc_block.values.l = int_value; break;
 8003ffe:	234a      	movs	r3, #74	; 0x4a
 8004000:	18fb      	adds	r3, r7, r3
 8004002:	2204      	movs	r2, #4
 8004004:	701a      	strb	r2, [r3, #0]
 8004006:	4b2d      	ldr	r3, [pc, #180]	; (80040bc <gc_execute_line+0x6dc>)
 8004008:	223e      	movs	r2, #62	; 0x3e
 800400a:	18ba      	adds	r2, r7, r2
 800400c:	7812      	ldrb	r2, [r2, #0]
 800400e:	771a      	strb	r2, [r3, #28]
 8004010:	e07f      	b.n	8004112 <gc_execute_line+0x732>
          case 'N': word_bit = WORD_N; gc_block.values.n = trunc(value); break;
 8004012:	234a      	movs	r3, #74	; 0x4a
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	2205      	movs	r2, #5
 8004018:	701a      	strb	r2, [r3, #0]
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	1c18      	adds	r0, r3, #0
 800401e:	f7fe fb51 	bl	80026c4 <__aeabi_f2d>
 8004022:	0003      	movs	r3, r0
 8004024:	000c      	movs	r4, r1
 8004026:	0018      	movs	r0, r3
 8004028:	0021      	movs	r1, r4
 800402a:	f008 fa5f 	bl	800c4ec <trunc>
 800402e:	0003      	movs	r3, r0
 8004030:	000c      	movs	r4, r1
 8004032:	0018      	movs	r0, r3
 8004034:	0021      	movs	r1, r4
 8004036:	f7fe fb11 	bl	800265c <__aeabi_d2iz>
 800403a:	0002      	movs	r2, r0
 800403c:	4b1f      	ldr	r3, [pc, #124]	; (80040bc <gc_execute_line+0x6dc>)
 800403e:	621a      	str	r2, [r3, #32]
 8004040:	e067      	b.n	8004112 <gc_execute_line+0x732>
          case 'P': word_bit = WORD_P; gc_block.values.p = value; break;
 8004042:	234a      	movs	r3, #74	; 0x4a
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	2206      	movs	r2, #6
 8004048:	701a      	strb	r2, [r3, #0]
 800404a:	6a3a      	ldr	r2, [r7, #32]
 800404c:	4b1b      	ldr	r3, [pc, #108]	; (80040bc <gc_execute_line+0x6dc>)
 800404e:	625a      	str	r2, [r3, #36]	; 0x24
 8004050:	e05f      	b.n	8004112 <gc_execute_line+0x732>
          // NOTE: For certain commands, P value must be an integer, but none of these commands are supported.
          // case 'Q': // Not supported
          case 'R': word_bit = WORD_R; gc_block.values.r = value; break;
 8004052:	234a      	movs	r3, #74	; 0x4a
 8004054:	18fb      	adds	r3, r7, r3
 8004056:	2207      	movs	r2, #7
 8004058:	701a      	strb	r2, [r3, #0]
 800405a:	6a3a      	ldr	r2, [r7, #32]
 800405c:	4b17      	ldr	r3, [pc, #92]	; (80040bc <gc_execute_line+0x6dc>)
 800405e:	629a      	str	r2, [r3, #40]	; 0x28
 8004060:	e057      	b.n	8004112 <gc_execute_line+0x732>
          case 'S': word_bit = WORD_S; gc_block.values.s = value; break;
 8004062:	234a      	movs	r3, #74	; 0x4a
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	2208      	movs	r2, #8
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	6a3a      	ldr	r2, [r7, #32]
 800406c:	4b13      	ldr	r3, [pc, #76]	; (80040bc <gc_execute_line+0x6dc>)
 800406e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004070:	e04f      	b.n	8004112 <gc_execute_line+0x732>
          case 'T': word_bit = WORD_T; 
 8004072:	234a      	movs	r3, #74	; 0x4a
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	2209      	movs	r2, #9
 8004078:	701a      	strb	r2, [r3, #0]
					  if (value > MAX_TOOL_NUMBER) { FAIL(STATUS_GCODE_MAX_VALUE_EXCEEDED); }
 800407a:	6a3b      	ldr	r3, [r7, #32]
 800407c:	4912      	ldr	r1, [pc, #72]	; (80040c8 <gc_execute_line+0x6e8>)
 800407e:	1c18      	adds	r0, r3, #0
 8004080:	f7fc f93c 	bl	80002fc <__aeabi_fcmpgt>
 8004084:	1e03      	subs	r3, r0, #0
 8004086:	d002      	beq.n	800408e <gc_execute_line+0x6ae>
 8004088:	2326      	movs	r3, #38	; 0x26
 800408a:	f001 f9bd 	bl	8005408 <gc_execute_line+0x1a28>
            gc_block.values.t = int_value;
 800408e:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <gc_execute_line+0x6dc>)
 8004090:	223e      	movs	r2, #62	; 0x3e
 8004092:	18ba      	adds	r2, r7, r2
 8004094:	2130      	movs	r1, #48	; 0x30
 8004096:	7812      	ldrb	r2, [r2, #0]
 8004098:	545a      	strb	r2, [r3, r1]
						break;
 800409a:	e03a      	b.n	8004112 <gc_execute_line+0x732>
          case 'X': word_bit = WORD_X; gc_block.values.xyz[X_AXIS] = value; axis_words |= (1<<X_AXIS); break;
 800409c:	234a      	movs	r3, #74	; 0x4a
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	220a      	movs	r2, #10
 80040a2:	701a      	strb	r2, [r3, #0]
 80040a4:	6a3a      	ldr	r2, [r7, #32]
 80040a6:	4b05      	ldr	r3, [pc, #20]	; (80040bc <gc_execute_line+0x6dc>)
 80040a8:	635a      	str	r2, [r3, #52]	; 0x34
 80040aa:	2352      	movs	r3, #82	; 0x52
 80040ac:	18fb      	adds	r3, r7, r3
 80040ae:	2252      	movs	r2, #82	; 0x52
 80040b0:	18ba      	adds	r2, r7, r2
 80040b2:	7812      	ldrb	r2, [r2, #0]
 80040b4:	2101      	movs	r1, #1
 80040b6:	430a      	orrs	r2, r1
 80040b8:	701a      	strb	r2, [r3, #0]
 80040ba:	e02a      	b.n	8004112 <gc_execute_line+0x732>
 80040bc:	200009a0 	.word	0x200009a0
 80040c0:	0800dbdc 	.word	0x0800dbdc
 80040c4:	0800dc58 	.word	0x0800dc58
 80040c8:	437f0000 	.word	0x437f0000
          case 'Y': word_bit = WORD_Y; gc_block.values.xyz[Y_AXIS] = value; axis_words |= (1<<Y_AXIS); break;
 80040cc:	234a      	movs	r3, #74	; 0x4a
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	220b      	movs	r2, #11
 80040d2:	701a      	strb	r2, [r3, #0]
 80040d4:	6a3a      	ldr	r2, [r7, #32]
 80040d6:	4bca      	ldr	r3, [pc, #808]	; (8004400 <gc_execute_line+0xa20>)
 80040d8:	639a      	str	r2, [r3, #56]	; 0x38
 80040da:	2352      	movs	r3, #82	; 0x52
 80040dc:	18fb      	adds	r3, r7, r3
 80040de:	2252      	movs	r2, #82	; 0x52
 80040e0:	18ba      	adds	r2, r7, r2
 80040e2:	7812      	ldrb	r2, [r2, #0]
 80040e4:	2102      	movs	r1, #2
 80040e6:	430a      	orrs	r2, r1
 80040e8:	701a      	strb	r2, [r3, #0]
 80040ea:	e012      	b.n	8004112 <gc_execute_line+0x732>
          case 'Z': word_bit = WORD_Z; gc_block.values.xyz[Z_AXIS] = value; axis_words |= (1<<Z_AXIS); break;
 80040ec:	234a      	movs	r3, #74	; 0x4a
 80040ee:	18fb      	adds	r3, r7, r3
 80040f0:	220c      	movs	r2, #12
 80040f2:	701a      	strb	r2, [r3, #0]
 80040f4:	6a3a      	ldr	r2, [r7, #32]
 80040f6:	4bc2      	ldr	r3, [pc, #776]	; (8004400 <gc_execute_line+0xa20>)
 80040f8:	63da      	str	r2, [r3, #60]	; 0x3c
 80040fa:	2352      	movs	r3, #82	; 0x52
 80040fc:	18fb      	adds	r3, r7, r3
 80040fe:	2252      	movs	r2, #82	; 0x52
 8004100:	18ba      	adds	r2, r7, r2
 8004102:	7812      	ldrb	r2, [r2, #0]
 8004104:	2104      	movs	r1, #4
 8004106:	430a      	orrs	r2, r1
 8004108:	701a      	strb	r2, [r3, #0]
 800410a:	e002      	b.n	8004112 <gc_execute_line+0x732>
          default: FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND);
 800410c:	2314      	movs	r3, #20
 800410e:	f001 f97b 	bl	8005408 <gc_execute_line+0x1a28>
        }

        // NOTE: Variable 'word_bit' is always assigned, if the non-command letter is valid.
        if (bit_istrue(value_words,bit(word_bit))) { FAIL(STATUS_GCODE_WORD_REPEATED); } // [Word repeated]
 8004112:	234c      	movs	r3, #76	; 0x4c
 8004114:	18fb      	adds	r3, r7, r3
 8004116:	881a      	ldrh	r2, [r3, #0]
 8004118:	234a      	movs	r3, #74	; 0x4a
 800411a:	18fb      	adds	r3, r7, r3
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	411a      	asrs	r2, r3
 8004120:	0013      	movs	r3, r2
 8004122:	2201      	movs	r2, #1
 8004124:	4013      	ands	r3, r2
 8004126:	d002      	beq.n	800412e <gc_execute_line+0x74e>
 8004128:	2319      	movs	r3, #25
 800412a:	f001 f96d 	bl	8005408 <gc_execute_line+0x1a28>
        // Check for invalid negative values for words F, N, P, T, and S.
        // NOTE: Negative value check is done here simply for code-efficiency.
        if ( bit(word_bit) & (bit(WORD_F)|bit(WORD_N)|bit(WORD_P)|bit(WORD_T)|bit(WORD_S)) ) {
 800412e:	234a      	movs	r3, #74	; 0x4a
 8004130:	18fb      	adds	r3, r7, r3
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	4ab3      	ldr	r2, [pc, #716]	; (8004404 <gc_execute_line+0xa24>)
 8004136:	411a      	asrs	r2, r3
 8004138:	0013      	movs	r3, r2
 800413a:	2201      	movs	r2, #1
 800413c:	4013      	ands	r3, r2
 800413e:	d009      	beq.n	8004154 <gc_execute_line+0x774>
          if (value < 0.0) { FAIL(STATUS_NEGATIVE_VALUE); } // [Word value cannot be negative]
 8004140:	6a3b      	ldr	r3, [r7, #32]
 8004142:	2100      	movs	r1, #0
 8004144:	1c18      	adds	r0, r3, #0
 8004146:	f7fc f8c5 	bl	80002d4 <__aeabi_fcmplt>
 800414a:	1e03      	subs	r3, r0, #0
 800414c:	d002      	beq.n	8004154 <gc_execute_line+0x774>
 800414e:	2304      	movs	r3, #4
 8004150:	f001 f95a 	bl	8005408 <gc_execute_line+0x1a28>
        }
        value_words |= bit(word_bit); // Flag to indicate parameter assigned.
 8004154:	234a      	movs	r3, #74	; 0x4a
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	2201      	movs	r2, #1
 800415c:	409a      	lsls	r2, r3
 800415e:	0013      	movs	r3, r2
 8004160:	b21a      	sxth	r2, r3
 8004162:	234c      	movs	r3, #76	; 0x4c
 8004164:	18fb      	adds	r3, r7, r3
 8004166:	2100      	movs	r1, #0
 8004168:	5e5b      	ldrsh	r3, [r3, r1]
 800416a:	4313      	orrs	r3, r2
 800416c:	b21a      	sxth	r2, r3
 800416e:	234c      	movs	r3, #76	; 0x4c
 8004170:	18fb      	adds	r3, r7, r3
 8004172:	801a      	strh	r2, [r3, #0]
 8004174:	2357      	movs	r3, #87	; 0x57
 8004176:	18fb      	adds	r3, r7, r3
 8004178:	2257      	movs	r2, #87	; 0x57
 800417a:	18ba      	adds	r2, r7, r2
 800417c:	7812      	ldrb	r2, [r2, #0]
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	234e      	movs	r3, #78	; 0x4e
 8004182:	18fb      	adds	r3, r7, r3
 8004184:	224e      	movs	r2, #78	; 0x4e
 8004186:	18ba      	adds	r2, r7, r2
 8004188:	8812      	ldrh	r2, [r2, #0]
 800418a:	801a      	strh	r2, [r3, #0]
  while (line[char_counter] != 0) { // Loop until no more g-code words in line.
 800418c:	2326      	movs	r3, #38	; 0x26
 800418e:	18fb      	adds	r3, r7, r3
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	001a      	movs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	189b      	adds	r3, r3, r2
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d000      	beq.n	80041a0 <gc_execute_line+0x7c0>
 800419e:	e479      	b.n	8003a94 <gc_execute_line+0xb4>

  // [0. Non-specific/common error-checks and miscellaneous setup]:

  // Determine implicit axis command conditions. Axis words have been passed, but no explicit axis
  // command has been sent. If so, set axis command to current motion mode.
  if (axis_words) {
 80041a0:	2352      	movs	r3, #82	; 0x52
 80041a2:	18fb      	adds	r3, r7, r3
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d008      	beq.n	80041bc <gc_execute_line+0x7dc>
    if (!axis_command) { axis_command = AXIS_COMMAND_MOTION_MODE; } // Assign implicit motion-mode
 80041aa:	2357      	movs	r3, #87	; 0x57
 80041ac:	18fb      	adds	r3, r7, r3
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d103      	bne.n	80041bc <gc_execute_line+0x7dc>
 80041b4:	2357      	movs	r3, #87	; 0x57
 80041b6:	18fb      	adds	r3, r7, r3
 80041b8:	2202      	movs	r2, #2
 80041ba:	701a      	strb	r2, [r3, #0]
  }

  // Check for valid line number N value.
  if (bit_istrue(value_words,bit(WORD_N))) {
 80041bc:	234c      	movs	r3, #76	; 0x4c
 80041be:	18fb      	adds	r3, r7, r3
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	2220      	movs	r2, #32
 80041c4:	4013      	ands	r3, r2
 80041c6:	d007      	beq.n	80041d8 <gc_execute_line+0x7f8>
    // Line number value cannot be less than zero (done) or greater than max line number.
    if (gc_block.values.n > MAX_LINE_NUMBER) { FAIL(STATUS_GCODE_INVALID_LINE_NUMBER); } // [Exceeds max line number]
 80041c8:	4b8d      	ldr	r3, [pc, #564]	; (8004400 <gc_execute_line+0xa20>)
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	4a8e      	ldr	r2, [pc, #568]	; (8004408 <gc_execute_line+0xa28>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	dd02      	ble.n	80041d8 <gc_execute_line+0x7f8>
 80041d2:	231b      	movs	r3, #27
 80041d4:	f001 f918 	bl	8005408 <gc_execute_line+0x1a28>
  // [1. Comments ]: MSG's NOT SUPPORTED. Comment handling performed by protocol.

  // [2. Set feed rate mode ]: G93 F word missing with G1,G2/3 active, implicitly or explicitly. Feed rate
  //   is not defined after switching to G94 from G93.
  // NOTE: For jogging, ignore prior feed rate mode. Enforce G94 and check for required F word.
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) {
 80041d8:	234b      	movs	r3, #75	; 0x4b
 80041da:	18fb      	adds	r3, r7, r3
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2201      	movs	r2, #1
 80041e0:	4013      	ands	r3, r2
 80041e2:	d017      	beq.n	8004214 <gc_execute_line+0x834>
    if (bit_isfalse(value_words,bit(WORD_F))) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); }
 80041e4:	234c      	movs	r3, #76	; 0x4c
 80041e6:	18fb      	adds	r3, r7, r3
 80041e8:	881b      	ldrh	r3, [r3, #0]
 80041ea:	2201      	movs	r2, #1
 80041ec:	4013      	ands	r3, r2
 80041ee:	d102      	bne.n	80041f6 <gc_execute_line+0x816>
 80041f0:	2316      	movs	r3, #22
 80041f2:	f001 f909 	bl	8005408 <gc_execute_line+0x1a28>
    if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.f *= MM_PER_INCH; }
 80041f6:	4b82      	ldr	r3, [pc, #520]	; (8004400 <gc_execute_line+0xa20>)
 80041f8:	78db      	ldrb	r3, [r3, #3]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d141      	bne.n	8004282 <gc_execute_line+0x8a2>
 80041fe:	4b80      	ldr	r3, [pc, #512]	; (8004400 <gc_execute_line+0xa20>)
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	4982      	ldr	r1, [pc, #520]	; (800440c <gc_execute_line+0xa2c>)
 8004204:	1c18      	adds	r0, r3, #0
 8004206:	f7fc fc45 	bl	8000a94 <__aeabi_fmul>
 800420a:	1c03      	adds	r3, r0, #0
 800420c:	1c1a      	adds	r2, r3, #0
 800420e:	4b7c      	ldr	r3, [pc, #496]	; (8004400 <gc_execute_line+0xa20>)
 8004210:	60da      	str	r2, [r3, #12]
 8004212:	e036      	b.n	8004282 <gc_execute_line+0x8a2>
  } else {
    if (gc_block.modal.feed_rate == FEED_RATE_MODE_INVERSE_TIME) { // = G93
 8004214:	4b7a      	ldr	r3, [pc, #488]	; (8004400 <gc_execute_line+0xa20>)
 8004216:	789b      	ldrb	r3, [r3, #2]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d115      	bne.n	8004248 <gc_execute_line+0x868>
      // NOTE: G38 can also operate in inverse time, but is undefined as an error. Missing F word check added here.
      if (axis_command == AXIS_COMMAND_MOTION_MODE) {
 800421c:	2357      	movs	r3, #87	; 0x57
 800421e:	18fb      	adds	r3, r7, r3
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	2b02      	cmp	r3, #2
 8004224:	d12d      	bne.n	8004282 <gc_execute_line+0x8a2>
				if ((gc_block.modal.motion != MOTION_MODE_NONE) && (gc_block.modal.motion != MOTION_MODE_SEEK)) {
 8004226:	4b76      	ldr	r3, [pc, #472]	; (8004400 <gc_execute_line+0xa20>)
 8004228:	785b      	ldrb	r3, [r3, #1]
 800422a:	2b50      	cmp	r3, #80	; 0x50
 800422c:	d029      	beq.n	8004282 <gc_execute_line+0x8a2>
 800422e:	4b74      	ldr	r3, [pc, #464]	; (8004400 <gc_execute_line+0xa20>)
 8004230:	785b      	ldrb	r3, [r3, #1]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d025      	beq.n	8004282 <gc_execute_line+0x8a2>
					if (bit_isfalse(value_words,bit(WORD_F))) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); } // [F word missing]
 8004236:	234c      	movs	r3, #76	; 0x4c
 8004238:	18fb      	adds	r3, r7, r3
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	2201      	movs	r2, #1
 800423e:	4013      	ands	r3, r2
 8004240:	d11f      	bne.n	8004282 <gc_execute_line+0x8a2>
 8004242:	2316      	movs	r3, #22
 8004244:	f001 f8e0 	bl	8005408 <gc_execute_line+0x1a28>
      // value in the block. If no F word is passed with a motion command that requires a feed rate, this will error
      // out in the motion modes error-checking. However, if no F word is passed with NO motion command that requires
      // a feed rate, we simply move on and the state feed rate value gets updated to zero and remains undefined.
    } else { // = G94
      // - In units per mm mode: If F word passed, ensure value is in mm/min, otherwise push last state value.
      if (gc_state.modal.feed_rate == FEED_RATE_MODE_UNITS_PER_MIN) { // Last state is also G94
 8004248:	4b71      	ldr	r3, [pc, #452]	; (8004410 <gc_execute_line+0xa30>)
 800424a:	785b      	ldrb	r3, [r3, #1]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d118      	bne.n	8004282 <gc_execute_line+0x8a2>
        if (bit_istrue(value_words,bit(WORD_F))) {
 8004250:	234c      	movs	r3, #76	; 0x4c
 8004252:	18fb      	adds	r3, r7, r3
 8004254:	881b      	ldrh	r3, [r3, #0]
 8004256:	2201      	movs	r2, #1
 8004258:	4013      	ands	r3, r2
 800425a:	d00e      	beq.n	800427a <gc_execute_line+0x89a>
          if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.f *= MM_PER_INCH; }
 800425c:	4b68      	ldr	r3, [pc, #416]	; (8004400 <gc_execute_line+0xa20>)
 800425e:	78db      	ldrb	r3, [r3, #3]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d10e      	bne.n	8004282 <gc_execute_line+0x8a2>
 8004264:	4b66      	ldr	r3, [pc, #408]	; (8004400 <gc_execute_line+0xa20>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	4968      	ldr	r1, [pc, #416]	; (800440c <gc_execute_line+0xa2c>)
 800426a:	1c18      	adds	r0, r3, #0
 800426c:	f7fc fc12 	bl	8000a94 <__aeabi_fmul>
 8004270:	1c03      	adds	r3, r0, #0
 8004272:	1c1a      	adds	r2, r3, #0
 8004274:	4b62      	ldr	r3, [pc, #392]	; (8004400 <gc_execute_line+0xa20>)
 8004276:	60da      	str	r2, [r3, #12]
 8004278:	e003      	b.n	8004282 <gc_execute_line+0x8a2>
        } else {
          gc_block.values.f = gc_state.feed_rate; // Push last state feed rate
 800427a:	4b65      	ldr	r3, [pc, #404]	; (8004410 <gc_execute_line+0xa30>)
 800427c:	691a      	ldr	r2, [r3, #16]
 800427e:	4b60      	ldr	r3, [pc, #384]	; (8004400 <gc_execute_line+0xa20>)
 8004280:	60da      	str	r2, [r3, #12]
    }
  }
  // bit_false(value_words,bit(WORD_F)); // NOTE: Single-meaning value word. Set at end of error-checking.

  // [4. Set spindle speed ]: S is negative (done.)
  if (bit_isfalse(value_words,bit(WORD_S))) { gc_block.values.s = gc_state.spindle_speed; }
 8004282:	234c      	movs	r3, #76	; 0x4c
 8004284:	18fb      	adds	r3, r7, r3
 8004286:	881a      	ldrh	r2, [r3, #0]
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	4013      	ands	r3, r2
 800428e:	d103      	bne.n	8004298 <gc_execute_line+0x8b8>
 8004290:	4b5f      	ldr	r3, [pc, #380]	; (8004410 <gc_execute_line+0xa30>)
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	4b5a      	ldr	r3, [pc, #360]	; (8004400 <gc_execute_line+0xa20>)
 8004296:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	#endif

  // [10. Dwell ]: P value missing. P is negative (done.) NOTE: See below.
  if (gc_block.non_modal_command == NON_MODAL_DWELL) {
 8004298:	4b59      	ldr	r3, [pc, #356]	; (8004400 <gc_execute_line+0xa20>)
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	2b04      	cmp	r3, #4
 800429e:	d110      	bne.n	80042c2 <gc_execute_line+0x8e2>
    if (bit_isfalse(value_words,bit(WORD_P))) { FAIL(STATUS_GCODE_VALUE_WORD_MISSING); } // [P word missing]
 80042a0:	234c      	movs	r3, #76	; 0x4c
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	881b      	ldrh	r3, [r3, #0]
 80042a6:	2240      	movs	r2, #64	; 0x40
 80042a8:	4013      	ands	r3, r2
 80042aa:	d102      	bne.n	80042b2 <gc_execute_line+0x8d2>
 80042ac:	231c      	movs	r3, #28
 80042ae:	f001 f8ab 	bl	8005408 <gc_execute_line+0x1a28>
    bit_false(value_words,bit(WORD_P));
 80042b2:	234c      	movs	r3, #76	; 0x4c
 80042b4:	18fb      	adds	r3, r7, r3
 80042b6:	224c      	movs	r2, #76	; 0x4c
 80042b8:	18ba      	adds	r2, r7, r2
 80042ba:	8812      	ldrh	r2, [r2, #0]
 80042bc:	2140      	movs	r1, #64	; 0x40
 80042be:	438a      	bics	r2, r1
 80042c0:	801a      	strh	r2, [r3, #0]
  }

  // [11. Set active plane ]: N/A
  switch (gc_block.modal.plane_select) {
 80042c2:	4b4f      	ldr	r3, [pc, #316]	; (8004400 <gc_execute_line+0xa20>)
 80042c4:	795b      	ldrb	r3, [r3, #5]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <gc_execute_line+0x8f0>
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d00d      	beq.n	80042ea <gc_execute_line+0x90a>
 80042ce:	e019      	b.n	8004304 <gc_execute_line+0x924>
    case PLANE_SELECT_XY:
      axis_0 = X_AXIS;
 80042d0:	2356      	movs	r3, #86	; 0x56
 80042d2:	18fb      	adds	r3, r7, r3
 80042d4:	2200      	movs	r2, #0
 80042d6:	701a      	strb	r2, [r3, #0]
      axis_1 = Y_AXIS;
 80042d8:	2355      	movs	r3, #85	; 0x55
 80042da:	18fb      	adds	r3, r7, r3
 80042dc:	2201      	movs	r2, #1
 80042de:	701a      	strb	r2, [r3, #0]
      axis_linear = Z_AXIS;
 80042e0:	2354      	movs	r3, #84	; 0x54
 80042e2:	18fb      	adds	r3, r7, r3
 80042e4:	2202      	movs	r2, #2
 80042e6:	701a      	strb	r2, [r3, #0]
      break;
 80042e8:	e018      	b.n	800431c <gc_execute_line+0x93c>
    case PLANE_SELECT_ZX:
      axis_0 = Z_AXIS;
 80042ea:	2356      	movs	r3, #86	; 0x56
 80042ec:	18fb      	adds	r3, r7, r3
 80042ee:	2202      	movs	r2, #2
 80042f0:	701a      	strb	r2, [r3, #0]
      axis_1 = X_AXIS;
 80042f2:	2355      	movs	r3, #85	; 0x55
 80042f4:	18fb      	adds	r3, r7, r3
 80042f6:	2200      	movs	r2, #0
 80042f8:	701a      	strb	r2, [r3, #0]
      axis_linear = Y_AXIS;
 80042fa:	2354      	movs	r3, #84	; 0x54
 80042fc:	18fb      	adds	r3, r7, r3
 80042fe:	2201      	movs	r2, #1
 8004300:	701a      	strb	r2, [r3, #0]
      break;
 8004302:	e00b      	b.n	800431c <gc_execute_line+0x93c>
    default: // case PLANE_SELECT_YZ:
      axis_0 = Y_AXIS;
 8004304:	2356      	movs	r3, #86	; 0x56
 8004306:	18fb      	adds	r3, r7, r3
 8004308:	2201      	movs	r2, #1
 800430a:	701a      	strb	r2, [r3, #0]
      axis_1 = Z_AXIS;
 800430c:	2355      	movs	r3, #85	; 0x55
 800430e:	18fb      	adds	r3, r7, r3
 8004310:	2202      	movs	r2, #2
 8004312:	701a      	strb	r2, [r3, #0]
      axis_linear = X_AXIS;
 8004314:	2354      	movs	r3, #84	; 0x54
 8004316:	18fb      	adds	r3, r7, r3
 8004318:	2200      	movs	r2, #0
 800431a:	701a      	strb	r2, [r3, #0]
  }

  // [12. Set length units ]: N/A
  // Pre-convert XYZ coordinate values to millimeters, if applicable.
  uint8_t idx;
  if (gc_block.modal.units == UNITS_MODE_INCHES) {
 800431c:	4b38      	ldr	r3, [pc, #224]	; (8004400 <gc_execute_line+0xa20>)
 800431e:	78db      	ldrb	r3, [r3, #3]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d134      	bne.n	800438e <gc_execute_line+0x9ae>
    for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8004324:	2347      	movs	r3, #71	; 0x47
 8004326:	18fb      	adds	r3, r7, r3
 8004328:	2200      	movs	r2, #0
 800432a:	701a      	strb	r2, [r3, #0]
 800432c:	e02a      	b.n	8004384 <gc_execute_line+0x9a4>
      if (bit_istrue(axis_words,bit(idx)) ) {
 800432e:	2352      	movs	r3, #82	; 0x52
 8004330:	18fb      	adds	r3, r7, r3
 8004332:	781a      	ldrb	r2, [r3, #0]
 8004334:	2347      	movs	r3, #71	; 0x47
 8004336:	18fb      	adds	r3, r7, r3
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	411a      	asrs	r2, r3
 800433c:	0013      	movs	r3, r2
 800433e:	2201      	movs	r2, #1
 8004340:	4013      	ands	r3, r2
 8004342:	d018      	beq.n	8004376 <gc_execute_line+0x996>
        gc_block.values.xyz[idx] *= MM_PER_INCH;
 8004344:	2347      	movs	r3, #71	; 0x47
 8004346:	18fb      	adds	r3, r7, r3
 8004348:	781c      	ldrb	r4, [r3, #0]
 800434a:	2347      	movs	r3, #71	; 0x47
 800434c:	18fb      	adds	r3, r7, r3
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	4a2b      	ldr	r2, [pc, #172]	; (8004400 <gc_execute_line+0xa20>)
 8004352:	330c      	adds	r3, #12
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	18d3      	adds	r3, r2, r3
 8004358:	3304      	adds	r3, #4
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	492b      	ldr	r1, [pc, #172]	; (800440c <gc_execute_line+0xa2c>)
 800435e:	1c18      	adds	r0, r3, #0
 8004360:	f7fc fb98 	bl	8000a94 <__aeabi_fmul>
 8004364:	1c03      	adds	r3, r0, #0
 8004366:	1c19      	adds	r1, r3, #0
 8004368:	4a25      	ldr	r2, [pc, #148]	; (8004400 <gc_execute_line+0xa20>)
 800436a:	0023      	movs	r3, r4
 800436c:	330c      	adds	r3, #12
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	18d3      	adds	r3, r2, r3
 8004372:	3304      	adds	r3, #4
 8004374:	6019      	str	r1, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8004376:	2347      	movs	r3, #71	; 0x47
 8004378:	18fb      	adds	r3, r7, r3
 800437a:	781a      	ldrb	r2, [r3, #0]
 800437c:	2347      	movs	r3, #71	; 0x47
 800437e:	18fb      	adds	r3, r7, r3
 8004380:	3201      	adds	r2, #1
 8004382:	701a      	strb	r2, [r3, #0]
 8004384:	2347      	movs	r3, #71	; 0x47
 8004386:	18fb      	adds	r3, r7, r3
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d9cf      	bls.n	800432e <gc_execute_line+0x94e>
  // [14. Cutter length compensation ]: G43 NOT SUPPORTED, but G43.1 and G49 are.
  // [G43.1 Errors]: Motion command in same line.
  //   NOTE: Although not explicitly stated so, G43.1 should be applied to only one valid
  //   axis that is configured (in config.h). There should be an error if the configured axis
  //   is absent or if any of the other axis words are present.
  if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // Indicates called in block.
 800438e:	2357      	movs	r3, #87	; 0x57
 8004390:	18fb      	adds	r3, r7, r3
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d10b      	bne.n	80043b0 <gc_execute_line+0x9d0>
    if (gc_block.modal.tool_length == TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC) {
 8004398:	4b19      	ldr	r3, [pc, #100]	; (8004400 <gc_execute_line+0xa20>)
 800439a:	799b      	ldrb	r3, [r3, #6]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d107      	bne.n	80043b0 <gc_execute_line+0x9d0>
      if (axis_words ^ (1<<TOOL_LENGTH_OFFSET_AXIS)) { FAIL(STATUS_GCODE_G43_DYNAMIC_AXIS_ERROR); }
 80043a0:	2352      	movs	r3, #82	; 0x52
 80043a2:	18fb      	adds	r3, r7, r3
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d002      	beq.n	80043b0 <gc_execute_line+0x9d0>
 80043aa:	2325      	movs	r3, #37	; 0x25
 80043ac:	f001 f82c 	bl	8005408 <gc_execute_line+0x1a28>
  // TODO: An EEPROM read of the coordinate data may require a buffer sync when the cycle
  // is active. The read pauses the processor temporarily and may cause a rare crash. For
  // future versions on processors with enough memory, all coordinate data should be stored
  // in memory and written to EEPROM only when there is not a cycle active.
  float block_coord_system[N_AXIS];
  memcpy(block_coord_system,gc_state.coord_system,sizeof(gc_state.coord_system));
 80043b0:	2314      	movs	r3, #20
 80043b2:	18fa      	adds	r2, r7, r3
 80043b4:	4b16      	ldr	r3, [pc, #88]	; (8004410 <gc_execute_line+0xa30>)
 80043b6:	3328      	adds	r3, #40	; 0x28
 80043b8:	cb13      	ldmia	r3!, {r0, r1, r4}
 80043ba:	c213      	stmia	r2!, {r0, r1, r4}
  if ( bit_istrue(command_words,bit(MODAL_GROUP_G12)) ) { // Check if called in block
 80043bc:	234e      	movs	r3, #78	; 0x4e
 80043be:	18fb      	adds	r3, r7, r3
 80043c0:	881a      	ldrh	r2, [r3, #0]
 80043c2:	2380      	movs	r3, #128	; 0x80
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4013      	ands	r3, r2
 80043c8:	d024      	beq.n	8004414 <gc_execute_line+0xa34>
    if (gc_block.modal.coord_select > N_COORDINATE_SYSTEM) { FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS); } // [Greater than N sys]
 80043ca:	4b0d      	ldr	r3, [pc, #52]	; (8004400 <gc_execute_line+0xa20>)
 80043cc:	79db      	ldrb	r3, [r3, #7]
 80043ce:	2b06      	cmp	r3, #6
 80043d0:	d902      	bls.n	80043d8 <gc_execute_line+0x9f8>
 80043d2:	231d      	movs	r3, #29
 80043d4:	f001 f818 	bl	8005408 <gc_execute_line+0x1a28>
    if (gc_state.modal.coord_select != gc_block.modal.coord_select) {
 80043d8:	4b0d      	ldr	r3, [pc, #52]	; (8004410 <gc_execute_line+0xa30>)
 80043da:	799a      	ldrb	r2, [r3, #6]
 80043dc:	4b08      	ldr	r3, [pc, #32]	; (8004400 <gc_execute_line+0xa20>)
 80043de:	79db      	ldrb	r3, [r3, #7]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d017      	beq.n	8004414 <gc_execute_line+0xa34>
      if (!(settings_read_coord_data(gc_block.modal.coord_select,block_coord_system))) { FAIL(STATUS_SETTING_READ_FAIL); }
 80043e4:	4b06      	ldr	r3, [pc, #24]	; (8004400 <gc_execute_line+0xa20>)
 80043e6:	79db      	ldrb	r3, [r3, #7]
 80043e8:	2214      	movs	r2, #20
 80043ea:	18ba      	adds	r2, r7, r2
 80043ec:	0011      	movs	r1, r2
 80043ee:	0018      	movs	r0, r3
 80043f0:	f005 fa20 	bl	8009834 <settings_read_coord_data>
 80043f4:	1e03      	subs	r3, r0, #0
 80043f6:	d10d      	bne.n	8004414 <gc_execute_line+0xa34>
 80043f8:	2307      	movs	r3, #7
 80043fa:	f001 f805 	bl	8005408 <gc_execute_line+0x1a28>
 80043fe:	46c0      	nop			; (mov r8, r8)
 8004400:	200009a0 	.word	0x200009a0
 8004404:	00000361 	.word	0x00000361
 8004408:	00989680 	.word	0x00989680
 800440c:	41cb3333 	.word	0x41cb3333
 8004410:	2000095c 	.word	0x2000095c
  // [19. Remaining non-modal actions ]: Check go to predefined position, set G10, or set axis offsets.
  // NOTE: We need to separate the non-modal commands that are axis word-using (G10/G28/G30/G92), as these
  // commands all treat axis words differently. G10 as absolute offsets or computes current position as
  // the axis value, G92 similarly to G10 L20, and G28/30 as an intermediate target position that observes
  // all the current coordinate system and G92 offsets.
  switch (gc_block.non_modal_command) {
 8004414:	4bd3      	ldr	r3, [pc, #844]	; (8004764 <gc_execute_line+0xd84>)
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	2b0a      	cmp	r3, #10
 800441a:	d003      	beq.n	8004424 <gc_execute_line+0xa44>
 800441c:	2b5c      	cmp	r3, #92	; 0x5c
 800441e:	d100      	bne.n	8004422 <gc_execute_line+0xa42>
 8004420:	e0ea      	b.n	80045f8 <gc_execute_line+0xc18>
 8004422:	e16f      	b.n	8004704 <gc_execute_line+0xd24>
    case NON_MODAL_SET_COORDINATE_DATA:
      // [G10 Errors]: L missing and is not 2 or 20. P word missing. (Negative P value done.)
      // [G10 L2 Errors]: R word NOT SUPPORTED. P value not 0 to nCoordSys(max 9). Axis words missing.
      // [G10 L20 Errors]: P must be 0 to nCoordSys(max 9). Axis words missing.
      if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS) }; // [No axis words]
 8004424:	2352      	movs	r3, #82	; 0x52
 8004426:	18fb      	adds	r3, r7, r3
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d102      	bne.n	8004434 <gc_execute_line+0xa54>
 800442e:	231a      	movs	r3, #26
 8004430:	f000 ffea 	bl	8005408 <gc_execute_line+0x1a28>
      if (bit_isfalse(value_words,((1<<WORD_P)|(1<<WORD_L)))) { FAIL(STATUS_GCODE_VALUE_WORD_MISSING); } // [P/L word missing]
 8004434:	234c      	movs	r3, #76	; 0x4c
 8004436:	18fb      	adds	r3, r7, r3
 8004438:	881b      	ldrh	r3, [r3, #0]
 800443a:	2250      	movs	r2, #80	; 0x50
 800443c:	4013      	ands	r3, r2
 800443e:	d102      	bne.n	8004446 <gc_execute_line+0xa66>
 8004440:	231c      	movs	r3, #28
 8004442:	f000 ffe1 	bl	8005408 <gc_execute_line+0x1a28>
      coord_select = trunc(gc_block.values.p); // Convert p value to int.
 8004446:	4bc7      	ldr	r3, [pc, #796]	; (8004764 <gc_execute_line+0xd84>)
 8004448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444a:	1c18      	adds	r0, r3, #0
 800444c:	f7fe f93a 	bl	80026c4 <__aeabi_f2d>
 8004450:	0003      	movs	r3, r0
 8004452:	000c      	movs	r4, r1
 8004454:	0018      	movs	r0, r3
 8004456:	0021      	movs	r1, r4
 8004458:	f008 f848 	bl	800c4ec <trunc>
 800445c:	0002      	movs	r2, r0
 800445e:	000b      	movs	r3, r1
 8004460:	2153      	movs	r1, #83	; 0x53
 8004462:	187c      	adds	r4, r7, r1
 8004464:	0010      	movs	r0, r2
 8004466:	0019      	movs	r1, r3
 8004468:	f7fb ff74 	bl	8000354 <__aeabi_d2uiz>
 800446c:	0003      	movs	r3, r0
 800446e:	7023      	strb	r3, [r4, #0]
      if (coord_select > N_COORDINATE_SYSTEM) { FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS); } // [Greater than N sys]
 8004470:	2353      	movs	r3, #83	; 0x53
 8004472:	18fb      	adds	r3, r7, r3
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	2b06      	cmp	r3, #6
 8004478:	d902      	bls.n	8004480 <gc_execute_line+0xaa0>
 800447a:	231d      	movs	r3, #29
 800447c:	f000 ffc4 	bl	8005408 <gc_execute_line+0x1a28>
      if (gc_block.values.l != 20) {
 8004480:	4bb8      	ldr	r3, [pc, #736]	; (8004764 <gc_execute_line+0xd84>)
 8004482:	7f1b      	ldrb	r3, [r3, #28]
 8004484:	2b14      	cmp	r3, #20
 8004486:	d00f      	beq.n	80044a8 <gc_execute_line+0xac8>
        if (gc_block.values.l == 2) {
 8004488:	4bb6      	ldr	r3, [pc, #728]	; (8004764 <gc_execute_line+0xd84>)
 800448a:	7f1b      	ldrb	r3, [r3, #28]
 800448c:	2b02      	cmp	r3, #2
 800448e:	d108      	bne.n	80044a2 <gc_execute_line+0xac2>
          if (bit_istrue(value_words,bit(WORD_R))) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G10 L2 R not supported]
 8004490:	234c      	movs	r3, #76	; 0x4c
 8004492:	18fb      	adds	r3, r7, r3
 8004494:	881b      	ldrh	r3, [r3, #0]
 8004496:	2280      	movs	r2, #128	; 0x80
 8004498:	4013      	ands	r3, r2
 800449a:	d005      	beq.n	80044a8 <gc_execute_line+0xac8>
 800449c:	2314      	movs	r3, #20
 800449e:	f000 ffb3 	bl	8005408 <gc_execute_line+0x1a28>
        } else { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [Unsupported L]
 80044a2:	2314      	movs	r3, #20
 80044a4:	f000 ffb0 	bl	8005408 <gc_execute_line+0x1a28>
      }
      bit_false(value_words,(bit(WORD_L)|bit(WORD_P)));
 80044a8:	234c      	movs	r3, #76	; 0x4c
 80044aa:	18fb      	adds	r3, r7, r3
 80044ac:	224c      	movs	r2, #76	; 0x4c
 80044ae:	18ba      	adds	r2, r7, r2
 80044b0:	8812      	ldrh	r2, [r2, #0]
 80044b2:	2150      	movs	r1, #80	; 0x50
 80044b4:	438a      	bics	r2, r1
 80044b6:	801a      	strh	r2, [r3, #0]

      // Determine coordinate system to change and try to load from EEPROM.
      if (coord_select > 0) { coord_select--; } // Adjust P1-P6 index to EEPROM coordinate data indexing.
 80044b8:	2353      	movs	r3, #83	; 0x53
 80044ba:	18fb      	adds	r3, r7, r3
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d007      	beq.n	80044d2 <gc_execute_line+0xaf2>
 80044c2:	2353      	movs	r3, #83	; 0x53
 80044c4:	18fb      	adds	r3, r7, r3
 80044c6:	781a      	ldrb	r2, [r3, #0]
 80044c8:	2353      	movs	r3, #83	; 0x53
 80044ca:	18fb      	adds	r3, r7, r3
 80044cc:	3a01      	subs	r2, #1
 80044ce:	701a      	strb	r2, [r3, #0]
 80044d0:	e004      	b.n	80044dc <gc_execute_line+0xafc>
      else { coord_select = gc_block.modal.coord_select; } // Index P0 as the active coordinate system
 80044d2:	2353      	movs	r3, #83	; 0x53
 80044d4:	18fb      	adds	r3, r7, r3
 80044d6:	4aa3      	ldr	r2, [pc, #652]	; (8004764 <gc_execute_line+0xd84>)
 80044d8:	79d2      	ldrb	r2, [r2, #7]
 80044da:	701a      	strb	r2, [r3, #0]
      
      // NOTE: Store parameter data in IJK values. By rule, they are not in use with this command.
      if (!settings_read_coord_data(coord_select,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); } // [EEPROM read fail]
 80044dc:	4aa2      	ldr	r2, [pc, #648]	; (8004768 <gc_execute_line+0xd88>)
 80044de:	2353      	movs	r3, #83	; 0x53
 80044e0:	18fb      	adds	r3, r7, r3
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	0011      	movs	r1, r2
 80044e6:	0018      	movs	r0, r3
 80044e8:	f005 f9a4 	bl	8009834 <settings_read_coord_data>
 80044ec:	1e03      	subs	r3, r0, #0
 80044ee:	d102      	bne.n	80044f6 <gc_execute_line+0xb16>
 80044f0:	2307      	movs	r3, #7
 80044f2:	f000 ff89 	bl	8005408 <gc_execute_line+0x1a28>

      // Pre-calculate the coordinate data changes.
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 80044f6:	2347      	movs	r3, #71	; 0x47
 80044f8:	18fb      	adds	r3, r7, r3
 80044fa:	2200      	movs	r2, #0
 80044fc:	701a      	strb	r2, [r3, #0]
 80044fe:	e075      	b.n	80045ec <gc_execute_line+0xc0c>
        // Update axes defined only in block. Always in machine coordinates. Can change non-active system.
        if (bit_istrue(axis_words,bit(idx)) ) {
 8004500:	2352      	movs	r3, #82	; 0x52
 8004502:	18fb      	adds	r3, r7, r3
 8004504:	781a      	ldrb	r2, [r3, #0]
 8004506:	2347      	movs	r3, #71	; 0x47
 8004508:	18fb      	adds	r3, r7, r3
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	411a      	asrs	r2, r3
 800450e:	0013      	movs	r3, r2
 8004510:	2201      	movs	r2, #1
 8004512:	4013      	ands	r3, r2
 8004514:	d063      	beq.n	80045de <gc_execute_line+0xbfe>
          if (gc_block.values.l == 20) {
 8004516:	4b93      	ldr	r3, [pc, #588]	; (8004764 <gc_execute_line+0xd84>)
 8004518:	7f1b      	ldrb	r3, [r3, #28]
 800451a:	2b14      	cmp	r3, #20
 800451c:	d14d      	bne.n	80045ba <gc_execute_line+0xbda>
            // L20: Update coordinate system axis at current position (with modifiers) with programmed value
            // WPos = MPos - WCS - G92 - TLO  ->  WCS = MPos - G92 - TLO - WPos
            gc_block.values.ijk[idx] = gc_state.position[idx]-gc_state.coord_offset[idx]-gc_block.values.xyz[idx];
 800451e:	2347      	movs	r3, #71	; 0x47
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	781c      	ldrb	r4, [r3, #0]
 8004524:	2347      	movs	r3, #71	; 0x47
 8004526:	18fb      	adds	r3, r7, r3
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	4a90      	ldr	r2, [pc, #576]	; (800476c <gc_execute_line+0xd8c>)
 800452c:	3306      	adds	r3, #6
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	18d3      	adds	r3, r2, r3
 8004532:	3304      	adds	r3, #4
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	2347      	movs	r3, #71	; 0x47
 8004538:	18fb      	adds	r3, r7, r3
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	4a8b      	ldr	r2, [pc, #556]	; (800476c <gc_execute_line+0xd8c>)
 800453e:	330c      	adds	r3, #12
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	18d3      	adds	r3, r2, r3
 8004544:	3304      	adds	r3, #4
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	1c19      	adds	r1, r3, #0
 800454a:	f7fc fbc3 	bl	8000cd4 <__aeabi_fsub>
 800454e:	1c03      	adds	r3, r0, #0
 8004550:	1c18      	adds	r0, r3, #0
 8004552:	2347      	movs	r3, #71	; 0x47
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	4a82      	ldr	r2, [pc, #520]	; (8004764 <gc_execute_line+0xd84>)
 800455a:	330c      	adds	r3, #12
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	18d3      	adds	r3, r2, r3
 8004560:	3304      	adds	r3, #4
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	1c19      	adds	r1, r3, #0
 8004566:	f7fc fbb5 	bl	8000cd4 <__aeabi_fsub>
 800456a:	1c03      	adds	r3, r0, #0
 800456c:	1c19      	adds	r1, r3, #0
 800456e:	4a7d      	ldr	r2, [pc, #500]	; (8004764 <gc_execute_line+0xd84>)
 8004570:	1ca3      	adds	r3, r4, #2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	18d3      	adds	r3, r2, r3
 8004576:	3308      	adds	r3, #8
 8004578:	6019      	str	r1, [r3, #0]
            if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.ijk[idx] -= gc_state.tool_length_offset; }
 800457a:	2347      	movs	r3, #71	; 0x47
 800457c:	18fb      	adds	r3, r7, r3
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	2b02      	cmp	r3, #2
 8004582:	d12c      	bne.n	80045de <gc_execute_line+0xbfe>
 8004584:	2347      	movs	r3, #71	; 0x47
 8004586:	18fb      	adds	r3, r7, r3
 8004588:	781c      	ldrb	r4, [r3, #0]
 800458a:	2347      	movs	r3, #71	; 0x47
 800458c:	18fb      	adds	r3, r7, r3
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	4a74      	ldr	r2, [pc, #464]	; (8004764 <gc_execute_line+0xd84>)
 8004592:	3302      	adds	r3, #2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	18d3      	adds	r3, r2, r3
 8004598:	3308      	adds	r3, #8
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	4b73      	ldr	r3, [pc, #460]	; (800476c <gc_execute_line+0xd8c>)
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	1c19      	adds	r1, r3, #0
 80045a2:	1c10      	adds	r0, r2, #0
 80045a4:	f7fc fb96 	bl	8000cd4 <__aeabi_fsub>
 80045a8:	1c03      	adds	r3, r0, #0
 80045aa:	1c19      	adds	r1, r3, #0
 80045ac:	4a6d      	ldr	r2, [pc, #436]	; (8004764 <gc_execute_line+0xd84>)
 80045ae:	1ca3      	adds	r3, r4, #2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	18d3      	adds	r3, r2, r3
 80045b4:	3308      	adds	r3, #8
 80045b6:	6019      	str	r1, [r3, #0]
 80045b8:	e011      	b.n	80045de <gc_execute_line+0xbfe>
          } else {
            // L2: Update coordinate system axis to programmed value.
            gc_block.values.ijk[idx] = gc_block.values.xyz[idx];
 80045ba:	2347      	movs	r3, #71	; 0x47
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	7818      	ldrb	r0, [r3, #0]
 80045c0:	2347      	movs	r3, #71	; 0x47
 80045c2:	18fb      	adds	r3, r7, r3
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	4a67      	ldr	r2, [pc, #412]	; (8004764 <gc_execute_line+0xd84>)
 80045c8:	330c      	adds	r3, #12
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	18d3      	adds	r3, r2, r3
 80045ce:	3304      	adds	r3, #4
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	4964      	ldr	r1, [pc, #400]	; (8004764 <gc_execute_line+0xd84>)
 80045d4:	1c83      	adds	r3, r0, #2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	18cb      	adds	r3, r1, r3
 80045da:	3308      	adds	r3, #8
 80045dc:	601a      	str	r2, [r3, #0]
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 80045de:	2347      	movs	r3, #71	; 0x47
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	781a      	ldrb	r2, [r3, #0]
 80045e4:	2347      	movs	r3, #71	; 0x47
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	3201      	adds	r2, #1
 80045ea:	701a      	strb	r2, [r3, #0]
 80045ec:	2347      	movs	r3, #71	; 0x47
 80045ee:	18fb      	adds	r3, r7, r3
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d984      	bls.n	8004500 <gc_execute_line+0xb20>
          }
        } // Else, keep current stored value.
      }
      break;
 80045f6:	e1ac      	b.n	8004952 <gc_execute_line+0xf72>
    case NON_MODAL_SET_COORDINATE_OFFSET:
      // [G92 Errors]: No axis words.
      if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 80045f8:	2352      	movs	r3, #82	; 0x52
 80045fa:	18fb      	adds	r3, r7, r3
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d102      	bne.n	8004608 <gc_execute_line+0xc28>
 8004602:	231a      	movs	r3, #26
 8004604:	f000 ff00 	bl	8005408 <gc_execute_line+0x1a28>

      // Update axes defined only in block. Offsets current system to defined value. Does not update when
      // active coordinate system is selected, but is still active unless G92.1 disables it.
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8004608:	2347      	movs	r3, #71	; 0x47
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	2200      	movs	r2, #0
 800460e:	701a      	strb	r2, [r3, #0]
 8004610:	e072      	b.n	80046f8 <gc_execute_line+0xd18>
        if (bit_istrue(axis_words,bit(idx)) ) {
 8004612:	2352      	movs	r3, #82	; 0x52
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	781a      	ldrb	r2, [r3, #0]
 8004618:	2347      	movs	r3, #71	; 0x47
 800461a:	18fb      	adds	r3, r7, r3
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	411a      	asrs	r2, r3
 8004620:	0013      	movs	r3, r2
 8004622:	2201      	movs	r2, #1
 8004624:	4013      	ands	r3, r2
 8004626:	d04d      	beq.n	80046c4 <gc_execute_line+0xce4>
          // WPos = MPos - WCS - G92 - TLO  ->  G92 = MPos - WCS - TLO - WPos
          gc_block.values.xyz[idx] = gc_state.position[idx]-block_coord_system[idx]-gc_block.values.xyz[idx];
 8004628:	2347      	movs	r3, #71	; 0x47
 800462a:	18fb      	adds	r3, r7, r3
 800462c:	781c      	ldrb	r4, [r3, #0]
 800462e:	2347      	movs	r3, #71	; 0x47
 8004630:	18fb      	adds	r3, r7, r3
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	4a4d      	ldr	r2, [pc, #308]	; (800476c <gc_execute_line+0xd8c>)
 8004636:	3306      	adds	r3, #6
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	18d3      	adds	r3, r2, r3
 800463c:	3304      	adds	r3, #4
 800463e:	6818      	ldr	r0, [r3, #0]
 8004640:	2347      	movs	r3, #71	; 0x47
 8004642:	18fb      	adds	r3, r7, r3
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	2314      	movs	r3, #20
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	0092      	lsls	r2, r2, #2
 800464c:	58d3      	ldr	r3, [r2, r3]
 800464e:	1c19      	adds	r1, r3, #0
 8004650:	f7fc fb40 	bl	8000cd4 <__aeabi_fsub>
 8004654:	1c03      	adds	r3, r0, #0
 8004656:	1c18      	adds	r0, r3, #0
 8004658:	2347      	movs	r3, #71	; 0x47
 800465a:	18fb      	adds	r3, r7, r3
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	4a41      	ldr	r2, [pc, #260]	; (8004764 <gc_execute_line+0xd84>)
 8004660:	330c      	adds	r3, #12
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	18d3      	adds	r3, r2, r3
 8004666:	3304      	adds	r3, #4
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	1c19      	adds	r1, r3, #0
 800466c:	f7fc fb32 	bl	8000cd4 <__aeabi_fsub>
 8004670:	1c03      	adds	r3, r0, #0
 8004672:	1c19      	adds	r1, r3, #0
 8004674:	4a3b      	ldr	r2, [pc, #236]	; (8004764 <gc_execute_line+0xd84>)
 8004676:	0023      	movs	r3, r4
 8004678:	330c      	adds	r3, #12
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	18d3      	adds	r3, r2, r3
 800467e:	3304      	adds	r3, #4
 8004680:	6019      	str	r1, [r3, #0]
          if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] -= gc_state.tool_length_offset; }
 8004682:	2347      	movs	r3, #71	; 0x47
 8004684:	18fb      	adds	r3, r7, r3
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	2b02      	cmp	r3, #2
 800468a:	d12e      	bne.n	80046ea <gc_execute_line+0xd0a>
 800468c:	2347      	movs	r3, #71	; 0x47
 800468e:	18fb      	adds	r3, r7, r3
 8004690:	781c      	ldrb	r4, [r3, #0]
 8004692:	2347      	movs	r3, #71	; 0x47
 8004694:	18fb      	adds	r3, r7, r3
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	4a32      	ldr	r2, [pc, #200]	; (8004764 <gc_execute_line+0xd84>)
 800469a:	330c      	adds	r3, #12
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	18d3      	adds	r3, r2, r3
 80046a0:	3304      	adds	r3, #4
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	4b31      	ldr	r3, [pc, #196]	; (800476c <gc_execute_line+0xd8c>)
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	1c19      	adds	r1, r3, #0
 80046aa:	1c10      	adds	r0, r2, #0
 80046ac:	f7fc fb12 	bl	8000cd4 <__aeabi_fsub>
 80046b0:	1c03      	adds	r3, r0, #0
 80046b2:	1c19      	adds	r1, r3, #0
 80046b4:	4a2b      	ldr	r2, [pc, #172]	; (8004764 <gc_execute_line+0xd84>)
 80046b6:	0023      	movs	r3, r4
 80046b8:	330c      	adds	r3, #12
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	18d3      	adds	r3, r2, r3
 80046be:	3304      	adds	r3, #4
 80046c0:	6019      	str	r1, [r3, #0]
 80046c2:	e012      	b.n	80046ea <gc_execute_line+0xd0a>
        } else {
          gc_block.values.xyz[idx] = gc_state.coord_offset[idx];
 80046c4:	2347      	movs	r3, #71	; 0x47
 80046c6:	18fb      	adds	r3, r7, r3
 80046c8:	7818      	ldrb	r0, [r3, #0]
 80046ca:	2347      	movs	r3, #71	; 0x47
 80046cc:	18fb      	adds	r3, r7, r3
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	4a26      	ldr	r2, [pc, #152]	; (800476c <gc_execute_line+0xd8c>)
 80046d2:	330c      	adds	r3, #12
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	18d3      	adds	r3, r2, r3
 80046d8:	3304      	adds	r3, #4
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	4921      	ldr	r1, [pc, #132]	; (8004764 <gc_execute_line+0xd84>)
 80046de:	0003      	movs	r3, r0
 80046e0:	330c      	adds	r3, #12
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	18cb      	adds	r3, r1, r3
 80046e6:	3304      	adds	r3, #4
 80046e8:	601a      	str	r2, [r3, #0]
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 80046ea:	2347      	movs	r3, #71	; 0x47
 80046ec:	18fb      	adds	r3, r7, r3
 80046ee:	781a      	ldrb	r2, [r3, #0]
 80046f0:	2347      	movs	r3, #71	; 0x47
 80046f2:	18fb      	adds	r3, r7, r3
 80046f4:	3201      	adds	r2, #1
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	2347      	movs	r3, #71	; 0x47
 80046fa:	18fb      	adds	r3, r7, r3
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d987      	bls.n	8004612 <gc_execute_line+0xc32>
        }
      }
      break;
 8004702:	e126      	b.n	8004952 <gc_execute_line+0xf72>

      // At this point, the rest of the explicit axis commands treat the axis values as the traditional
      // target position with the coordinate system offsets, G92 offsets, absolute override, and distance
      // modes applied. This includes the motion mode commands. We can now pre-compute the target position.
      // NOTE: Tool offsets may be appended to these conversions when/if this feature is added.
      if (axis_command != AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // TLO block any axis command.
 8004704:	2357      	movs	r3, #87	; 0x57
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	2b03      	cmp	r3, #3
 800470c:	d100      	bne.n	8004710 <gc_execute_line+0xd30>
 800470e:	e0b3      	b.n	8004878 <gc_execute_line+0xe98>
        if (axis_words) {
 8004710:	2352      	movs	r3, #82	; 0x52
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d100      	bne.n	800471c <gc_execute_line+0xd3c>
 800471a:	e0ad      	b.n	8004878 <gc_execute_line+0xe98>
          for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 800471c:	2347      	movs	r3, #71	; 0x47
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	2200      	movs	r2, #0
 8004722:	701a      	strb	r2, [r3, #0]
 8004724:	e0a2      	b.n	800486c <gc_execute_line+0xe8c>
            if ( bit_isfalse(axis_words,bit(idx)) ) {
 8004726:	2352      	movs	r3, #82	; 0x52
 8004728:	18fb      	adds	r3, r7, r3
 800472a:	781a      	ldrb	r2, [r3, #0]
 800472c:	2347      	movs	r3, #71	; 0x47
 800472e:	18fb      	adds	r3, r7, r3
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	411a      	asrs	r2, r3
 8004734:	0013      	movs	r3, r2
 8004736:	2201      	movs	r2, #1
 8004738:	4013      	ands	r3, r2
 800473a:	d119      	bne.n	8004770 <gc_execute_line+0xd90>
              gc_block.values.xyz[idx] = gc_state.position[idx]; // No axis word in block. Keep same axis position.
 800473c:	2347      	movs	r3, #71	; 0x47
 800473e:	18fb      	adds	r3, r7, r3
 8004740:	7818      	ldrb	r0, [r3, #0]
 8004742:	2347      	movs	r3, #71	; 0x47
 8004744:	18fb      	adds	r3, r7, r3
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	4a08      	ldr	r2, [pc, #32]	; (800476c <gc_execute_line+0xd8c>)
 800474a:	3306      	adds	r3, #6
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	18d3      	adds	r3, r2, r3
 8004750:	3304      	adds	r3, #4
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	4903      	ldr	r1, [pc, #12]	; (8004764 <gc_execute_line+0xd84>)
 8004756:	0003      	movs	r3, r0
 8004758:	330c      	adds	r3, #12
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	18cb      	adds	r3, r1, r3
 800475e:	3304      	adds	r3, #4
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	e07c      	b.n	800485e <gc_execute_line+0xe7e>
 8004764:	200009a0 	.word	0x200009a0
 8004768:	200009b0 	.word	0x200009b0
 800476c:	2000095c 	.word	0x2000095c
            } else {
              // Update specified value according to distance mode or ignore if absolute override is active.
              // NOTE: G53 is never active with G28/30 since they are in the same modal group.
              if (gc_block.non_modal_command != NON_MODAL_ABSOLUTE_OVERRIDE) {
 8004770:	4bb1      	ldr	r3, [pc, #708]	; (8004a38 <gc_execute_line+0x1058>)
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b35      	cmp	r3, #53	; 0x35
 8004776:	d072      	beq.n	800485e <gc_execute_line+0xe7e>
                // Apply coordinate offsets based on distance mode.
                if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE) {
 8004778:	4baf      	ldr	r3, [pc, #700]	; (8004a38 <gc_execute_line+0x1058>)
 800477a:	791b      	ldrb	r3, [r3, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d14d      	bne.n	800481c <gc_execute_line+0xe3c>
                  gc_block.values.xyz[idx] += block_coord_system[idx] + gc_state.coord_offset[idx];
 8004780:	2347      	movs	r3, #71	; 0x47
 8004782:	18fb      	adds	r3, r7, r3
 8004784:	781c      	ldrb	r4, [r3, #0]
 8004786:	2347      	movs	r3, #71	; 0x47
 8004788:	18fb      	adds	r3, r7, r3
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	4aaa      	ldr	r2, [pc, #680]	; (8004a38 <gc_execute_line+0x1058>)
 800478e:	330c      	adds	r3, #12
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	18d3      	adds	r3, r2, r3
 8004794:	3304      	adds	r3, #4
 8004796:	681d      	ldr	r5, [r3, #0]
 8004798:	2347      	movs	r3, #71	; 0x47
 800479a:	18fb      	adds	r3, r7, r3
 800479c:	781a      	ldrb	r2, [r3, #0]
 800479e:	2314      	movs	r3, #20
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	0092      	lsls	r2, r2, #2
 80047a4:	58d0      	ldr	r0, [r2, r3]
 80047a6:	2347      	movs	r3, #71	; 0x47
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	4aa3      	ldr	r2, [pc, #652]	; (8004a3c <gc_execute_line+0x105c>)
 80047ae:	330c      	adds	r3, #12
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	18d3      	adds	r3, r2, r3
 80047b4:	3304      	adds	r3, #4
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	1c19      	adds	r1, r3, #0
 80047ba:	f7fb fde9 	bl	8000390 <__aeabi_fadd>
 80047be:	1c03      	adds	r3, r0, #0
 80047c0:	1c19      	adds	r1, r3, #0
 80047c2:	1c28      	adds	r0, r5, #0
 80047c4:	f7fb fde4 	bl	8000390 <__aeabi_fadd>
 80047c8:	1c03      	adds	r3, r0, #0
 80047ca:	1c19      	adds	r1, r3, #0
 80047cc:	4a9a      	ldr	r2, [pc, #616]	; (8004a38 <gc_execute_line+0x1058>)
 80047ce:	0023      	movs	r3, r4
 80047d0:	330c      	adds	r3, #12
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	18d3      	adds	r3, r2, r3
 80047d6:	3304      	adds	r3, #4
 80047d8:	6019      	str	r1, [r3, #0]
                  if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] += gc_state.tool_length_offset; }
 80047da:	2347      	movs	r3, #71	; 0x47
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d13c      	bne.n	800485e <gc_execute_line+0xe7e>
 80047e4:	2347      	movs	r3, #71	; 0x47
 80047e6:	18fb      	adds	r3, r7, r3
 80047e8:	781c      	ldrb	r4, [r3, #0]
 80047ea:	2347      	movs	r3, #71	; 0x47
 80047ec:	18fb      	adds	r3, r7, r3
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	4a91      	ldr	r2, [pc, #580]	; (8004a38 <gc_execute_line+0x1058>)
 80047f2:	330c      	adds	r3, #12
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	18d3      	adds	r3, r2, r3
 80047f8:	3304      	adds	r3, #4
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	4b8f      	ldr	r3, [pc, #572]	; (8004a3c <gc_execute_line+0x105c>)
 80047fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004800:	1c19      	adds	r1, r3, #0
 8004802:	1c10      	adds	r0, r2, #0
 8004804:	f7fb fdc4 	bl	8000390 <__aeabi_fadd>
 8004808:	1c03      	adds	r3, r0, #0
 800480a:	1c19      	adds	r1, r3, #0
 800480c:	4a8a      	ldr	r2, [pc, #552]	; (8004a38 <gc_execute_line+0x1058>)
 800480e:	0023      	movs	r3, r4
 8004810:	330c      	adds	r3, #12
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	18d3      	adds	r3, r2, r3
 8004816:	3304      	adds	r3, #4
 8004818:	6019      	str	r1, [r3, #0]
 800481a:	e020      	b.n	800485e <gc_execute_line+0xe7e>
                } else {  // Incremental mode
                  gc_block.values.xyz[idx] += gc_state.position[idx];
 800481c:	2347      	movs	r3, #71	; 0x47
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	781c      	ldrb	r4, [r3, #0]
 8004822:	2347      	movs	r3, #71	; 0x47
 8004824:	18fb      	adds	r3, r7, r3
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	4a83      	ldr	r2, [pc, #524]	; (8004a38 <gc_execute_line+0x1058>)
 800482a:	330c      	adds	r3, #12
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	18d3      	adds	r3, r2, r3
 8004830:	3304      	adds	r3, #4
 8004832:	6818      	ldr	r0, [r3, #0]
 8004834:	2347      	movs	r3, #71	; 0x47
 8004836:	18fb      	adds	r3, r7, r3
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	4a80      	ldr	r2, [pc, #512]	; (8004a3c <gc_execute_line+0x105c>)
 800483c:	3306      	adds	r3, #6
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	18d3      	adds	r3, r2, r3
 8004842:	3304      	adds	r3, #4
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	1c19      	adds	r1, r3, #0
 8004848:	f7fb fda2 	bl	8000390 <__aeabi_fadd>
 800484c:	1c03      	adds	r3, r0, #0
 800484e:	1c19      	adds	r1, r3, #0
 8004850:	4a79      	ldr	r2, [pc, #484]	; (8004a38 <gc_execute_line+0x1058>)
 8004852:	0023      	movs	r3, r4
 8004854:	330c      	adds	r3, #12
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	18d3      	adds	r3, r2, r3
 800485a:	3304      	adds	r3, #4
 800485c:	6019      	str	r1, [r3, #0]
          for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 800485e:	2347      	movs	r3, #71	; 0x47
 8004860:	18fb      	adds	r3, r7, r3
 8004862:	781a      	ldrb	r2, [r3, #0]
 8004864:	2347      	movs	r3, #71	; 0x47
 8004866:	18fb      	adds	r3, r7, r3
 8004868:	3201      	adds	r2, #1
 800486a:	701a      	strb	r2, [r3, #0]
 800486c:	2347      	movs	r3, #71	; 0x47
 800486e:	18fb      	adds	r3, r7, r3
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	2b02      	cmp	r3, #2
 8004874:	d800      	bhi.n	8004878 <gc_execute_line+0xe98>
 8004876:	e756      	b.n	8004726 <gc_execute_line+0xd46>
          }
        }
      }

      // Check remaining non-modal commands for errors.
      switch (gc_block.non_modal_command) {
 8004878:	4b6f      	ldr	r3, [pc, #444]	; (8004a38 <gc_execute_line+0x1058>)
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	2b26      	cmp	r3, #38	; 0x26
 800487e:	d100      	bne.n	8004882 <gc_execute_line+0xea2>
 8004880:	e064      	b.n	800494c <gc_execute_line+0xf6c>
 8004882:	dc04      	bgt.n	800488e <gc_execute_line+0xeae>
 8004884:	2b1c      	cmp	r3, #28
 8004886:	d005      	beq.n	8004894 <gc_execute_line+0xeb4>
 8004888:	2b1e      	cmp	r3, #30
 800488a:	d003      	beq.n	8004894 <gc_execute_line+0xeb4>
 800488c:	e061      	b.n	8004952 <gc_execute_line+0xf72>
 800488e:	2b35      	cmp	r3, #53	; 0x35
 8004890:	d051      	beq.n	8004936 <gc_execute_line+0xf56>
          // [G28.1/30.1 Errors]: Cutter compensation is enabled.
          // NOTE: If axis words are passed here, they are interpreted as an implicit motion mode.
          break;
        case NON_MODAL_RESET_COORDINATE_OFFSET:
          // NOTE: If axis words are passed here, they are interpreted as an implicit motion mode.
          break;
 8004892:	e05e      	b.n	8004952 <gc_execute_line+0xf72>
          if (gc_block.non_modal_command == NON_MODAL_GO_HOME_0) {
 8004894:	4b68      	ldr	r3, [pc, #416]	; (8004a38 <gc_execute_line+0x1058>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2b1c      	cmp	r3, #28
 800489a:	d109      	bne.n	80048b0 <gc_execute_line+0xed0>
            if (!settings_read_coord_data(SETTING_INDEX_G28,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); }
 800489c:	4b68      	ldr	r3, [pc, #416]	; (8004a40 <gc_execute_line+0x1060>)
 800489e:	0019      	movs	r1, r3
 80048a0:	2006      	movs	r0, #6
 80048a2:	f004 ffc7 	bl	8009834 <settings_read_coord_data>
 80048a6:	1e03      	subs	r3, r0, #0
 80048a8:	d10c      	bne.n	80048c4 <gc_execute_line+0xee4>
 80048aa:	2307      	movs	r3, #7
 80048ac:	f000 fdac 	bl	8005408 <gc_execute_line+0x1a28>
            if (!settings_read_coord_data(SETTING_INDEX_G30,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); }
 80048b0:	4b63      	ldr	r3, [pc, #396]	; (8004a40 <gc_execute_line+0x1060>)
 80048b2:	0019      	movs	r1, r3
 80048b4:	2007      	movs	r0, #7
 80048b6:	f004 ffbd 	bl	8009834 <settings_read_coord_data>
 80048ba:	1e03      	subs	r3, r0, #0
 80048bc:	d102      	bne.n	80048c4 <gc_execute_line+0xee4>
 80048be:	2307      	movs	r3, #7
 80048c0:	f000 fda2 	bl	8005408 <gc_execute_line+0x1a28>
          if (axis_words) {
 80048c4:	2352      	movs	r3, #82	; 0x52
 80048c6:	18fb      	adds	r3, r7, r3
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d02e      	beq.n	800492c <gc_execute_line+0xf4c>
            for (idx=0; idx<N_AXIS; idx++) {
 80048ce:	2347      	movs	r3, #71	; 0x47
 80048d0:	18fb      	adds	r3, r7, r3
 80048d2:	2200      	movs	r2, #0
 80048d4:	701a      	strb	r2, [r3, #0]
 80048d6:	e023      	b.n	8004920 <gc_execute_line+0xf40>
              if (!(axis_words & (1<<idx))) { gc_block.values.ijk[idx] = gc_state.position[idx]; }
 80048d8:	2352      	movs	r3, #82	; 0x52
 80048da:	18fb      	adds	r3, r7, r3
 80048dc:	781a      	ldrb	r2, [r3, #0]
 80048de:	2347      	movs	r3, #71	; 0x47
 80048e0:	18fb      	adds	r3, r7, r3
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	411a      	asrs	r2, r3
 80048e6:	0013      	movs	r3, r2
 80048e8:	2201      	movs	r2, #1
 80048ea:	4013      	ands	r3, r2
 80048ec:	d111      	bne.n	8004912 <gc_execute_line+0xf32>
 80048ee:	2347      	movs	r3, #71	; 0x47
 80048f0:	18fb      	adds	r3, r7, r3
 80048f2:	7818      	ldrb	r0, [r3, #0]
 80048f4:	2347      	movs	r3, #71	; 0x47
 80048f6:	18fb      	adds	r3, r7, r3
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	4a50      	ldr	r2, [pc, #320]	; (8004a3c <gc_execute_line+0x105c>)
 80048fc:	3306      	adds	r3, #6
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	18d3      	adds	r3, r2, r3
 8004902:	3304      	adds	r3, #4
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	494c      	ldr	r1, [pc, #304]	; (8004a38 <gc_execute_line+0x1058>)
 8004908:	1c83      	adds	r3, r0, #2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	18cb      	adds	r3, r1, r3
 800490e:	3308      	adds	r3, #8
 8004910:	601a      	str	r2, [r3, #0]
            for (idx=0; idx<N_AXIS; idx++) {
 8004912:	2347      	movs	r3, #71	; 0x47
 8004914:	18fb      	adds	r3, r7, r3
 8004916:	781a      	ldrb	r2, [r3, #0]
 8004918:	2347      	movs	r3, #71	; 0x47
 800491a:	18fb      	adds	r3, r7, r3
 800491c:	3201      	adds	r2, #1
 800491e:	701a      	strb	r2, [r3, #0]
 8004920:	2347      	movs	r3, #71	; 0x47
 8004922:	18fb      	adds	r3, r7, r3
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d9d6      	bls.n	80048d8 <gc_execute_line+0xef8>
          break;
 800492a:	e012      	b.n	8004952 <gc_execute_line+0xf72>
            axis_command = AXIS_COMMAND_NONE; // Set to none if no intermediate motion.
 800492c:	2357      	movs	r3, #87	; 0x57
 800492e:	18fb      	adds	r3, r7, r3
 8004930:	2200      	movs	r2, #0
 8004932:	701a      	strb	r2, [r3, #0]
          break;
 8004934:	e00d      	b.n	8004952 <gc_execute_line+0xf72>
        case NON_MODAL_ABSOLUTE_OVERRIDE:
          // [G53 Errors]: G0 and G1 are not active. Cutter compensation is enabled.
          // NOTE: All explicit axis word commands are in this modal group. So no implicit check necessary.
          if (!(gc_block.modal.motion == MOTION_MODE_SEEK || gc_block.modal.motion == MOTION_MODE_LINEAR)) {
 8004936:	4b40      	ldr	r3, [pc, #256]	; (8004a38 <gc_execute_line+0x1058>)
 8004938:	785b      	ldrb	r3, [r3, #1]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d008      	beq.n	8004950 <gc_execute_line+0xf70>
 800493e:	4b3e      	ldr	r3, [pc, #248]	; (8004a38 <gc_execute_line+0x1058>)
 8004940:	785b      	ldrb	r3, [r3, #1]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d004      	beq.n	8004950 <gc_execute_line+0xf70>
            FAIL(STATUS_GCODE_G53_INVALID_MOTION_MODE); // [G53 G0/1 not active]
 8004946:	231e      	movs	r3, #30
 8004948:	f000 fd5e 	bl	8005408 <gc_execute_line+0x1a28>
          break;
 800494c:	46c0      	nop			; (mov r8, r8)
 800494e:	e000      	b.n	8004952 <gc_execute_line+0xf72>
          }
          break;
 8004950:	46c0      	nop			; (mov r8, r8)
      }
  }

  // [20. Motion modes ]:
  if (gc_block.modal.motion == MOTION_MODE_NONE) {
 8004952:	4b39      	ldr	r3, [pc, #228]	; (8004a38 <gc_execute_line+0x1058>)
 8004954:	785b      	ldrb	r3, [r3, #1]
 8004956:	2b50      	cmp	r3, #80	; 0x50
 8004958:	d108      	bne.n	800496c <gc_execute_line+0xf8c>
    // [G80 Errors]: Axis word are programmed while G80 is active.
    // NOTE: Even non-modal commands or TLO that use axis words will throw this strict error.
    if (axis_words) { FAIL(STATUS_GCODE_AXIS_WORDS_EXIST); } // [No axis words allowed]
 800495a:	2352      	movs	r3, #82	; 0x52
 800495c:	18fb      	adds	r3, r7, r3
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d100      	bne.n	8004966 <gc_execute_line+0xf86>
 8004964:	e253      	b.n	8004e0e <gc_execute_line+0x142e>
 8004966:	231f      	movs	r3, #31
 8004968:	f000 fd4e 	bl	8005408 <gc_execute_line+0x1a28>

  // Check remaining motion modes, if axis word are implicit (exist and not used by G10/28/30/92), or
  // was explicitly commanded in the g-code block.
  } else if ( axis_command == AXIS_COMMAND_MOTION_MODE ) {
 800496c:	2357      	movs	r3, #87	; 0x57
 800496e:	18fb      	adds	r3, r7, r3
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d000      	beq.n	8004978 <gc_execute_line+0xf98>
 8004976:	e24a      	b.n	8004e0e <gc_execute_line+0x142e>

    if (gc_block.modal.motion == MOTION_MODE_SEEK) {
 8004978:	4b2f      	ldr	r3, [pc, #188]	; (8004a38 <gc_execute_line+0x1058>)
 800497a:	785b      	ldrb	r3, [r3, #1]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d10a      	bne.n	8004996 <gc_execute_line+0xfb6>
      // [G0 Errors]: Axis letter not configured or without real value (done.)
      // Axis words are optional. If missing, set axis command flag to ignore execution.
      if (!axis_words) { axis_command = AXIS_COMMAND_NONE; }
 8004980:	2352      	movs	r3, #82	; 0x52
 8004982:	18fb      	adds	r3, r7, r3
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d000      	beq.n	800498c <gc_execute_line+0xfac>
 800498a:	e240      	b.n	8004e0e <gc_execute_line+0x142e>
 800498c:	2357      	movs	r3, #87	; 0x57
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	2200      	movs	r2, #0
 8004992:	701a      	strb	r2, [r3, #0]
 8004994:	e23b      	b.n	8004e0e <gc_execute_line+0x142e>

    // All remaining motion modes (all but G0 and G80), require a valid feed rate value. In units per mm mode,
    // the value must be positive. In inverse time mode, a positive value must be passed with each block.
    } else {
      // Check if feed rate is defined for the motion modes that require it.
      if (gc_block.values.f == 0.0f) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); } // [Feed rate undefined]
 8004996:	4b28      	ldr	r3, [pc, #160]	; (8004a38 <gc_execute_line+0x1058>)
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	2100      	movs	r1, #0
 800499c:	1c18      	adds	r0, r3, #0
 800499e:	f7fb fc93 	bl	80002c8 <__aeabi_fcmpeq>
 80049a2:	1e03      	subs	r3, r0, #0
 80049a4:	d002      	beq.n	80049ac <gc_execute_line+0xfcc>
 80049a6:	2316      	movs	r3, #22
 80049a8:	f000 fd2e 	bl	8005408 <gc_execute_line+0x1a28>

      switch (gc_block.modal.motion) {
 80049ac:	4b22      	ldr	r3, [pc, #136]	; (8004a38 <gc_execute_line+0x1058>)
 80049ae:	785b      	ldrb	r3, [r3, #1]
 80049b0:	2b8c      	cmp	r3, #140	; 0x8c
 80049b2:	d100      	bne.n	80049b6 <gc_execute_line+0xfd6>
 80049b4:	e1f8      	b.n	8004da8 <gc_execute_line+0x13c8>
 80049b6:	dc06      	bgt.n	80049c6 <gc_execute_line+0xfe6>
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d018      	beq.n	80049ee <gc_execute_line+0x100e>
 80049bc:	2b03      	cmp	r3, #3
 80049be:	d01e      	beq.n	80049fe <gc_execute_line+0x101e>
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d009      	beq.n	80049d8 <gc_execute_line+0xff8>
 80049c4:	e223      	b.n	8004e0e <gc_execute_line+0x142e>
 80049c6:	2b8e      	cmp	r3, #142	; 0x8e
 80049c8:	d100      	bne.n	80049cc <gc_execute_line+0xfec>
 80049ca:	e1ed      	b.n	8004da8 <gc_execute_line+0x13c8>
 80049cc:	da00      	bge.n	80049d0 <gc_execute_line+0xff0>
 80049ce:	e1e3      	b.n	8004d98 <gc_execute_line+0x13b8>
 80049d0:	2b8f      	cmp	r3, #143	; 0x8f
 80049d2:	d100      	bne.n	80049d6 <gc_execute_line+0xff6>
 80049d4:	e1e0      	b.n	8004d98 <gc_execute_line+0x13b8>
 80049d6:	e21a      	b.n	8004e0e <gc_execute_line+0x142e>
        case MOTION_MODE_LINEAR:
          // [G1 Errors]: Feed rate undefined. Axis letter not configured or without real value.
          // Axis words are optional. If missing, set axis command flag to ignore execution.
          if (!axis_words) { axis_command = AXIS_COMMAND_NONE; }
 80049d8:	2352      	movs	r3, #82	; 0x52
 80049da:	18fb      	adds	r3, r7, r3
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d000      	beq.n	80049e4 <gc_execute_line+0x1004>
 80049e2:	e211      	b.n	8004e08 <gc_execute_line+0x1428>
 80049e4:	2357      	movs	r3, #87	; 0x57
 80049e6:	18fb      	adds	r3, r7, r3
 80049e8:	2200      	movs	r2, #0
 80049ea:	701a      	strb	r2, [r3, #0]

          break;
 80049ec:	e20c      	b.n	8004e08 <gc_execute_line+0x1428>
        case MOTION_MODE_CW_ARC: 
          gc_parser_flags |= GC_PARSER_ARC_IS_CLOCKWISE; // No break intentional.
 80049ee:	234b      	movs	r3, #75	; 0x4b
 80049f0:	18fb      	adds	r3, r7, r3
 80049f2:	224b      	movs	r2, #75	; 0x4b
 80049f4:	18ba      	adds	r2, r7, r2
 80049f6:	7812      	ldrb	r2, [r2, #0]
 80049f8:	2104      	movs	r1, #4
 80049fa:	430a      	orrs	r2, r1
 80049fc:	701a      	strb	r2, [r3, #0]
          // [G2/3 Offset-Mode Errors]: No axis words and/or offsets in selected plane. The radius to the current
          //   point and the radius to the target point differs more than 0.002mm (EMC def. 0.5mm OR 0.005mm and 0.1% radius).
          // [G2/3 Full-Circle-Mode Errors]: NOT SUPPORTED. Axis words exist. No offsets programmed. P must be an integer.
          // NOTE: Both radius and offsets are required for arc tracing and are pre-computed with the error-checking.

          if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 80049fe:	2352      	movs	r3, #82	; 0x52
 8004a00:	18fb      	adds	r3, r7, r3
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d102      	bne.n	8004a0e <gc_execute_line+0x102e>
 8004a08:	231a      	movs	r3, #26
 8004a0a:	f000 fcfd 	bl	8005408 <gc_execute_line+0x1a28>
          if (!(axis_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_AXIS_WORDS_IN_PLANE); } // [No axis words in plane]
 8004a0e:	2352      	movs	r3, #82	; 0x52
 8004a10:	18fb      	adds	r3, r7, r3
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	2256      	movs	r2, #86	; 0x56
 8004a16:	18ba      	adds	r2, r7, r2
 8004a18:	7812      	ldrb	r2, [r2, #0]
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	4091      	lsls	r1, r2
 8004a1e:	2255      	movs	r2, #85	; 0x55
 8004a20:	18ba      	adds	r2, r7, r2
 8004a22:	7812      	ldrb	r2, [r2, #0]
 8004a24:	2001      	movs	r0, #1
 8004a26:	4090      	lsls	r0, r2
 8004a28:	0002      	movs	r2, r0
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	d109      	bne.n	8004a44 <gc_execute_line+0x1064>
 8004a30:	2320      	movs	r3, #32
 8004a32:	f000 fce9 	bl	8005408 <gc_execute_line+0x1a28>
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	200009a0 	.word	0x200009a0
 8004a3c:	2000095c 	.word	0x2000095c
 8004a40:	200009b0 	.word	0x200009b0

          // Calculate the change in position along each selected axis
          float x,y;
          x = gc_block.values.xyz[axis_0]-gc_state.position[axis_0]; // Delta x between current position and target
 8004a44:	2356      	movs	r3, #86	; 0x56
 8004a46:	18fb      	adds	r3, r7, r3
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	4ae3      	ldr	r2, [pc, #908]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004a4c:	330c      	adds	r3, #12
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	18d3      	adds	r3, r2, r3
 8004a52:	3304      	adds	r3, #4
 8004a54:	6818      	ldr	r0, [r3, #0]
 8004a56:	2356      	movs	r3, #86	; 0x56
 8004a58:	18fb      	adds	r3, r7, r3
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	4adf      	ldr	r2, [pc, #892]	; (8004ddc <gc_execute_line+0x13fc>)
 8004a5e:	3306      	adds	r3, #6
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	18d3      	adds	r3, r2, r3
 8004a64:	3304      	adds	r3, #4
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	1c19      	adds	r1, r3, #0
 8004a6a:	f7fc f933 	bl	8000cd4 <__aeabi_fsub>
 8004a6e:	1c03      	adds	r3, r0, #0
 8004a70:	63bb      	str	r3, [r7, #56]	; 0x38
          y = gc_block.values.xyz[axis_1]-gc_state.position[axis_1]; // Delta y between current position and target
 8004a72:	2355      	movs	r3, #85	; 0x55
 8004a74:	18fb      	adds	r3, r7, r3
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	4ad7      	ldr	r2, [pc, #860]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004a7a:	330c      	adds	r3, #12
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	18d3      	adds	r3, r2, r3
 8004a80:	3304      	adds	r3, #4
 8004a82:	6818      	ldr	r0, [r3, #0]
 8004a84:	2355      	movs	r3, #85	; 0x55
 8004a86:	18fb      	adds	r3, r7, r3
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	4ad4      	ldr	r2, [pc, #848]	; (8004ddc <gc_execute_line+0x13fc>)
 8004a8c:	3306      	adds	r3, #6
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	18d3      	adds	r3, r2, r3
 8004a92:	3304      	adds	r3, #4
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	1c19      	adds	r1, r3, #0
 8004a98:	f7fc f91c 	bl	8000cd4 <__aeabi_fsub>
 8004a9c:	1c03      	adds	r3, r0, #0
 8004a9e:	637b      	str	r3, [r7, #52]	; 0x34

          if (value_words & bit(WORD_R)) { // Arc Radius Mode
 8004aa0:	234c      	movs	r3, #76	; 0x4c
 8004aa2:	18fb      	adds	r3, r7, r3
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	2280      	movs	r2, #128	; 0x80
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	d100      	bne.n	8004aae <gc_execute_line+0x10ce>
 8004aac:	e0b8      	b.n	8004c20 <gc_execute_line+0x1240>
            bit_false(value_words,bit(WORD_R));
 8004aae:	234c      	movs	r3, #76	; 0x4c
 8004ab0:	18fb      	adds	r3, r7, r3
 8004ab2:	224c      	movs	r2, #76	; 0x4c
 8004ab4:	18ba      	adds	r2, r7, r2
 8004ab6:	8812      	ldrh	r2, [r2, #0]
 8004ab8:	2180      	movs	r1, #128	; 0x80
 8004aba:	438a      	bics	r2, r1
 8004abc:	801a      	strh	r2, [r3, #0]
            if (isequal_position_vector(gc_state.position, gc_block.values.xyz)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Invalid target]
 8004abe:	49c8      	ldr	r1, [pc, #800]	; (8004de0 <gc_execute_line+0x1400>)
 8004ac0:	4bc8      	ldr	r3, [pc, #800]	; (8004de4 <gc_execute_line+0x1404>)
 8004ac2:	220c      	movs	r2, #12
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f007 fca3 	bl	800c410 <memcmp>
 8004aca:	1e03      	subs	r3, r0, #0
 8004acc:	d102      	bne.n	8004ad4 <gc_execute_line+0x10f4>
 8004ace:	2321      	movs	r3, #33	; 0x21
 8004ad0:	f000 fc9a 	bl	8005408 <gc_execute_line+0x1a28>

            // Convert radius value to proper units.
            if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.r *= MM_PER_INCH; }
 8004ad4:	4bc0      	ldr	r3, [pc, #768]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004ad6:	78db      	ldrb	r3, [r3, #3]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d109      	bne.n	8004af0 <gc_execute_line+0x1110>
 8004adc:	4bbe      	ldr	r3, [pc, #760]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae0:	49c1      	ldr	r1, [pc, #772]	; (8004de8 <gc_execute_line+0x1408>)
 8004ae2:	1c18      	adds	r0, r3, #0
 8004ae4:	f7fb ffd6 	bl	8000a94 <__aeabi_fmul>
 8004ae8:	1c03      	adds	r3, r0, #0
 8004aea:	1c1a      	adds	r2, r3, #0
 8004aec:	4bba      	ldr	r3, [pc, #744]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004aee:	629a      	str	r2, [r3, #40]	; 0x28
                j = (y + (x * h_x2_div_d))/2
            */

            // First, use h_x2_div_d to compute 4*h^2 to check if it is negative or r is smaller
            // than d. If so, the sqrt of a negative number is complex and error out.
            float h_x2_div_d = 4.0f * gc_block.values.r*gc_block.values.r - x*x - y*y;
 8004af0:	4bb9      	ldr	r3, [pc, #740]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af4:	2181      	movs	r1, #129	; 0x81
 8004af6:	05c9      	lsls	r1, r1, #23
 8004af8:	1c18      	adds	r0, r3, #0
 8004afa:	f7fb ffcb 	bl	8000a94 <__aeabi_fmul>
 8004afe:	1c03      	adds	r3, r0, #0
 8004b00:	1c1a      	adds	r2, r3, #0
 8004b02:	4bb5      	ldr	r3, [pc, #724]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b06:	1c19      	adds	r1, r3, #0
 8004b08:	1c10      	adds	r0, r2, #0
 8004b0a:	f7fb ffc3 	bl	8000a94 <__aeabi_fmul>
 8004b0e:	1c03      	adds	r3, r0, #0
 8004b10:	1c1c      	adds	r4, r3, #0
 8004b12:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004b16:	f7fb ffbd 	bl	8000a94 <__aeabi_fmul>
 8004b1a:	1c03      	adds	r3, r0, #0
 8004b1c:	1c19      	adds	r1, r3, #0
 8004b1e:	1c20      	adds	r0, r4, #0
 8004b20:	f7fc f8d8 	bl	8000cd4 <__aeabi_fsub>
 8004b24:	1c03      	adds	r3, r0, #0
 8004b26:	1c1c      	adds	r4, r3, #0
 8004b28:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004b2a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004b2c:	f7fb ffb2 	bl	8000a94 <__aeabi_fmul>
 8004b30:	1c03      	adds	r3, r0, #0
 8004b32:	1c19      	adds	r1, r3, #0
 8004b34:	1c20      	adds	r0, r4, #0
 8004b36:	f7fc f8cd 	bl	8000cd4 <__aeabi_fsub>
 8004b3a:	1c03      	adds	r3, r0, #0
 8004b3c:	643b      	str	r3, [r7, #64]	; 0x40

            if (h_x2_div_d < 0) { FAIL(STATUS_GCODE_ARC_RADIUS_ERROR); } // [Arc radius error]
 8004b3e:	2100      	movs	r1, #0
 8004b40:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004b42:	f7fb fbc7 	bl	80002d4 <__aeabi_fcmplt>
 8004b46:	1e03      	subs	r3, r0, #0
 8004b48:	d002      	beq.n	8004b50 <gc_execute_line+0x1170>
 8004b4a:	2322      	movs	r3, #34	; 0x22
 8004b4c:	f000 fc5c 	bl	8005408 <gc_execute_line+0x1a28>

            // Finish computing h_x2_div_d.
            h_x2_div_d = -sqrtf(h_x2_div_d)/hypot_f(x,y); // == -(h * 2 / d)
 8004b50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b52:	1c18      	adds	r0, r3, #0
 8004b54:	f007 fe0c 	bl	800c770 <sqrtf>
 8004b58:	1c02      	adds	r2, r0, #0
 8004b5a:	2380      	movs	r3, #128	; 0x80
 8004b5c:	061b      	lsls	r3, r3, #24
 8004b5e:	4053      	eors	r3, r2
 8004b60:	001c      	movs	r4, r3
 8004b62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b66:	1c11      	adds	r1, r2, #0
 8004b68:	1c18      	adds	r0, r3, #0
 8004b6a:	f001 fdf4 	bl	8006756 <hypot_f>
 8004b6e:	1c03      	adds	r3, r0, #0
 8004b70:	1c19      	adds	r1, r3, #0
 8004b72:	1c20      	adds	r0, r4, #0
 8004b74:	f7fb fd9e 	bl	80006b4 <__aeabi_fdiv>
 8004b78:	1c03      	adds	r3, r0, #0
 8004b7a:	643b      	str	r3, [r7, #64]	; 0x40
            // Invert the sign of h_x2_div_d if the circle is counter clockwise (see sketch below)
            if (gc_block.modal.motion == MOTION_MODE_CCW_ARC) { h_x2_div_d = -h_x2_div_d; }
 8004b7c:	4b96      	ldr	r3, [pc, #600]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004b7e:	785b      	ldrb	r3, [r3, #1]
 8004b80:	2b03      	cmp	r3, #3
 8004b82:	d104      	bne.n	8004b8e <gc_execute_line+0x11ae>
 8004b84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b86:	2280      	movs	r2, #128	; 0x80
 8004b88:	0612      	lsls	r2, r2, #24
 8004b8a:	4053      	eors	r3, r2
 8004b8c:	643b      	str	r3, [r7, #64]	; 0x40
            */
            // Negative R is g-code-alese for "I want a circle with more than 180 degrees of travel" (go figure!),
            // even though it is advised against ever generating such circles in a single line of g-code. By
            // inverting the sign of h_x2_div_d the center of the circles is placed on the opposite side of the line of
            // travel and thus we get the unadvisably long arcs as prescribed.
            if (gc_block.values.r < 0) {
 8004b8e:	4b92      	ldr	r3, [pc, #584]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b92:	2100      	movs	r1, #0
 8004b94:	1c18      	adds	r0, r3, #0
 8004b96:	f7fb fb9d 	bl	80002d4 <__aeabi_fcmplt>
 8004b9a:	1e03      	subs	r3, r0, #0
 8004b9c:	d00b      	beq.n	8004bb6 <gc_execute_line+0x11d6>
                h_x2_div_d = -h_x2_div_d;
 8004b9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ba0:	2280      	movs	r2, #128	; 0x80
 8004ba2:	0612      	lsls	r2, r2, #24
 8004ba4:	4053      	eors	r3, r2
 8004ba6:	643b      	str	r3, [r7, #64]	; 0x40
                gc_block.values.r = -gc_block.values.r; // Finished with r. Set to positive for mc_arc
 8004ba8:	4b8b      	ldr	r3, [pc, #556]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bac:	2280      	movs	r2, #128	; 0x80
 8004bae:	0612      	lsls	r2, r2, #24
 8004bb0:	405a      	eors	r2, r3
 8004bb2:	4b89      	ldr	r3, [pc, #548]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004bb4:	629a      	str	r2, [r3, #40]	; 0x28
            }
            // Complete the operation by calculating the actual center of the arc
            gc_block.values.ijk[axis_0] = 0.5f*(x-(y*h_x2_div_d));
 8004bb6:	2356      	movs	r3, #86	; 0x56
 8004bb8:	18fb      	adds	r3, r7, r3
 8004bba:	781c      	ldrb	r4, [r3, #0]
 8004bbc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004bbe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004bc0:	f7fb ff68 	bl	8000a94 <__aeabi_fmul>
 8004bc4:	1c03      	adds	r3, r0, #0
 8004bc6:	1c19      	adds	r1, r3, #0
 8004bc8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004bca:	f7fc f883 	bl	8000cd4 <__aeabi_fsub>
 8004bce:	1c03      	adds	r3, r0, #0
 8004bd0:	21fc      	movs	r1, #252	; 0xfc
 8004bd2:	0589      	lsls	r1, r1, #22
 8004bd4:	1c18      	adds	r0, r3, #0
 8004bd6:	f7fb ff5d 	bl	8000a94 <__aeabi_fmul>
 8004bda:	1c03      	adds	r3, r0, #0
 8004bdc:	1c19      	adds	r1, r3, #0
 8004bde:	4a7e      	ldr	r2, [pc, #504]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004be0:	1ca3      	adds	r3, r4, #2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	18d3      	adds	r3, r2, r3
 8004be6:	3308      	adds	r3, #8
 8004be8:	6019      	str	r1, [r3, #0]
            gc_block.values.ijk[axis_1] = 0.5f*(y+(x*h_x2_div_d));
 8004bea:	2355      	movs	r3, #85	; 0x55
 8004bec:	18fb      	adds	r3, r7, r3
 8004bee:	781c      	ldrb	r4, [r3, #0]
 8004bf0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004bf2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004bf4:	f7fb ff4e 	bl	8000a94 <__aeabi_fmul>
 8004bf8:	1c03      	adds	r3, r0, #0
 8004bfa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004bfc:	1c18      	adds	r0, r3, #0
 8004bfe:	f7fb fbc7 	bl	8000390 <__aeabi_fadd>
 8004c02:	1c03      	adds	r3, r0, #0
 8004c04:	21fc      	movs	r1, #252	; 0xfc
 8004c06:	0589      	lsls	r1, r1, #22
 8004c08:	1c18      	adds	r0, r3, #0
 8004c0a:	f7fb ff43 	bl	8000a94 <__aeabi_fmul>
 8004c0e:	1c03      	adds	r3, r0, #0
 8004c10:	1c19      	adds	r1, r3, #0
 8004c12:	4a71      	ldr	r2, [pc, #452]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004c14:	1ca3      	adds	r3, r4, #2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	18d3      	adds	r3, r2, r3
 8004c1a:	3308      	adds	r3, #8
 8004c1c:	6019      	str	r1, [r3, #0]
            if (delta_r > 0.005f) {
              if (delta_r > 0.5f) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.5mm
              if (delta_r > (0.001f*gc_block.values.r)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.005mm AND 0.1% radius
            }
          }
          break;
 8004c1e:	e0f6      	b.n	8004e0e <gc_execute_line+0x142e>
            if (!(ijk_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_OFFSETS_IN_PLANE); } // [No offsets in plane]
 8004c20:	2351      	movs	r3, #81	; 0x51
 8004c22:	18fb      	adds	r3, r7, r3
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2256      	movs	r2, #86	; 0x56
 8004c28:	18ba      	adds	r2, r7, r2
 8004c2a:	7812      	ldrb	r2, [r2, #0]
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	4091      	lsls	r1, r2
 8004c30:	2255      	movs	r2, #85	; 0x55
 8004c32:	18ba      	adds	r2, r7, r2
 8004c34:	7812      	ldrb	r2, [r2, #0]
 8004c36:	2001      	movs	r0, #1
 8004c38:	4090      	lsls	r0, r2
 8004c3a:	0002      	movs	r2, r0
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	4013      	ands	r3, r2
 8004c40:	d102      	bne.n	8004c48 <gc_execute_line+0x1268>
 8004c42:	2323      	movs	r3, #35	; 0x23
 8004c44:	f000 fbe0 	bl	8005408 <gc_execute_line+0x1a28>
            bit_false(value_words,(bit(WORD_I)|bit(WORD_J)|bit(WORD_K)));
 8004c48:	234c      	movs	r3, #76	; 0x4c
 8004c4a:	18fb      	adds	r3, r7, r3
 8004c4c:	224c      	movs	r2, #76	; 0x4c
 8004c4e:	18ba      	adds	r2, r7, r2
 8004c50:	8812      	ldrh	r2, [r2, #0]
 8004c52:	210e      	movs	r1, #14
 8004c54:	438a      	bics	r2, r1
 8004c56:	801a      	strh	r2, [r3, #0]
            if (gc_block.modal.units == UNITS_MODE_INCHES) {
 8004c58:	4b5f      	ldr	r3, [pc, #380]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004c5a:	78db      	ldrb	r3, [r3, #3]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d133      	bne.n	8004cc8 <gc_execute_line+0x12e8>
              for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 8004c60:	2347      	movs	r3, #71	; 0x47
 8004c62:	18fb      	adds	r3, r7, r3
 8004c64:	2200      	movs	r2, #0
 8004c66:	701a      	strb	r2, [r3, #0]
 8004c68:	e029      	b.n	8004cbe <gc_execute_line+0x12de>
                if (ijk_words & bit(idx)) { gc_block.values.ijk[idx] *= MM_PER_INCH; }
 8004c6a:	2351      	movs	r3, #81	; 0x51
 8004c6c:	18fb      	adds	r3, r7, r3
 8004c6e:	781a      	ldrb	r2, [r3, #0]
 8004c70:	2347      	movs	r3, #71	; 0x47
 8004c72:	18fb      	adds	r3, r7, r3
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	411a      	asrs	r2, r3
 8004c78:	0013      	movs	r3, r2
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	d017      	beq.n	8004cb0 <gc_execute_line+0x12d0>
 8004c80:	2347      	movs	r3, #71	; 0x47
 8004c82:	18fb      	adds	r3, r7, r3
 8004c84:	781c      	ldrb	r4, [r3, #0]
 8004c86:	2347      	movs	r3, #71	; 0x47
 8004c88:	18fb      	adds	r3, r7, r3
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	4a52      	ldr	r2, [pc, #328]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004c8e:	3302      	adds	r3, #2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	18d3      	adds	r3, r2, r3
 8004c94:	3308      	adds	r3, #8
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4953      	ldr	r1, [pc, #332]	; (8004de8 <gc_execute_line+0x1408>)
 8004c9a:	1c18      	adds	r0, r3, #0
 8004c9c:	f7fb fefa 	bl	8000a94 <__aeabi_fmul>
 8004ca0:	1c03      	adds	r3, r0, #0
 8004ca2:	1c19      	adds	r1, r3, #0
 8004ca4:	4a4c      	ldr	r2, [pc, #304]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004ca6:	1ca3      	adds	r3, r4, #2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	18d3      	adds	r3, r2, r3
 8004cac:	3308      	adds	r3, #8
 8004cae:	6019      	str	r1, [r3, #0]
              for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 8004cb0:	2347      	movs	r3, #71	; 0x47
 8004cb2:	18fb      	adds	r3, r7, r3
 8004cb4:	781a      	ldrb	r2, [r3, #0]
 8004cb6:	2347      	movs	r3, #71	; 0x47
 8004cb8:	18fb      	adds	r3, r7, r3
 8004cba:	3201      	adds	r2, #1
 8004cbc:	701a      	strb	r2, [r3, #0]
 8004cbe:	2347      	movs	r3, #71	; 0x47
 8004cc0:	18fb      	adds	r3, r7, r3
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d9d0      	bls.n	8004c6a <gc_execute_line+0x128a>
            x -= gc_block.values.ijk[axis_0]; // Delta x between circle center and target
 8004cc8:	2356      	movs	r3, #86	; 0x56
 8004cca:	18fb      	adds	r3, r7, r3
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	4a42      	ldr	r2, [pc, #264]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004cd0:	3302      	adds	r3, #2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	18d3      	adds	r3, r2, r3
 8004cd6:	3308      	adds	r3, #8
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	1c19      	adds	r1, r3, #0
 8004cdc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004cde:	f7fb fff9 	bl	8000cd4 <__aeabi_fsub>
 8004ce2:	1c03      	adds	r3, r0, #0
 8004ce4:	63bb      	str	r3, [r7, #56]	; 0x38
            y -= gc_block.values.ijk[axis_1]; // Delta y between circle center and target
 8004ce6:	2355      	movs	r3, #85	; 0x55
 8004ce8:	18fb      	adds	r3, r7, r3
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	4a3a      	ldr	r2, [pc, #232]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004cee:	3302      	adds	r3, #2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	18d3      	adds	r3, r2, r3
 8004cf4:	3308      	adds	r3, #8
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	1c19      	adds	r1, r3, #0
 8004cfa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004cfc:	f7fb ffea 	bl	8000cd4 <__aeabi_fsub>
 8004d00:	1c03      	adds	r3, r0, #0
 8004d02:	637b      	str	r3, [r7, #52]	; 0x34
            float target_r = hypot_f(x,y);
 8004d04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d08:	1c11      	adds	r1, r2, #0
 8004d0a:	1c18      	adds	r0, r3, #0
 8004d0c:	f001 fd23 	bl	8006756 <hypot_f>
 8004d10:	1c03      	adds	r3, r0, #0
 8004d12:	633b      	str	r3, [r7, #48]	; 0x30
            gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0], gc_block.values.ijk[axis_1]);
 8004d14:	2356      	movs	r3, #86	; 0x56
 8004d16:	18fb      	adds	r3, r7, r3
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	4a2f      	ldr	r2, [pc, #188]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004d1c:	3302      	adds	r3, #2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	18d3      	adds	r3, r2, r3
 8004d22:	3308      	adds	r3, #8
 8004d24:	6818      	ldr	r0, [r3, #0]
 8004d26:	2355      	movs	r3, #85	; 0x55
 8004d28:	18fb      	adds	r3, r7, r3
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	4a2a      	ldr	r2, [pc, #168]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004d2e:	3302      	adds	r3, #2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	18d3      	adds	r3, r2, r3
 8004d34:	3308      	adds	r3, #8
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	1c19      	adds	r1, r3, #0
 8004d3a:	f001 fd0c 	bl	8006756 <hypot_f>
 8004d3e:	1c02      	adds	r2, r0, #0
 8004d40:	4b25      	ldr	r3, [pc, #148]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004d42:	629a      	str	r2, [r3, #40]	; 0x28
            float delta_r = fabsf(target_r-gc_block.values.r);
 8004d44:	4b24      	ldr	r3, [pc, #144]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d48:	1c19      	adds	r1, r3, #0
 8004d4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d4c:	f7fb ffc2 	bl	8000cd4 <__aeabi_fsub>
 8004d50:	1c03      	adds	r3, r0, #0
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	085b      	lsrs	r3, r3, #1
 8004d56:	62fb      	str	r3, [r7, #44]	; 0x2c
            if (delta_r > 0.005f) {
 8004d58:	4924      	ldr	r1, [pc, #144]	; (8004dec <gc_execute_line+0x140c>)
 8004d5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d5c:	f7fb face 	bl	80002fc <__aeabi_fcmpgt>
 8004d60:	1e03      	subs	r3, r0, #0
 8004d62:	d100      	bne.n	8004d66 <gc_execute_line+0x1386>
          break;
 8004d64:	e053      	b.n	8004e0e <gc_execute_line+0x142e>
              if (delta_r > 0.5f) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.5mm
 8004d66:	21fc      	movs	r1, #252	; 0xfc
 8004d68:	0589      	lsls	r1, r1, #22
 8004d6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d6c:	f7fb fac6 	bl	80002fc <__aeabi_fcmpgt>
 8004d70:	1e03      	subs	r3, r0, #0
 8004d72:	d001      	beq.n	8004d78 <gc_execute_line+0x1398>
 8004d74:	2321      	movs	r3, #33	; 0x21
 8004d76:	e347      	b.n	8005408 <gc_execute_line+0x1a28>
              if (delta_r > (0.001f*gc_block.values.r)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.005mm AND 0.1% radius
 8004d78:	4b17      	ldr	r3, [pc, #92]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7c:	491c      	ldr	r1, [pc, #112]	; (8004df0 <gc_execute_line+0x1410>)
 8004d7e:	1c18      	adds	r0, r3, #0
 8004d80:	f7fb fe88 	bl	8000a94 <__aeabi_fmul>
 8004d84:	1c03      	adds	r3, r0, #0
 8004d86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d88:	1c18      	adds	r0, r3, #0
 8004d8a:	f7fb faa3 	bl	80002d4 <__aeabi_fcmplt>
 8004d8e:	1e03      	subs	r3, r0, #0
 8004d90:	d100      	bne.n	8004d94 <gc_execute_line+0x13b4>
          break;
 8004d92:	e03c      	b.n	8004e0e <gc_execute_line+0x142e>
              if (delta_r > (0.001f*gc_block.values.r)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.005mm AND 0.1% radius
 8004d94:	2321      	movs	r3, #33	; 0x21
 8004d96:	e337      	b.n	8005408 <gc_execute_line+0x1a28>
        case MOTION_MODE_PROBE_TOWARD_NO_ERROR: case MOTION_MODE_PROBE_AWAY_NO_ERROR:
            gc_parser_flags |= GC_PARSER_PROBE_IS_NO_ERROR; // No break intentional.
 8004d98:	234b      	movs	r3, #75	; 0x4b
 8004d9a:	18fb      	adds	r3, r7, r3
 8004d9c:	224b      	movs	r2, #75	; 0x4b
 8004d9e:	18ba      	adds	r2, r7, r2
 8004da0:	7812      	ldrb	r2, [r2, #0]
 8004da2:	2110      	movs	r1, #16
 8004da4:	430a      	orrs	r2, r1
 8004da6:	701a      	strb	r2, [r3, #0]
        case MOTION_MODE_PROBE_TOWARD: case MOTION_MODE_PROBE_AWAY:
            if ((gc_block.modal.motion == MOTION_MODE_PROBE_AWAY) ||
 8004da8:	4b0b      	ldr	r3, [pc, #44]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004daa:	785b      	ldrb	r3, [r3, #1]
 8004dac:	2b8e      	cmp	r3, #142	; 0x8e
 8004dae:	d003      	beq.n	8004db8 <gc_execute_line+0x13d8>
                (gc_block.modal.motion == MOTION_MODE_PROBE_AWAY_NO_ERROR)) { gc_parser_flags |= GC_PARSER_PROBE_IS_AWAY; }
 8004db0:	4b09      	ldr	r3, [pc, #36]	; (8004dd8 <gc_execute_line+0x13f8>)
 8004db2:	785b      	ldrb	r3, [r3, #1]
            if ((gc_block.modal.motion == MOTION_MODE_PROBE_AWAY) ||
 8004db4:	2b8f      	cmp	r3, #143	; 0x8f
 8004db6:	d107      	bne.n	8004dc8 <gc_execute_line+0x13e8>
                (gc_block.modal.motion == MOTION_MODE_PROBE_AWAY_NO_ERROR)) { gc_parser_flags |= GC_PARSER_PROBE_IS_AWAY; }
 8004db8:	234b      	movs	r3, #75	; 0x4b
 8004dba:	18fb      	adds	r3, r7, r3
 8004dbc:	224b      	movs	r2, #75	; 0x4b
 8004dbe:	18ba      	adds	r2, r7, r2
 8004dc0:	7812      	ldrb	r2, [r2, #0]
 8004dc2:	2108      	movs	r1, #8
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	701a      	strb	r2, [r3, #0]
          // [G38 Errors]: Target is same current. No axis words. Cutter compensation is enabled. Feed rate
          //   is undefined. Probe is triggered. NOTE: Probe check moved to probe cycle. Instead of returning
          //   an error, it issues an alarm to prevent further motion to the probe. It's also done there to
          //   allow the planner buffer to empty and move off the probe trigger before another probing cycle.
          if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 8004dc8:	2352      	movs	r3, #82	; 0x52
 8004dca:	18fb      	adds	r3, r7, r3
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d110      	bne.n	8004df4 <gc_execute_line+0x1414>
 8004dd2:	231a      	movs	r3, #26
 8004dd4:	e318      	b.n	8005408 <gc_execute_line+0x1a28>
 8004dd6:	46c0      	nop			; (mov r8, r8)
 8004dd8:	200009a0 	.word	0x200009a0
 8004ddc:	2000095c 	.word	0x2000095c
 8004de0:	200009d4 	.word	0x200009d4
 8004de4:	20000978 	.word	0x20000978
 8004de8:	41cb3333 	.word	0x41cb3333
 8004dec:	3ba3d70a 	.word	0x3ba3d70a
 8004df0:	3a83126f 	.word	0x3a83126f
          if (isequal_position_vector(gc_state.position, gc_block.values.xyz)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Invalid target]
 8004df4:	49b3      	ldr	r1, [pc, #716]	; (80050c4 <gc_execute_line+0x16e4>)
 8004df6:	4bb4      	ldr	r3, [pc, #720]	; (80050c8 <gc_execute_line+0x16e8>)
 8004df8:	220c      	movs	r2, #12
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f007 fb08 	bl	800c410 <memcmp>
 8004e00:	1e03      	subs	r3, r0, #0
 8004e02:	d103      	bne.n	8004e0c <gc_execute_line+0x142c>
 8004e04:	2321      	movs	r3, #33	; 0x21
 8004e06:	e2ff      	b.n	8005408 <gc_execute_line+0x1a28>
          break;
 8004e08:	46c0      	nop			; (mov r8, r8)
 8004e0a:	e000      	b.n	8004e0e <gc_execute_line+0x142e>
          break;
 8004e0c:	46c0      	nop			; (mov r8, r8)

  // [21. Program flow ]: No error checks required.

  // [0. Non-specific error-checks]: Complete unused value words check, i.e. IJK used when in arc
  // radius mode, or axis words that aren't used in the block.
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) {
 8004e0e:	234b      	movs	r3, #75	; 0x4b
 8004e10:	18fb      	adds	r3, r7, r3
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	2201      	movs	r2, #1
 8004e16:	4013      	ands	r3, r2
 8004e18:	d008      	beq.n	8004e2c <gc_execute_line+0x144c>
      // Jogging only uses the F feed rate and XYZ value words. N is valid, but S and T are invalid.
      bit_false(value_words, (bit(WORD_N) | bit(WORD_F)));
 8004e1a:	234c      	movs	r3, #76	; 0x4c
 8004e1c:	18fb      	adds	r3, r7, r3
 8004e1e:	224c      	movs	r2, #76	; 0x4c
 8004e20:	18ba      	adds	r2, r7, r2
 8004e22:	8812      	ldrh	r2, [r2, #0]
 8004e24:	2121      	movs	r1, #33	; 0x21
 8004e26:	438a      	bics	r2, r1
 8004e28:	801a      	strh	r2, [r3, #0]
 8004e2a:	e007      	b.n	8004e3c <gc_execute_line+0x145c>
  } else {
      bit_false(value_words, (bit(WORD_N) | bit(WORD_F) | bit(WORD_S) | bit(WORD_T))); // Remove single-meaning value words.
 8004e2c:	234c      	movs	r3, #76	; 0x4c
 8004e2e:	18fb      	adds	r3, r7, r3
 8004e30:	224c      	movs	r2, #76	; 0x4c
 8004e32:	18ba      	adds	r2, r7, r2
 8004e34:	8812      	ldrh	r2, [r2, #0]
 8004e36:	49a5      	ldr	r1, [pc, #660]	; (80050cc <gc_execute_line+0x16ec>)
 8004e38:	400a      	ands	r2, r1
 8004e3a:	801a      	strh	r2, [r3, #0]
  }
  if (axis_command) { bit_false(value_words,(bit(WORD_X)|bit(WORD_Y)|bit(WORD_Z))); } // Remove axis words.
 8004e3c:	2357      	movs	r3, #87	; 0x57
 8004e3e:	18fb      	adds	r3, r7, r3
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d007      	beq.n	8004e56 <gc_execute_line+0x1476>
 8004e46:	234c      	movs	r3, #76	; 0x4c
 8004e48:	18fb      	adds	r3, r7, r3
 8004e4a:	224c      	movs	r2, #76	; 0x4c
 8004e4c:	18ba      	adds	r2, r7, r2
 8004e4e:	8812      	ldrh	r2, [r2, #0]
 8004e50:	499f      	ldr	r1, [pc, #636]	; (80050d0 <gc_execute_line+0x16f0>)
 8004e52:	400a      	ands	r2, r1
 8004e54:	801a      	strh	r2, [r3, #0]
  if (value_words) { FAIL(STATUS_GCODE_UNUSED_WORDS); } // [Unused words]
 8004e56:	234c      	movs	r3, #76	; 0x4c
 8004e58:	18fb      	adds	r3, r7, r3
 8004e5a:	881b      	ldrh	r3, [r3, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <gc_execute_line+0x1484>
 8004e60:	2324      	movs	r3, #36	; 0x24
 8004e62:	e2d1      	b.n	8005408 <gc_execute_line+0x1a28>
     need to update the state and execute the block according to the order-of-execution.
  */

  // Initialize planner data struct for motion blocks.
  plan_line_data_t plan_data;
  plan_line_data_t *pl_data = &plan_data;
 8004e64:	2308      	movs	r3, #8
 8004e66:	18fb      	adds	r3, r7, r3
 8004e68:	62bb      	str	r3, [r7, #40]	; 0x28
  memset(pl_data,0,sizeof(plan_line_data_t)); // Zero pl_data struct
 8004e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6c:	220c      	movs	r2, #12
 8004e6e:	2100      	movs	r1, #0
 8004e70:	0018      	movs	r0, r3
 8004e72:	f007 fae5 	bl	800c440 <memset>

                                              // Intercept jog commands and complete error checking for valid jog commands and execute.
                                              // NOTE: G-code parser state is not updated, except the position to ensure sequential jog
                                              // targets are computed correctly. The final parser position after a jog is updated in
                                              // protocol_execute_realtime() when jogging completes or is canceled.
  if (gc_parser_flags & GC_PARSER_JOG_MOTION) {
 8004e76:	234b      	movs	r3, #75	; 0x4b
 8004e78:	18fb      	adds	r3, r7, r3
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	4013      	ands	r3, r2
 8004e80:	d038      	beq.n	8004ef4 <gc_execute_line+0x1514>
      // Only distance and unit modal commands and G53 absolute override command are allowed.
      // NOTE: Feed rate word and axis word checks have already been performed in STEP 3.
      if (command_words & ~(bit(MODAL_GROUP_G3) | bit(MODAL_GROUP_G6 | bit(MODAL_GROUP_G0)))) { FAIL(STATUS_INVALID_JOG_COMMAND) };
 8004e82:	234e      	movs	r3, #78	; 0x4e
 8004e84:	18fb      	adds	r3, r7, r3
 8004e86:	881b      	ldrh	r3, [r3, #0]
 8004e88:	2249      	movs	r2, #73	; 0x49
 8004e8a:	4393      	bics	r3, r2
 8004e8c:	d001      	beq.n	8004e92 <gc_execute_line+0x14b2>
 8004e8e:	2310      	movs	r3, #16
 8004e90:	e2ba      	b.n	8005408 <gc_execute_line+0x1a28>
      if (!(gc_block.non_modal_command == NON_MODAL_ABSOLUTE_OVERRIDE || gc_block.non_modal_command == NON_MODAL_NO_ACTION)) { FAIL(STATUS_INVALID_JOG_COMMAND); }
 8004e92:	4b90      	ldr	r3, [pc, #576]	; (80050d4 <gc_execute_line+0x16f4>)
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b35      	cmp	r3, #53	; 0x35
 8004e98:	d005      	beq.n	8004ea6 <gc_execute_line+0x14c6>
 8004e9a:	4b8e      	ldr	r3, [pc, #568]	; (80050d4 <gc_execute_line+0x16f4>)
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <gc_execute_line+0x14c6>
 8004ea2:	2310      	movs	r3, #16
 8004ea4:	e2b0      	b.n	8005408 <gc_execute_line+0x1a28>

      // Initialize planner data to current spindle and coolant modal state.
      pl_data->spindle_speed = gc_state.spindle_speed;
 8004ea6:	4b8c      	ldr	r3, [pc, #560]	; (80050d8 <gc_execute_line+0x16f8>)
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eac:	605a      	str	r2, [r3, #4]
      plan_data.condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 8004eae:	4b8a      	ldr	r3, [pc, #552]	; (80050d8 <gc_execute_line+0x16f8>)
 8004eb0:	7a5a      	ldrb	r2, [r3, #9]
 8004eb2:	4b89      	ldr	r3, [pc, #548]	; (80050d8 <gc_execute_line+0x16f8>)
 8004eb4:	7a1b      	ldrb	r3, [r3, #8]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	2308      	movs	r3, #8
 8004ebc:	18fb      	adds	r3, r7, r3
 8004ebe:	721a      	strb	r2, [r3, #8]

      uint8_t status = jog_execute(&plan_data, &gc_block);
 8004ec0:	2327      	movs	r3, #39	; 0x27
 8004ec2:	18fc      	adds	r4, r7, r3
 8004ec4:	4a83      	ldr	r2, [pc, #524]	; (80050d4 <gc_execute_line+0x16f4>)
 8004ec6:	2308      	movs	r3, #8
 8004ec8:	18fb      	adds	r3, r7, r3
 8004eca:	0011      	movs	r1, r2
 8004ecc:	0018      	movs	r0, r3
 8004ece:	f000 faaf 	bl	8005430 <jog_execute>
 8004ed2:	0003      	movs	r3, r0
 8004ed4:	7023      	strb	r3, [r4, #0]
      if (status == STATUS_OK) { memcpy(gc_state.position, gc_block.values.xyz, sizeof(gc_block.values.xyz)); }
 8004ed6:	2327      	movs	r3, #39	; 0x27
 8004ed8:	18fb      	adds	r3, r7, r3
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d105      	bne.n	8004eec <gc_execute_line+0x150c>
 8004ee0:	4b7d      	ldr	r3, [pc, #500]	; (80050d8 <gc_execute_line+0x16f8>)
 8004ee2:	4a7c      	ldr	r2, [pc, #496]	; (80050d4 <gc_execute_line+0x16f4>)
 8004ee4:	331c      	adds	r3, #28
 8004ee6:	3234      	adds	r2, #52	; 0x34
 8004ee8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004eea:	c313      	stmia	r3!, {r0, r1, r4}
      return(status);
 8004eec:	2327      	movs	r3, #39	; 0x27
 8004eee:	18fb      	adds	r3, r7, r3
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	e289      	b.n	8005408 <gc_execute_line+0x1a28>
  }

  // If in laser mode, setup laser power based on current and past parser conditions.
  if (bit_istrue(settings.flags, BITFLAG_LASER_MODE)) {
 8004ef4:	4b79      	ldr	r3, [pc, #484]	; (80050dc <gc_execute_line+0x16fc>)
 8004ef6:	2248      	movs	r2, #72	; 0x48
 8004ef8:	5c9b      	ldrb	r3, [r3, r2]
 8004efa:	001a      	movs	r2, r3
 8004efc:	2302      	movs	r3, #2
 8004efe:	4013      	ands	r3, r2
 8004f00:	d054      	beq.n	8004fac <gc_execute_line+0x15cc>
      if (!((gc_block.modal.motion == MOTION_MODE_LINEAR) || (gc_block.modal.motion == MOTION_MODE_CW_ARC)
 8004f02:	4b74      	ldr	r3, [pc, #464]	; (80050d4 <gc_execute_line+0x16f4>)
 8004f04:	785b      	ldrb	r3, [r3, #1]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d00f      	beq.n	8004f2a <gc_execute_line+0x154a>
 8004f0a:	4b72      	ldr	r3, [pc, #456]	; (80050d4 <gc_execute_line+0x16f4>)
 8004f0c:	785b      	ldrb	r3, [r3, #1]
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d00b      	beq.n	8004f2a <gc_execute_line+0x154a>
          || (gc_block.modal.motion == MOTION_MODE_CCW_ARC))) {
 8004f12:	4b70      	ldr	r3, [pc, #448]	; (80050d4 <gc_execute_line+0x16f4>)
 8004f14:	785b      	ldrb	r3, [r3, #1]
      if (!((gc_block.modal.motion == MOTION_MODE_LINEAR) || (gc_block.modal.motion == MOTION_MODE_CW_ARC)
 8004f16:	2b03      	cmp	r3, #3
 8004f18:	d007      	beq.n	8004f2a <gc_execute_line+0x154a>
          gc_parser_flags |= GC_PARSER_LASER_DISABLE;
 8004f1a:	234b      	movs	r3, #75	; 0x4b
 8004f1c:	18fb      	adds	r3, r7, r3
 8004f1e:	224b      	movs	r2, #75	; 0x4b
 8004f20:	18ba      	adds	r2, r7, r2
 8004f22:	7812      	ldrb	r2, [r2, #0]
 8004f24:	2140      	movs	r1, #64	; 0x40
 8004f26:	430a      	orrs	r2, r1
 8004f28:	701a      	strb	r2, [r3, #0]
      }

      // Any motion mode with axis words is allowed to be passed from a spindle speed update. 
      // NOTE: G1 and G0 without axis words sets axis_command to none. G28/30 are intentionally omitted.
      // TODO: Check sync conditions for M3 enabled motions that don't enter the planner. (zero length).
      if (axis_words && (axis_command == AXIS_COMMAND_MOTION_MODE)) {
 8004f2a:	2352      	movs	r3, #82	; 0x52
 8004f2c:	18fb      	adds	r3, r7, r3
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00e      	beq.n	8004f52 <gc_execute_line+0x1572>
 8004f34:	2357      	movs	r3, #87	; 0x57
 8004f36:	18fb      	adds	r3, r7, r3
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d109      	bne.n	8004f52 <gc_execute_line+0x1572>
        gc_parser_flags |= GC_PARSER_LASER_ISMOTION;
 8004f3e:	234b      	movs	r3, #75	; 0x4b
 8004f40:	18fb      	adds	r3, r7, r3
 8004f42:	224b      	movs	r2, #75	; 0x4b
 8004f44:	18ba      	adds	r2, r7, r2
 8004f46:	7812      	ldrb	r2, [r2, #0]
 8004f48:	2180      	movs	r1, #128	; 0x80
 8004f4a:	4249      	negs	r1, r1
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	701a      	strb	r2, [r3, #0]
 8004f50:	e02c      	b.n	8004fac <gc_execute_line+0x15cc>
      }
      else {
        // M3 constant power laser requires planner syncs to update the laser when changing between
        // a G1/2/3 motion mode state and vice versa when there is no motion in the line.
        if (gc_state.modal.spindle == SPINDLE_ENABLE_CW) {
 8004f52:	4b61      	ldr	r3, [pc, #388]	; (80050d8 <gc_execute_line+0x16f8>)
 8004f54:	7a5b      	ldrb	r3, [r3, #9]
 8004f56:	2b10      	cmp	r3, #16
 8004f58:	d128      	bne.n	8004fac <gc_execute_line+0x15cc>
          if ((gc_state.modal.motion == MOTION_MODE_LINEAR) || (gc_state.modal.motion == MOTION_MODE_CW_ARC)
 8004f5a:	4b5f      	ldr	r3, [pc, #380]	; (80050d8 <gc_execute_line+0x16f8>)
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d007      	beq.n	8004f72 <gc_execute_line+0x1592>
 8004f62:	4b5d      	ldr	r3, [pc, #372]	; (80050d8 <gc_execute_line+0x16f8>)
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d003      	beq.n	8004f72 <gc_execute_line+0x1592>
            || (gc_state.modal.motion == MOTION_MODE_CCW_ARC)) {
 8004f6a:	4b5b      	ldr	r3, [pc, #364]	; (80050d8 <gc_execute_line+0x16f8>)
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	2b03      	cmp	r3, #3
 8004f70:	d10e      	bne.n	8004f90 <gc_execute_line+0x15b0>
            if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8004f72:	234b      	movs	r3, #75	; 0x4b
 8004f74:	18fb      	adds	r3, r7, r3
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	2240      	movs	r2, #64	; 0x40
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	d016      	beq.n	8004fac <gc_execute_line+0x15cc>
              gc_parser_flags |= GC_PARSER_LASER_FORCE_SYNC; // Change from G1/2/3 motion mode.
 8004f7e:	234b      	movs	r3, #75	; 0x4b
 8004f80:	18fb      	adds	r3, r7, r3
 8004f82:	224b      	movs	r2, #75	; 0x4b
 8004f84:	18ba      	adds	r2, r7, r2
 8004f86:	7812      	ldrb	r2, [r2, #0]
 8004f88:	2120      	movs	r1, #32
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	701a      	strb	r2, [r3, #0]
            if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8004f8e:	e00d      	b.n	8004fac <gc_execute_line+0x15cc>
            }
          }
          else {
            // When changing to a G1 motion mode without axis words from a non-G1/2/3 motion mode.
            if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8004f90:	234b      	movs	r3, #75	; 0x4b
 8004f92:	18fb      	adds	r3, r7, r3
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	2240      	movs	r2, #64	; 0x40
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d107      	bne.n	8004fac <gc_execute_line+0x15cc>
              gc_parser_flags |= GC_PARSER_LASER_FORCE_SYNC;
 8004f9c:	234b      	movs	r3, #75	; 0x4b
 8004f9e:	18fb      	adds	r3, r7, r3
 8004fa0:	224b      	movs	r2, #75	; 0x4b
 8004fa2:	18ba      	adds	r2, r7, r2
 8004fa4:	7812      	ldrb	r2, [r2, #0]
 8004fa6:	2120      	movs	r1, #32
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	701a      	strb	r2, [r3, #0]
      }
  }

  // [0. Non-specific/common error-checks and miscellaneous setup]:
  // NOTE: If no line number is present, the value is zero.
  gc_state.line_number = gc_block.values.n;
 8004fac:	4b49      	ldr	r3, [pc, #292]	; (80050d4 <gc_execute_line+0x16f4>)
 8004fae:	6a1a      	ldr	r2, [r3, #32]
 8004fb0:	4b49      	ldr	r3, [pc, #292]	; (80050d8 <gc_execute_line+0x16f8>)
 8004fb2:	619a      	str	r2, [r3, #24]
  #endif

  // [1. Comments feedback ]:  NOT SUPPORTED

  // [2. Set feed rate mode ]:
  gc_state.modal.feed_rate = gc_block.modal.feed_rate;
 8004fb4:	4b47      	ldr	r3, [pc, #284]	; (80050d4 <gc_execute_line+0x16f4>)
 8004fb6:	789a      	ldrb	r2, [r3, #2]
 8004fb8:	4b47      	ldr	r3, [pc, #284]	; (80050d8 <gc_execute_line+0x16f8>)
 8004fba:	705a      	strb	r2, [r3, #1]
  if (gc_state.modal.feed_rate) { pl_data->condition |= PL_COND_FLAG_INVERSE_TIME; } // Set condition flag for planner use.
 8004fbc:	4b46      	ldr	r3, [pc, #280]	; (80050d8 <gc_execute_line+0x16f8>)
 8004fbe:	785b      	ldrb	r3, [r3, #1]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d006      	beq.n	8004fd2 <gc_execute_line+0x15f2>
 8004fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc6:	7a1b      	ldrb	r3, [r3, #8]
 8004fc8:	2208      	movs	r2, #8
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd0:	721a      	strb	r2, [r3, #8]

  // [3. Set feed rate ]:
  gc_state.feed_rate = gc_block.values.f; // Always copy this value. See feed rate error-checking.
 8004fd2:	4b40      	ldr	r3, [pc, #256]	; (80050d4 <gc_execute_line+0x16f4>)
 8004fd4:	68da      	ldr	r2, [r3, #12]
 8004fd6:	4b40      	ldr	r3, [pc, #256]	; (80050d8 <gc_execute_line+0x16f8>)
 8004fd8:	611a      	str	r2, [r3, #16]
  pl_data->feed_rate = gc_state.feed_rate; // Record data for planner use.
 8004fda:	4b3f      	ldr	r3, [pc, #252]	; (80050d8 <gc_execute_line+0x16f8>)
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe0:	601a      	str	r2, [r3, #0]

  // [4. Set spindle speed ]:
  if ((gc_state.spindle_speed != gc_block.values.s) || bit_istrue(gc_parser_flags, GC_PARSER_LASER_FORCE_SYNC)) {
 8004fe2:	4b3d      	ldr	r3, [pc, #244]	; (80050d8 <gc_execute_line+0x16f8>)
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	4b3b      	ldr	r3, [pc, #236]	; (80050d4 <gc_execute_line+0x16f4>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fea:	1c19      	adds	r1, r3, #0
 8004fec:	1c10      	adds	r0, r2, #0
 8004fee:	f7fb f96b 	bl	80002c8 <__aeabi_fcmpeq>
 8004ff2:	1e03      	subs	r3, r0, #0
 8004ff4:	d005      	beq.n	8005002 <gc_execute_line+0x1622>
 8004ff6:	234b      	movs	r3, #75	; 0x4b
 8004ff8:	18fb      	adds	r3, r7, r3
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	4013      	ands	r3, r2
 8005000:	d023      	beq.n	800504a <gc_execute_line+0x166a>
      if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8005002:	4b35      	ldr	r3, [pc, #212]	; (80050d8 <gc_execute_line+0x16f8>)
 8005004:	7a5b      	ldrb	r3, [r3, #9]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d01b      	beq.n	8005042 <gc_execute_line+0x1662>
#ifdef VARIABLE_SPINDLE
        if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_ISMOTION)) {
 800500a:	234b      	movs	r3, #75	; 0x4b
 800500c:	18fb      	adds	r3, r7, r3
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	b25b      	sxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	db15      	blt.n	8005042 <gc_execute_line+0x1662>
          if (bit_istrue(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 8005016:	234b      	movs	r3, #75	; 0x4b
 8005018:	18fb      	adds	r3, r7, r3
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	2240      	movs	r2, #64	; 0x40
 800501e:	4013      	ands	r3, r2
 8005020:	d007      	beq.n	8005032 <gc_execute_line+0x1652>
            spindle_sync(gc_state.modal.spindle, 0.0);
 8005022:	4b2d      	ldr	r3, [pc, #180]	; (80050d8 <gc_execute_line+0x16f8>)
 8005024:	7a5b      	ldrb	r3, [r3, #9]
 8005026:	2200      	movs	r2, #0
 8005028:	1c11      	adds	r1, r2, #0
 800502a:	0018      	movs	r0, r3
 800502c:	f005 f81a 	bl	800a064 <spindle_sync>
 8005030:	e007      	b.n	8005042 <gc_execute_line+0x1662>
          }
          else { spindle_sync(gc_state.modal.spindle, gc_block.values.s); }
 8005032:	4b29      	ldr	r3, [pc, #164]	; (80050d8 <gc_execute_line+0x16f8>)
 8005034:	7a5a      	ldrb	r2, [r3, #9]
 8005036:	4b27      	ldr	r3, [pc, #156]	; (80050d4 <gc_execute_line+0x16f4>)
 8005038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503a:	1c19      	adds	r1, r3, #0
 800503c:	0010      	movs	r0, r2
 800503e:	f005 f811 	bl	800a064 <spindle_sync>
        }
#else
          spindle_sync(gc_state.modal.spindle, 0.0);
#endif
      }
      gc_state.spindle_speed = gc_block.values.s; // Update spindle speed state.
 8005042:	4b24      	ldr	r3, [pc, #144]	; (80050d4 <gc_execute_line+0x16f4>)
 8005044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005046:	4b24      	ldr	r3, [pc, #144]	; (80050d8 <gc_execute_line+0x16f8>)
 8005048:	60da      	str	r2, [r3, #12]
  }
  // NOTE: Pass zero spindle speed for all restricted laser motions.
  if (bit_isfalse(gc_parser_flags, GC_PARSER_LASER_DISABLE)) {
 800504a:	234b      	movs	r3, #75	; 0x4b
 800504c:	18fb      	adds	r3, r7, r3
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	2240      	movs	r2, #64	; 0x40
 8005052:	4013      	ands	r3, r2
 8005054:	d103      	bne.n	800505e <gc_execute_line+0x167e>
      pl_data->spindle_speed = gc_state.spindle_speed; // Record data for planner use. 
 8005056:	4b20      	ldr	r3, [pc, #128]	; (80050d8 <gc_execute_line+0x16f8>)
 8005058:	68da      	ldr	r2, [r3, #12]
 800505a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505c:	605a      	str	r2, [r3, #4]
  } // else { pl_data->spindle_speed = 0.0; } // Initialized as zero already.

  // [5. Select tool ]: NOT SUPPORTED. Only tracks tool value.
  gc_state.tool = gc_block.values.t;
 800505e:	4b1d      	ldr	r3, [pc, #116]	; (80050d4 <gc_execute_line+0x16f4>)
 8005060:	2230      	movs	r2, #48	; 0x30
 8005062:	5c9a      	ldrb	r2, [r3, r2]
 8005064:	4b1c      	ldr	r3, [pc, #112]	; (80050d8 <gc_execute_line+0x16f8>)
 8005066:	751a      	strb	r2, [r3, #20]

  // [6. Change tool ]: NOT SUPPORTED

  // [7. Spindle control ]:
  if (gc_state.modal.spindle != gc_block.modal.spindle) {
 8005068:	4b1b      	ldr	r3, [pc, #108]	; (80050d8 <gc_execute_line+0x16f8>)
 800506a:	7a5a      	ldrb	r2, [r3, #9]
 800506c:	4b19      	ldr	r3, [pc, #100]	; (80050d4 <gc_execute_line+0x16f4>)
 800506e:	7a9b      	ldrb	r3, [r3, #10]
 8005070:	429a      	cmp	r2, r3
 8005072:	d00b      	beq.n	800508c <gc_execute_line+0x16ac>
    // Update spindle control and apply spindle speed when enabling it in this block.
    // NOTE: All spindle state changes are synced, even in laser mode. Also, pl_data,
    // rather than gc_state, is used to manage laser state for non-laser motions.
    spindle_sync(gc_block.modal.spindle, pl_data->spindle_speed);
 8005074:	4b17      	ldr	r3, [pc, #92]	; (80050d4 <gc_execute_line+0x16f4>)
 8005076:	7a9a      	ldrb	r2, [r3, #10]
 8005078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	1c19      	adds	r1, r3, #0
 800507e:	0010      	movs	r0, r2
 8005080:	f004 fff0 	bl	800a064 <spindle_sync>
    gc_state.modal.spindle = gc_block.modal.spindle;
 8005084:	4b13      	ldr	r3, [pc, #76]	; (80050d4 <gc_execute_line+0x16f4>)
 8005086:	7a9a      	ldrb	r2, [r3, #10]
 8005088:	4b13      	ldr	r3, [pc, #76]	; (80050d8 <gc_execute_line+0x16f8>)
 800508a:	725a      	strb	r2, [r3, #9]
  }
  pl_data->condition |= gc_state.modal.spindle; // Set condition flag for planner use.
 800508c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508e:	7a1a      	ldrb	r2, [r3, #8]
 8005090:	4b11      	ldr	r3, [pc, #68]	; (80050d8 <gc_execute_line+0x16f8>)
 8005092:	7a5b      	ldrb	r3, [r3, #9]
 8005094:	4313      	orrs	r3, r2
 8005096:	b2da      	uxtb	r2, r3
 8005098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509a:	721a      	strb	r2, [r3, #8]

  // [8. Coolant control ]:
  if (gc_state.modal.coolant != gc_block.modal.coolant) {
 800509c:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <gc_execute_line+0x16f8>)
 800509e:	7a1a      	ldrb	r2, [r3, #8]
 80050a0:	4b0c      	ldr	r3, [pc, #48]	; (80050d4 <gc_execute_line+0x16f4>)
 80050a2:	7a5b      	ldrb	r3, [r3, #9]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d023      	beq.n	80050f0 <gc_execute_line+0x1710>
    // NOTE: Coolant M-codes are modal. Only one command per line is allowed. But, multiple states
    // can exist at the same time, while coolant disable clears all states.
    coolant_sync(gc_block.modal.coolant);
 80050a8:	4b0a      	ldr	r3, [pc, #40]	; (80050d4 <gc_execute_line+0x16f4>)
 80050aa:	7a5b      	ldrb	r3, [r3, #9]
 80050ac:	0018      	movs	r0, r3
 80050ae:	f7fe fba1 	bl	80037f4 <coolant_sync>
    if (gc_block.modal.coolant == COOLANT_DISABLE) { gc_state.modal.coolant = COOLANT_DISABLE; }
 80050b2:	4b08      	ldr	r3, [pc, #32]	; (80050d4 <gc_execute_line+0x16f4>)
 80050b4:	7a5b      	ldrb	r3, [r3, #9]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d112      	bne.n	80050e0 <gc_execute_line+0x1700>
 80050ba:	4b07      	ldr	r3, [pc, #28]	; (80050d8 <gc_execute_line+0x16f8>)
 80050bc:	2200      	movs	r2, #0
 80050be:	721a      	strb	r2, [r3, #8]
 80050c0:	e016      	b.n	80050f0 <gc_execute_line+0x1710>
 80050c2:	46c0      	nop			; (mov r8, r8)
 80050c4:	200009d4 	.word	0x200009d4
 80050c8:	20000978 	.word	0x20000978
 80050cc:	fffffcde 	.word	0xfffffcde
 80050d0:	ffffe3ff 	.word	0xffffe3ff
 80050d4:	200009a0 	.word	0x200009a0
 80050d8:	2000095c 	.word	0x2000095c
 80050dc:	20000acc 	.word	0x20000acc
    else { gc_state.modal.coolant |= gc_block.modal.coolant; }
 80050e0:	4bcb      	ldr	r3, [pc, #812]	; (8005410 <gc_execute_line+0x1a30>)
 80050e2:	7a1a      	ldrb	r2, [r3, #8]
 80050e4:	4bcb      	ldr	r3, [pc, #812]	; (8005414 <gc_execute_line+0x1a34>)
 80050e6:	7a5b      	ldrb	r3, [r3, #9]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	4bc8      	ldr	r3, [pc, #800]	; (8005410 <gc_execute_line+0x1a30>)
 80050ee:	721a      	strb	r2, [r3, #8]
  }
  pl_data->condition |= gc_state.modal.coolant; // Set condition flag for planner use.
 80050f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f2:	7a1a      	ldrb	r2, [r3, #8]
 80050f4:	4bc6      	ldr	r3, [pc, #792]	; (8005410 <gc_execute_line+0x1a30>)
 80050f6:	7a1b      	ldrb	r3, [r3, #8]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fe:	721a      	strb	r2, [r3, #8]
			mc_override_ctrl_update(gc_state.modal.override);
		}
	#endif
	
  // [10. Dwell ]:
  if (gc_block.non_modal_command == NON_MODAL_DWELL) { mc_dwell(gc_block.values.p); }
 8005100:	4bc4      	ldr	r3, [pc, #784]	; (8005414 <gc_execute_line+0x1a34>)
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	2b04      	cmp	r3, #4
 8005106:	d104      	bne.n	8005112 <gc_execute_line+0x1732>
 8005108:	4bc2      	ldr	r3, [pc, #776]	; (8005414 <gc_execute_line+0x1a34>)
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	1c18      	adds	r0, r3, #0
 800510e:	f001 f8cf 	bl	80062b0 <mc_dwell>

  // [11. Set active plane ]:
  gc_state.modal.plane_select = gc_block.modal.plane_select;
 8005112:	4bc0      	ldr	r3, [pc, #768]	; (8005414 <gc_execute_line+0x1a34>)
 8005114:	795a      	ldrb	r2, [r3, #5]
 8005116:	4bbe      	ldr	r3, [pc, #760]	; (8005410 <gc_execute_line+0x1a30>)
 8005118:	711a      	strb	r2, [r3, #4]

  // [12. Set length units ]:
  gc_state.modal.units = gc_block.modal.units;
 800511a:	4bbe      	ldr	r3, [pc, #760]	; (8005414 <gc_execute_line+0x1a34>)
 800511c:	78da      	ldrb	r2, [r3, #3]
 800511e:	4bbc      	ldr	r3, [pc, #752]	; (8005410 <gc_execute_line+0x1a30>)
 8005120:	709a      	strb	r2, [r3, #2]

  // [14. Cutter length compensation ]: G43.1 and G49 supported. G43 NOT SUPPORTED.
  // NOTE: If G43 were supported, its operation wouldn't be any different from G43.1 in terms
  // of execution. The error-checking step would simply load the offset value into the correct
  // axis of the block XYZ value array.
  if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // Indicates a change.
 8005122:	2357      	movs	r3, #87	; 0x57
 8005124:	18fb      	adds	r3, r7, r3
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	2b03      	cmp	r3, #3
 800512a:	d11a      	bne.n	8005162 <gc_execute_line+0x1782>
    gc_state.modal.tool_length = gc_block.modal.tool_length;
 800512c:	4bb9      	ldr	r3, [pc, #740]	; (8005414 <gc_execute_line+0x1a34>)
 800512e:	799a      	ldrb	r2, [r3, #6]
 8005130:	4bb7      	ldr	r3, [pc, #732]	; (8005410 <gc_execute_line+0x1a30>)
 8005132:	715a      	strb	r2, [r3, #5]
    if (gc_state.modal.tool_length == TOOL_LENGTH_OFFSET_CANCEL) { // G49
 8005134:	4bb6      	ldr	r3, [pc, #728]	; (8005410 <gc_execute_line+0x1a30>)
 8005136:	795b      	ldrb	r3, [r3, #5]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d102      	bne.n	8005142 <gc_execute_line+0x1762>
      gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS] = 0.0f;
 800513c:	4bb5      	ldr	r3, [pc, #724]	; (8005414 <gc_execute_line+0x1a34>)
 800513e:	2200      	movs	r2, #0
 8005140:	63da      	str	r2, [r3, #60]	; 0x3c
    } // else G43.1
    if ( gc_state.tool_length_offset != gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS] ) {
 8005142:	4bb3      	ldr	r3, [pc, #716]	; (8005410 <gc_execute_line+0x1a30>)
 8005144:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005146:	4bb3      	ldr	r3, [pc, #716]	; (8005414 <gc_execute_line+0x1a34>)
 8005148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800514a:	1c19      	adds	r1, r3, #0
 800514c:	1c10      	adds	r0, r2, #0
 800514e:	f7fb f8bb 	bl	80002c8 <__aeabi_fcmpeq>
 8005152:	1e03      	subs	r3, r0, #0
 8005154:	d105      	bne.n	8005162 <gc_execute_line+0x1782>
      gc_state.tool_length_offset = gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS];
 8005156:	4baf      	ldr	r3, [pc, #700]	; (8005414 <gc_execute_line+0x1a34>)
 8005158:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800515a:	4bad      	ldr	r3, [pc, #692]	; (8005410 <gc_execute_line+0x1a30>)
 800515c:	641a      	str	r2, [r3, #64]	; 0x40
      system_flag_wco_change();
 800515e:	f006 fd55 	bl	800bc0c <system_flag_wco_change>
    }
  }

  // [15. Coordinate system selection ]:
  if (gc_state.modal.coord_select != gc_block.modal.coord_select) {
 8005162:	4bab      	ldr	r3, [pc, #684]	; (8005410 <gc_execute_line+0x1a30>)
 8005164:	799a      	ldrb	r2, [r3, #6]
 8005166:	4bab      	ldr	r3, [pc, #684]	; (8005414 <gc_execute_line+0x1a34>)
 8005168:	79db      	ldrb	r3, [r3, #7]
 800516a:	429a      	cmp	r2, r3
 800516c:	d00b      	beq.n	8005186 <gc_execute_line+0x17a6>
    gc_state.modal.coord_select = gc_block.modal.coord_select;
 800516e:	4ba9      	ldr	r3, [pc, #676]	; (8005414 <gc_execute_line+0x1a34>)
 8005170:	79da      	ldrb	r2, [r3, #7]
 8005172:	4ba7      	ldr	r3, [pc, #668]	; (8005410 <gc_execute_line+0x1a30>)
 8005174:	719a      	strb	r2, [r3, #6]
    memcpy(gc_state.coord_system,block_coord_system,N_AXIS*sizeof(float));
 8005176:	4ba6      	ldr	r3, [pc, #664]	; (8005410 <gc_execute_line+0x1a30>)
 8005178:	2214      	movs	r2, #20
 800517a:	18ba      	adds	r2, r7, r2
 800517c:	3328      	adds	r3, #40	; 0x28
 800517e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005180:	c313      	stmia	r3!, {r0, r1, r4}
    system_flag_wco_change();
 8005182:	f006 fd43 	bl	800bc0c <system_flag_wco_change>

  // [16. Set path control mode ]: G61.1/G64 NOT SUPPORTED
  // gc_state.modal.control = gc_block.modal.control; // NOTE: Always default.

  // [17. Set distance mode ]:
  gc_state.modal.distance = gc_block.modal.distance;
 8005186:	4ba3      	ldr	r3, [pc, #652]	; (8005414 <gc_execute_line+0x1a34>)
 8005188:	791a      	ldrb	r2, [r3, #4]
 800518a:	4ba1      	ldr	r3, [pc, #644]	; (8005410 <gc_execute_line+0x1a30>)
 800518c:	70da      	strb	r2, [r3, #3]

  // [18. Set retract mode ]: NOT SUPPORTED

  // [19. Go to predefined position, Set G10, or Set axis offsets ]:
  switch(gc_block.non_modal_command) {
 800518e:	4ba1      	ldr	r3, [pc, #644]	; (8005414 <gc_execute_line+0x1a34>)
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	2b26      	cmp	r3, #38	; 0x26
 8005194:	d045      	beq.n	8005222 <gc_execute_line+0x1842>
 8005196:	dc06      	bgt.n	80051a6 <gc_execute_line+0x17c6>
 8005198:	2b1c      	cmp	r3, #28
 800519a:	d023      	beq.n	80051e4 <gc_execute_line+0x1804>
 800519c:	2b1e      	cmp	r3, #30
 800519e:	d021      	beq.n	80051e4 <gc_execute_line+0x1804>
 80051a0:	2b0a      	cmp	r3, #10
 80051a2:	d007      	beq.n	80051b4 <gc_execute_line+0x17d4>
 80051a4:	e05c      	b.n	8005260 <gc_execute_line+0x1880>
 80051a6:	2b5c      	cmp	r3, #92	; 0x5c
 80051a8:	d047      	beq.n	800523a <gc_execute_line+0x185a>
 80051aa:	2b66      	cmp	r3, #102	; 0x66
 80051ac:	d04e      	beq.n	800524c <gc_execute_line+0x186c>
 80051ae:	2b28      	cmp	r3, #40	; 0x28
 80051b0:	d03d      	beq.n	800522e <gc_execute_line+0x184e>
 80051b2:	e055      	b.n	8005260 <gc_execute_line+0x1880>
    case NON_MODAL_SET_COORDINATE_DATA:
      settings_write_coord_data(coord_select,gc_block.values.ijk);
 80051b4:	4a98      	ldr	r2, [pc, #608]	; (8005418 <gc_execute_line+0x1a38>)
 80051b6:	2353      	movs	r3, #83	; 0x53
 80051b8:	18fb      	adds	r3, r7, r3
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	0011      	movs	r1, r2
 80051be:	0018      	movs	r0, r3
 80051c0:	f004 f9e2 	bl	8009588 <settings_write_coord_data>
      // Update system coordinate system if currently active.
      if (gc_state.modal.coord_select == coord_select) {
 80051c4:	4b92      	ldr	r3, [pc, #584]	; (8005410 <gc_execute_line+0x1a30>)
 80051c6:	799b      	ldrb	r3, [r3, #6]
 80051c8:	2253      	movs	r2, #83	; 0x53
 80051ca:	18ba      	adds	r2, r7, r2
 80051cc:	7812      	ldrb	r2, [r2, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d145      	bne.n	800525e <gc_execute_line+0x187e>
        memcpy(gc_state.coord_system,gc_block.values.ijk,N_AXIS*sizeof(float));
 80051d2:	4b8f      	ldr	r3, [pc, #572]	; (8005410 <gc_execute_line+0x1a30>)
 80051d4:	4a8f      	ldr	r2, [pc, #572]	; (8005414 <gc_execute_line+0x1a34>)
 80051d6:	3328      	adds	r3, #40	; 0x28
 80051d8:	3210      	adds	r2, #16
 80051da:	ca13      	ldmia	r2!, {r0, r1, r4}
 80051dc:	c313      	stmia	r3!, {r0, r1, r4}
        system_flag_wco_change();
 80051de:	f006 fd15 	bl	800bc0c <system_flag_wco_change>
      }
      break;
 80051e2:	e03c      	b.n	800525e <gc_execute_line+0x187e>
    case NON_MODAL_GO_HOME_0: case NON_MODAL_GO_HOME_1:
      // Move to intermediate position before going home. Obeys current coordinate system and offsets
      // and absolute and incremental modes.
      pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80051e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e6:	7a1b      	ldrb	r3, [r3, #8]
 80051e8:	2201      	movs	r2, #1
 80051ea:	4313      	orrs	r3, r2
 80051ec:	b2da      	uxtb	r2, r3
 80051ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f0:	721a      	strb	r2, [r3, #8]
      if (axis_command) { mc_line(gc_block.values.xyz, pl_data); }
 80051f2:	2357      	movs	r3, #87	; 0x57
 80051f4:	18fb      	adds	r3, r7, r3
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <gc_execute_line+0x1828>
 80051fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051fe:	4b87      	ldr	r3, [pc, #540]	; (800541c <gc_execute_line+0x1a3c>)
 8005200:	0011      	movs	r1, r2
 8005202:	0018      	movs	r0, r3
 8005204:	f000 fd9e 	bl	8005d44 <mc_line>
      mc_line(gc_block.values.ijk, pl_data);
 8005208:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800520a:	4b83      	ldr	r3, [pc, #524]	; (8005418 <gc_execute_line+0x1a38>)
 800520c:	0011      	movs	r1, r2
 800520e:	0018      	movs	r0, r3
 8005210:	f000 fd98 	bl	8005d44 <mc_line>
      memcpy(gc_state.position, gc_block.values.ijk, N_AXIS*sizeof(float));
 8005214:	4b7e      	ldr	r3, [pc, #504]	; (8005410 <gc_execute_line+0x1a30>)
 8005216:	4a7f      	ldr	r2, [pc, #508]	; (8005414 <gc_execute_line+0x1a34>)
 8005218:	331c      	adds	r3, #28
 800521a:	3210      	adds	r2, #16
 800521c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800521e:	c313      	stmia	r3!, {r0, r1, r4}
      break;
 8005220:	e01e      	b.n	8005260 <gc_execute_line+0x1880>
    case NON_MODAL_SET_HOME_0:
      settings_write_coord_data(SETTING_INDEX_G28,gc_state.position);
 8005222:	4b7f      	ldr	r3, [pc, #508]	; (8005420 <gc_execute_line+0x1a40>)
 8005224:	0019      	movs	r1, r3
 8005226:	2006      	movs	r0, #6
 8005228:	f004 f9ae 	bl	8009588 <settings_write_coord_data>
      break;
 800522c:	e018      	b.n	8005260 <gc_execute_line+0x1880>
    case NON_MODAL_SET_HOME_1:
      settings_write_coord_data(SETTING_INDEX_G30,gc_state.position);
 800522e:	4b7c      	ldr	r3, [pc, #496]	; (8005420 <gc_execute_line+0x1a40>)
 8005230:	0019      	movs	r1, r3
 8005232:	2007      	movs	r0, #7
 8005234:	f004 f9a8 	bl	8009588 <settings_write_coord_data>
      break;
 8005238:	e012      	b.n	8005260 <gc_execute_line+0x1880>
    case NON_MODAL_SET_COORDINATE_OFFSET:
      memcpy(gc_state.coord_offset,gc_block.values.xyz,sizeof(gc_block.values.xyz));
 800523a:	4b75      	ldr	r3, [pc, #468]	; (8005410 <gc_execute_line+0x1a30>)
 800523c:	4a75      	ldr	r2, [pc, #468]	; (8005414 <gc_execute_line+0x1a34>)
 800523e:	3334      	adds	r3, #52	; 0x34
 8005240:	3234      	adds	r2, #52	; 0x34
 8005242:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005244:	c313      	stmia	r3!, {r0, r1, r4}
      system_flag_wco_change();
 8005246:	f006 fce1 	bl	800bc0c <system_flag_wco_change>
      break;
 800524a:	e009      	b.n	8005260 <gc_execute_line+0x1880>
    case NON_MODAL_RESET_COORDINATE_OFFSET:
      clear_vector(gc_state.coord_offset); // Disable G92 offsets by zeroing offset vector.
 800524c:	4b75      	ldr	r3, [pc, #468]	; (8005424 <gc_execute_line+0x1a44>)
 800524e:	220c      	movs	r2, #12
 8005250:	2100      	movs	r1, #0
 8005252:	0018      	movs	r0, r3
 8005254:	f007 f8f4 	bl	800c440 <memset>
      system_flag_wco_change();
 8005258:	f006 fcd8 	bl	800bc0c <system_flag_wco_change>
      break;
 800525c:	e000      	b.n	8005260 <gc_execute_line+0x1880>
      break;
 800525e:	46c0      	nop			; (mov r8, r8)


  // [20. Motion modes ]:
  // NOTE: Commands G10,G28,G30,G92 lock out and prevent axis words from use in motion modes.
  // Enter motion modes only if there are axis words or a motion mode command word in the block.
  gc_state.modal.motion = gc_block.modal.motion;
 8005260:	4b6c      	ldr	r3, [pc, #432]	; (8005414 <gc_execute_line+0x1a34>)
 8005262:	785a      	ldrb	r2, [r3, #1]
 8005264:	4b6a      	ldr	r3, [pc, #424]	; (8005410 <gc_execute_line+0x1a30>)
 8005266:	701a      	strb	r2, [r3, #0]
  if (gc_state.modal.motion != MOTION_MODE_NONE) {
 8005268:	4b69      	ldr	r3, [pc, #420]	; (8005410 <gc_execute_line+0x1a30>)
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	2b50      	cmp	r3, #80	; 0x50
 800526e:	d100      	bne.n	8005272 <gc_execute_line+0x1892>
 8005270:	e074      	b.n	800535c <gc_execute_line+0x197c>
    if (axis_command == AXIS_COMMAND_MOTION_MODE) {
 8005272:	2357      	movs	r3, #87	; 0x57
 8005274:	18fb      	adds	r3, r7, r3
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	2b02      	cmp	r3, #2
 800527a:	d16f      	bne.n	800535c <gc_execute_line+0x197c>
      uint8_t gc_update_pos = GC_UPDATE_POS_TARGET;
 800527c:	233f      	movs	r3, #63	; 0x3f
 800527e:	18fb      	adds	r3, r7, r3
 8005280:	2200      	movs	r2, #0
 8005282:	701a      	strb	r2, [r3, #0]
      if (gc_state.modal.motion == MOTION_MODE_LINEAR) {
 8005284:	4b62      	ldr	r3, [pc, #392]	; (8005410 <gc_execute_line+0x1a30>)
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d106      	bne.n	800529a <gc_execute_line+0x18ba>
        mc_line(gc_block.values.xyz, pl_data);
 800528c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800528e:	4b63      	ldr	r3, [pc, #396]	; (800541c <gc_execute_line+0x1a3c>)
 8005290:	0011      	movs	r1, r2
 8005292:	0018      	movs	r0, r3
 8005294:	f000 fd56 	bl	8005d44 <mc_line>
 8005298:	e04d      	b.n	8005336 <gc_execute_line+0x1956>
      } else if (gc_state.modal.motion == MOTION_MODE_SEEK) {
 800529a:	4b5d      	ldr	r3, [pc, #372]	; (8005410 <gc_execute_line+0x1a30>)
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d10d      	bne.n	80052be <gc_execute_line+0x18de>
        pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80052a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a4:	7a1b      	ldrb	r3, [r3, #8]
 80052a6:	2201      	movs	r2, #1
 80052a8:	4313      	orrs	r3, r2
 80052aa:	b2da      	uxtb	r2, r3
 80052ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ae:	721a      	strb	r2, [r3, #8]
        mc_line(gc_block.values.xyz, pl_data);
 80052b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052b2:	4b5a      	ldr	r3, [pc, #360]	; (800541c <gc_execute_line+0x1a3c>)
 80052b4:	0011      	movs	r1, r2
 80052b6:	0018      	movs	r0, r3
 80052b8:	f000 fd44 	bl	8005d44 <mc_line>
 80052bc:	e03b      	b.n	8005336 <gc_execute_line+0x1956>
      } else if ((gc_state.modal.motion == MOTION_MODE_CW_ARC) || (gc_state.modal.motion == MOTION_MODE_CCW_ARC)) {
 80052be:	4b54      	ldr	r3, [pc, #336]	; (8005410 <gc_execute_line+0x1a30>)
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d003      	beq.n	80052ce <gc_execute_line+0x18ee>
 80052c6:	4b52      	ldr	r3, [pc, #328]	; (8005410 <gc_execute_line+0x1a30>)
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	2b03      	cmp	r3, #3
 80052cc:	d120      	bne.n	8005310 <gc_execute_line+0x1930>
          mc_arc(gc_block.values.xyz, pl_data, gc_state.position, gc_block.values.ijk, gc_block.values.r,
 80052ce:	4b51      	ldr	r3, [pc, #324]	; (8005414 <gc_execute_line+0x1a34>)
 80052d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              axis_0, axis_1, axis_linear, bit_istrue(gc_parser_flags, GC_PARSER_ARC_IS_CLOCKWISE));
 80052d2:	224b      	movs	r2, #75	; 0x4b
 80052d4:	18ba      	adds	r2, r7, r2
 80052d6:	7812      	ldrb	r2, [r2, #0]
 80052d8:	2104      	movs	r1, #4
 80052da:	400a      	ands	r2, r1
          mc_arc(gc_block.values.xyz, pl_data, gc_state.position, gc_block.values.ijk, gc_block.values.r,
 80052dc:	1e51      	subs	r1, r2, #1
 80052de:	418a      	sbcs	r2, r1
 80052e0:	b2d2      	uxtb	r2, r2
 80052e2:	4d4d      	ldr	r5, [pc, #308]	; (8005418 <gc_execute_line+0x1a38>)
 80052e4:	4c4e      	ldr	r4, [pc, #312]	; (8005420 <gc_execute_line+0x1a40>)
 80052e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052e8:	484c      	ldr	r0, [pc, #304]	; (800541c <gc_execute_line+0x1a3c>)
 80052ea:	9204      	str	r2, [sp, #16]
 80052ec:	2254      	movs	r2, #84	; 0x54
 80052ee:	18ba      	adds	r2, r7, r2
 80052f0:	7812      	ldrb	r2, [r2, #0]
 80052f2:	9203      	str	r2, [sp, #12]
 80052f4:	2255      	movs	r2, #85	; 0x55
 80052f6:	18ba      	adds	r2, r7, r2
 80052f8:	7812      	ldrb	r2, [r2, #0]
 80052fa:	9202      	str	r2, [sp, #8]
 80052fc:	2256      	movs	r2, #86	; 0x56
 80052fe:	18ba      	adds	r2, r7, r2
 8005300:	7812      	ldrb	r2, [r2, #0]
 8005302:	9201      	str	r2, [sp, #4]
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	002b      	movs	r3, r5
 8005308:	0022      	movs	r2, r4
 800530a:	f000 fd67 	bl	8005ddc <mc_arc>
 800530e:	e012      	b.n	8005336 <gc_execute_line+0x1956>
      } else {
        // NOTE: gc_block.values.xyz is returned from mc_probe_cycle with the updated position value. So
        // upon a successful probing cycle, the machine position and the returned value should be the same.
        #ifndef ALLOW_FEED_OVERRIDE_DURING_PROBE_CYCLES
          pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 8005310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005312:	7a1b      	ldrb	r3, [r3, #8]
 8005314:	2204      	movs	r2, #4
 8005316:	4313      	orrs	r3, r2
 8005318:	b2da      	uxtb	r2, r3
 800531a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531c:	721a      	strb	r2, [r3, #8]
        #endif
        gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data, gc_parser_flags);
 800531e:	233f      	movs	r3, #63	; 0x3f
 8005320:	18fc      	adds	r4, r7, r3
 8005322:	234b      	movs	r3, #75	; 0x4b
 8005324:	18fb      	adds	r3, r7, r3
 8005326:	781a      	ldrb	r2, [r3, #0]
 8005328:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800532a:	4b3c      	ldr	r3, [pc, #240]	; (800541c <gc_execute_line+0x1a3c>)
 800532c:	0018      	movs	r0, r3
 800532e:	f000 fff7 	bl	8006320 <mc_probe_cycle>
 8005332:	0003      	movs	r3, r0
 8005334:	7023      	strb	r3, [r4, #0]
    }  
     
      // As far as the parser is concerned, the position is now == target. In reality the
      // motion control system might still be processing the action and the real tool position
      // in any intermediate location.
      if (gc_update_pos == GC_UPDATE_POS_TARGET) {
 8005336:	233f      	movs	r3, #63	; 0x3f
 8005338:	18fb      	adds	r3, r7, r3
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d106      	bne.n	800534e <gc_execute_line+0x196e>
        memcpy(gc_state.position, gc_block.values.xyz, sizeof(gc_block.values.xyz)); // gc_state.position[] = gc_block.values.xyz[]
 8005340:	4b33      	ldr	r3, [pc, #204]	; (8005410 <gc_execute_line+0x1a30>)
 8005342:	4a34      	ldr	r2, [pc, #208]	; (8005414 <gc_execute_line+0x1a34>)
 8005344:	331c      	adds	r3, #28
 8005346:	3234      	adds	r2, #52	; 0x34
 8005348:	ca13      	ldmia	r2!, {r0, r1, r4}
 800534a:	c313      	stmia	r3!, {r0, r1, r4}
 800534c:	e006      	b.n	800535c <gc_execute_line+0x197c>
      } else if (gc_update_pos == GC_UPDATE_POS_SYSTEM) {
 800534e:	233f      	movs	r3, #63	; 0x3f
 8005350:	18fb      	adds	r3, r7, r3
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <gc_execute_line+0x197c>
        gc_sync_position(); // gc_state.position[] = sys_position
 8005358:	f7fe fb32 	bl	80039c0 <gc_sync_position>
  }

  // [21. Program flow ]:
  // M0,M1,M2,M30: Perform non-running program flow actions. During a program pause, the buffer may
  // refill and can only be resumed by the cycle start run-time command.
  gc_state.modal.program_flow = gc_block.modal.program_flow;
 800535c:	4b2d      	ldr	r3, [pc, #180]	; (8005414 <gc_execute_line+0x1a34>)
 800535e:	7a1a      	ldrb	r2, [r3, #8]
 8005360:	4b2b      	ldr	r3, [pc, #172]	; (8005410 <gc_execute_line+0x1a30>)
 8005362:	71da      	strb	r2, [r3, #7]
  if (gc_state.modal.program_flow) {
 8005364:	4b2a      	ldr	r3, [pc, #168]	; (8005410 <gc_execute_line+0x1a30>)
 8005366:	79db      	ldrb	r3, [r3, #7]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d04c      	beq.n	8005406 <gc_execute_line+0x1a26>
    protocol_buffer_synchronize(); // Sync and finish all remaining buffered motions before moving on.
 800536c:	f002 fc2a 	bl	8007bc4 <protocol_buffer_synchronize>
    if (gc_state.modal.program_flow == PROGRAM_FLOW_PAUSED) {
 8005370:	4b27      	ldr	r3, [pc, #156]	; (8005410 <gc_execute_line+0x1a30>)
 8005372:	79db      	ldrb	r3, [r3, #7]
 8005374:	2b03      	cmp	r3, #3
 8005376:	d109      	bne.n	800538c <gc_execute_line+0x19ac>
      if (sys.state != STATE_CHECK_MODE) {
 8005378:	4b2b      	ldr	r3, [pc, #172]	; (8005428 <gc_execute_line+0x1a48>)
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	2b02      	cmp	r3, #2
 800537e:	d03f      	beq.n	8005400 <gc_execute_line+0x1a20>
        system_set_exec_state_flag(EXEC_FEED_HOLD); // Use feed hold for program pause.
 8005380:	2008      	movs	r0, #8
 8005382:	f006 fd2d 	bl	800bde0 <system_set_exec_state_flag>
        protocol_execute_realtime(); // Execute suspend.
 8005386:	f002 fc41 	bl	8007c0c <protocol_execute_realtime>
 800538a:	e039      	b.n	8005400 <gc_execute_line+0x1a20>
    } else { // == PROGRAM_FLOW_COMPLETED
      // Upon program complete, only a subset of g-codes reset to certain defaults, according to
      // LinuxCNC's program end descriptions and testing. Only modal groups [G-code 1,2,3,5,7,12]
      // and [M-code 7,8,9] reset to [G1,G17,G90,G94,G40,G54,M5,M9,M48]. The remaining modal groups
      // [G-code 4,6,8,10,13,14,15] and [M-code 4,5,6] and the modal words [F,S,T,H] do not reset.
      gc_state.modal.motion = MOTION_MODE_LINEAR;
 800538c:	4b20      	ldr	r3, [pc, #128]	; (8005410 <gc_execute_line+0x1a30>)
 800538e:	2201      	movs	r2, #1
 8005390:	701a      	strb	r2, [r3, #0]
      gc_state.modal.plane_select = PLANE_SELECT_XY;
 8005392:	4b1f      	ldr	r3, [pc, #124]	; (8005410 <gc_execute_line+0x1a30>)
 8005394:	2200      	movs	r2, #0
 8005396:	711a      	strb	r2, [r3, #4]
      gc_state.modal.distance = DISTANCE_MODE_ABSOLUTE;
 8005398:	4b1d      	ldr	r3, [pc, #116]	; (8005410 <gc_execute_line+0x1a30>)
 800539a:	2200      	movs	r2, #0
 800539c:	70da      	strb	r2, [r3, #3]
      gc_state.modal.feed_rate = FEED_RATE_MODE_UNITS_PER_MIN;
 800539e:	4b1c      	ldr	r3, [pc, #112]	; (8005410 <gc_execute_line+0x1a30>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	705a      	strb	r2, [r3, #1]
      // gc_state.modal.cutter_comp = CUTTER_COMP_DISABLE; // Not supported.
      gc_state.modal.coord_select = 0; // G54
 80053a4:	4b1a      	ldr	r3, [pc, #104]	; (8005410 <gc_execute_line+0x1a30>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	719a      	strb	r2, [r3, #6]
      gc_state.modal.spindle = SPINDLE_DISABLE;
 80053aa:	4b19      	ldr	r3, [pc, #100]	; (8005410 <gc_execute_line+0x1a30>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	725a      	strb	r2, [r3, #9]
      gc_state.modal.coolant = COOLANT_DISABLE;
 80053b0:	4b17      	ldr	r3, [pc, #92]	; (8005410 <gc_execute_line+0x1a30>)
 80053b2:	2200      	movs	r2, #0
 80053b4:	721a      	strb	r2, [r3, #8]
					gc_state.modal.override = OVERRIDE_PARKING_MOTION;
				#endif
			#endif
			
      #ifdef RESTORE_OVERRIDES_AFTER_PROGRAM_END
        sys.f_override = DEFAULT_FEED_OVERRIDE;
 80053b6:	4b1c      	ldr	r3, [pc, #112]	; (8005428 <gc_execute_line+0x1a48>)
 80053b8:	2264      	movs	r2, #100	; 0x64
 80053ba:	71da      	strb	r2, [r3, #7]
        sys.r_override = DEFAULT_RAPID_OVERRIDE;
 80053bc:	4b1a      	ldr	r3, [pc, #104]	; (8005428 <gc_execute_line+0x1a48>)
 80053be:	2264      	movs	r2, #100	; 0x64
 80053c0:	721a      	strb	r2, [r3, #8]
        sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE;
 80053c2:	4b19      	ldr	r3, [pc, #100]	; (8005428 <gc_execute_line+0x1a48>)
 80053c4:	2264      	movs	r2, #100	; 0x64
 80053c6:	725a      	strb	r2, [r3, #9]
      #endif

      // Execute coordinate change and spindle/coolant stop.
      if (sys.state != STATE_CHECK_MODE) {
 80053c8:	4b17      	ldr	r3, [pc, #92]	; (8005428 <gc_execute_line+0x1a48>)
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d014      	beq.n	80053fa <gc_execute_line+0x1a1a>
        if (!(settings_read_coord_data(gc_state.modal.coord_select,gc_state.coord_system))) { FAIL(STATUS_SETTING_READ_FAIL); }
 80053d0:	4b0f      	ldr	r3, [pc, #60]	; (8005410 <gc_execute_line+0x1a30>)
 80053d2:	799b      	ldrb	r3, [r3, #6]
 80053d4:	4a15      	ldr	r2, [pc, #84]	; (800542c <gc_execute_line+0x1a4c>)
 80053d6:	0011      	movs	r1, r2
 80053d8:	0018      	movs	r0, r3
 80053da:	f004 fa2b 	bl	8009834 <settings_read_coord_data>
 80053de:	1e03      	subs	r3, r0, #0
 80053e0:	d101      	bne.n	80053e6 <gc_execute_line+0x1a06>
 80053e2:	2307      	movs	r3, #7
 80053e4:	e010      	b.n	8005408 <gc_execute_line+0x1a28>
        system_flag_wco_change(); // Set to refresh immediately just in case something altered.
 80053e6:	f006 fc11 	bl	800bc0c <system_flag_wco_change>
        spindle_set_state(SPINDLE_DISABLE,0.0f);
 80053ea:	2300      	movs	r3, #0
 80053ec:	1c19      	adds	r1, r3, #0
 80053ee:	2000      	movs	r0, #0
 80053f0:	f004 fdee 	bl	8009fd0 <spindle_set_state>
        coolant_set_state(COOLANT_DISABLE);
 80053f4:	2000      	movs	r0, #0
 80053f6:	f7fe f9e3 	bl	80037c0 <coolant_set_state>
      }
      report_feedback_message(MESSAGE_PROGRAM_END);
 80053fa:	2008      	movs	r0, #8
 80053fc:	f003 f950 	bl	80086a0 <report_feedback_message>
    }
    gc_state.modal.program_flow = PROGRAM_FLOW_RUNNING; // Reset program flow.
 8005400:	4b03      	ldr	r3, [pc, #12]	; (8005410 <gc_execute_line+0x1a30>)
 8005402:	2200      	movs	r2, #0
 8005404:	71da      	strb	r2, [r3, #7]
  }

  // TODO: % to denote start of program.

  return(STATUS_OK);
 8005406:	2300      	movs	r3, #0
}
 8005408:	0018      	movs	r0, r3
 800540a:	46bd      	mov	sp, r7
 800540c:	b016      	add	sp, #88	; 0x58
 800540e:	bdb0      	pop	{r4, r5, r7, pc}
 8005410:	2000095c 	.word	0x2000095c
 8005414:	200009a0 	.word	0x200009a0
 8005418:	200009b0 	.word	0x200009b0
 800541c:	200009d4 	.word	0x200009d4
 8005420:	20000978 	.word	0x20000978
 8005424:	20000990 	.word	0x20000990
 8005428:	20000b2c 	.word	0x20000b2c
 800542c:	20000984 	.word	0x20000984

08005430 <jog_execute>:
#include "grbl.h"


// Sets up valid jog motion received from g-code parser, checks for soft-limits, and executes the jog.
uint8_t jog_execute(plan_line_data_t *pl_data, parser_block_t *gc_block)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  // Initialize planner data struct for jogging motions.
  // NOTE: Spindle and coolant are allowed to fully function with overrides during a jog.
  pl_data->feed_rate = gc_block->values.f;
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	601a      	str	r2, [r3, #0]
  pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	7a1b      	ldrb	r3, [r3, #8]
 8005446:	2204      	movs	r2, #4
 8005448:	4313      	orrs	r3, r2
 800544a:	b2da      	uxtb	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	721a      	strb	r2, [r3, #8]
#ifdef USE_LINE_NUMBERS
  pl_data->line_number = gc_block->values.n;
#endif

  if (bit_istrue(settings.flags, BITFLAG_SOFT_LIMIT_ENABLE)) {
 8005450:	4b15      	ldr	r3, [pc, #84]	; (80054a8 <jog_execute+0x78>)
 8005452:	2248      	movs	r2, #72	; 0x48
 8005454:	5c9b      	ldrb	r3, [r3, r2]
 8005456:	001a      	movs	r2, r3
 8005458:	2320      	movs	r3, #32
 800545a:	4013      	ands	r3, r2
 800545c:	d008      	beq.n	8005470 <jog_execute+0x40>
    if (system_check_travel_limits(gc_block->values.xyz)) { return(STATUS_TRAVEL_EXCEEDED); }
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	3334      	adds	r3, #52	; 0x34
 8005462:	0018      	movs	r0, r3
 8005464:	f006 fc7c 	bl	800bd60 <system_check_travel_limits>
 8005468:	1e03      	subs	r3, r0, #0
 800546a:	d001      	beq.n	8005470 <jog_execute+0x40>
 800546c:	230f      	movs	r3, #15
 800546e:	e016      	b.n	800549e <jog_execute+0x6e>
  }

  // Valid jog command. Plan, set state, and execute.
  mc_line(gc_block->values.xyz, pl_data);
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	3334      	adds	r3, #52	; 0x34
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	0011      	movs	r1, r2
 8005478:	0018      	movs	r0, r3
 800547a:	f000 fc63 	bl	8005d44 <mc_line>
  if (sys.state == STATE_IDLE) {
 800547e:	4b0b      	ldr	r3, [pc, #44]	; (80054ac <jog_execute+0x7c>)
 8005480:	781b      	ldrb	r3, [r3, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10a      	bne.n	800549c <jog_execute+0x6c>
    if (plan_get_current_block() != NULL) { // Check if there is a block to execute.
 8005486:	f001 fc1b 	bl	8006cc0 <plan_get_current_block>
 800548a:	1e03      	subs	r3, r0, #0
 800548c:	d006      	beq.n	800549c <jog_execute+0x6c>
      sys.state = STATE_JOG;
 800548e:	4b07      	ldr	r3, [pc, #28]	; (80054ac <jog_execute+0x7c>)
 8005490:	2220      	movs	r2, #32
 8005492:	701a      	strb	r2, [r3, #0]
      st_prep_buffer();
 8005494:	f005 fa32 	bl	800a8fc <st_prep_buffer>
      st_wake_up();  // NOTE: Manual start. No state machine required.
 8005498:	f004 fe2e 	bl	800a0f8 <st_wake_up>
    }
  }

  return(STATUS_OK);
 800549c:	2300      	movs	r3, #0
}
 800549e:	0018      	movs	r0, r3
 80054a0:	46bd      	mov	sp, r7
 80054a2:	b002      	add	sp, #8
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	46c0      	nop			; (mov r8, r8)
 80054a8:	20000acc 	.word	0x20000acc
 80054ac:	20000b2c 	.word	0x20000b2c

080054b0 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	0002      	movs	r2, r0
 80054b8:	1dfb      	adds	r3, r7, #7
 80054ba:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 80054bc:	4a07      	ldr	r2, [pc, #28]	; (80054dc <NVIC_DisableIRQ+0x2c>)
 80054be:	1dfb      	adds	r3, r7, #7
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	0019      	movs	r1, r3
 80054c4:	231f      	movs	r3, #31
 80054c6:	400b      	ands	r3, r1
 80054c8:	2101      	movs	r1, #1
 80054ca:	4099      	lsls	r1, r3
 80054cc:	000b      	movs	r3, r1
 80054ce:	0019      	movs	r1, r3
 80054d0:	2380      	movs	r3, #128	; 0x80
 80054d2:	50d1      	str	r1, [r2, r3]
}
 80054d4:	46c0      	nop			; (mov r8, r8)
 80054d6:	46bd      	mov	sp, r7
 80054d8:	b002      	add	sp, #8
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	e000e100 	.word	0xe000e100

080054e0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	0002      	movs	r2, r0
 80054e8:	1dfb      	adds	r3, r7, #7
 80054ea:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80054ec:	4a08      	ldr	r2, [pc, #32]	; (8005510 <NVIC_ClearPendingIRQ+0x30>)
 80054ee:	1dfb      	adds	r3, r7, #7
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	0019      	movs	r1, r3
 80054f4:	231f      	movs	r3, #31
 80054f6:	400b      	ands	r3, r1
 80054f8:	2101      	movs	r1, #1
 80054fa:	4099      	lsls	r1, r3
 80054fc:	000b      	movs	r3, r1
 80054fe:	0019      	movs	r1, r3
 8005500:	23c0      	movs	r3, #192	; 0xc0
 8005502:	005b      	lsls	r3, r3, #1
 8005504:	50d1      	str	r1, [r2, r3]
}
 8005506:	46c0      	nop			; (mov r8, r8)
 8005508:	46bd      	mov	sp, r7
 800550a:	b002      	add	sp, #8
 800550c:	bd80      	pop	{r7, pc}
 800550e:	46c0      	nop			; (mov r8, r8)
 8005510:	e000e100 	.word	0xe000e100

08005514 <limits_init>:
#ifndef HOMING_AXIS_LOCATE_SCALAR
  #define HOMING_AXIS_LOCATE_SCALAR  5.0f // Must be > 1 to ensure limit switch is cleared.
#endif

void limits_init()
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
	}
#endif
#ifdef STM32F0DISCOVERY
	GPIO_InitTypeDef GPIO_InitStructure;
	//RCC_APB2PeriphClockCmd(RCC_LIMIT_PORT | RCC_APB2Periph_AFIO, ENABLE);
	RCC_AHBPeriphClockCmd(RCC_LIMIT_PORT, ENABLE);
 800551a:	2380      	movs	r3, #128	; 0x80
 800551c:	02db      	lsls	r3, r3, #11
 800551e:	2101      	movs	r1, #1
 8005520:	0018      	movs	r0, r3
 8005522:	f7fd fd6f 	bl	8003004 <RCC_AHBPeriphClockCmd>
	/* Enable SYSCFG's APB interface clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8005526:	2101      	movs	r1, #1
 8005528:	2001      	movs	r0, #1
 800552a:	f7fd fd8b 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800552e:	2310      	movs	r3, #16
 8005530:	18fb      	adds	r3, r7, r3
 8005532:	2203      	movs	r2, #3
 8005534:	715a      	strb	r2, [r3, #5]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // From STM32F103C8 Input Pull-Up
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8005536:	2310      	movs	r3, #16
 8005538:	18fb      	adds	r3, r7, r3
 800553a:	2200      	movs	r2, #0
 800553c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800553e:	2310      	movs	r3, #16
 8005540:	18fb      	adds	r3, r7, r3
 8005542:	2201      	movs	r2, #1
 8005544:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure.GPIO_Pin = LIMIT_MASK;
 8005546:	2310      	movs	r3, #16
 8005548:	18fb      	adds	r3, r7, r3
 800554a:	22e0      	movs	r2, #224	; 0xe0
 800554c:	0152      	lsls	r2, r2, #5
 800554e:	601a      	str	r2, [r3, #0]
	GPIO_Init(LIMIT_PORT, &GPIO_InitStructure);
 8005550:	2310      	movs	r3, #16
 8005552:	18fb      	adds	r3, r7, r3
 8005554:	4a20      	ldr	r2, [pc, #128]	; (80055d8 <limits_init+0xc4>)
 8005556:	0019      	movs	r1, r3
 8005558:	0010      	movs	r0, r2
 800555a:	f7fd fa4b 	bl	80029f4 <GPIO_Init>

	if (bit_istrue(settings.flags, BITFLAG_HARD_LIMIT_ENABLE))
 800555e:	4b1f      	ldr	r3, [pc, #124]	; (80055dc <limits_init+0xc8>)
 8005560:	2248      	movs	r2, #72	; 0x48
 8005562:	5c9b      	ldrb	r3, [r3, r2]
 8005564:	001a      	movs	r2, r3
 8005566:	2308      	movs	r3, #8
 8005568:	4013      	ands	r3, r2
 800556a:	d02f      	beq.n	80055cc <limits_init+0xb8>
	{
		SYSCFG_EXTILineConfig(GPIO_LIMIT_PORT, X_LIMIT_BIT);
 800556c:	210a      	movs	r1, #10
 800556e:	2001      	movs	r0, #1
 8005570:	f7fd fd88 	bl	8003084 <SYSCFG_EXTILineConfig>
		SYSCFG_EXTILineConfig(GPIO_LIMIT_PORT, Y_LIMIT_BIT);
 8005574:	210b      	movs	r1, #11
 8005576:	2001      	movs	r0, #1
 8005578:	f7fd fd84 	bl	8003084 <SYSCFG_EXTILineConfig>
		SYSCFG_EXTILineConfig(GPIO_LIMIT_PORT, Z_LIMIT_BIT);
 800557c:	210c      	movs	r1, #12
 800557e:	2001      	movs	r0, #1
 8005580:	f7fd fd80 	bl	8003084 <SYSCFG_EXTILineConfig>

		EXTI_InitTypeDef EXTI_InitStructure;
		EXTI_InitStructure.EXTI_Line = LIMIT_MASK;    //
 8005584:	2308      	movs	r3, #8
 8005586:	18fb      	adds	r3, r7, r3
 8005588:	22e0      	movs	r2, #224	; 0xe0
 800558a:	0152      	lsls	r2, r2, #5
 800558c:	601a      	str	r2, [r3, #0]
		EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt; //Interrupt mode, optional values for the interrupt EXTI_Mode_Interrupt and event EXTI_Mode_Event.
 800558e:	2308      	movs	r3, #8
 8005590:	18fb      	adds	r3, r7, r3
 8005592:	2200      	movs	r2, #0
 8005594:	711a      	strb	r2, [r3, #4]
		EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling; //Trigger mode, can be a falling edge trigger EXTI_Trigger_Falling, the rising edge triggered EXTI_Trigger_Rising, or any level (rising edge and falling edge trigger EXTI_Trigger_Rising_Falling)
 8005596:	2308      	movs	r3, #8
 8005598:	18fb      	adds	r3, r7, r3
 800559a:	220c      	movs	r2, #12
 800559c:	715a      	strb	r2, [r3, #5]
		EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800559e:	2308      	movs	r3, #8
 80055a0:	18fb      	adds	r3, r7, r3
 80055a2:	2201      	movs	r2, #1
 80055a4:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStructure);
 80055a6:	2308      	movs	r3, #8
 80055a8:	18fb      	adds	r3, r7, r3
 80055aa:	0018      	movs	r0, r3
 80055ac:	f7fd f984 	bl	80028b8 <EXTI_Init>

		NVIC_InitTypeDef NVIC_InitStructure;
		NVIC_InitStructure.NVIC_IRQChannel = EXTI4_15_IRQn; //Enable keypad external interrupt channel
 80055b0:	1d3b      	adds	r3, r7, #4
 80055b2:	2207      	movs	r2, #7
 80055b4:	701a      	strb	r2, [r3, #0]
		//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02; //Priority 2,
		//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02; //Sub priority 2
		NVIC_InitStructure.NVIC_IRQChannelPriority = 0x02; // Priority 2
 80055b6:	1d3b      	adds	r3, r7, #4
 80055b8:	2202      	movs	r2, #2
 80055ba:	705a      	strb	r2, [r3, #1]
		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; //Enable external interrupt channel
 80055bc:	1d3b      	adds	r3, r7, #4
 80055be:	2201      	movs	r2, #1
 80055c0:	709a      	strb	r2, [r3, #2]
		NVIC_Init(&NVIC_InitStructure);
 80055c2:	1d3b      	adds	r3, r7, #4
 80055c4:	0018      	movs	r0, r3
 80055c6:	f7fd fb09 	bl	8002bdc <NVIC_Init>
	else
	{
		limits_disable();
	}
#endif
}
 80055ca:	e001      	b.n	80055d0 <limits_init+0xbc>
		limits_disable();
 80055cc:	f000 f808 	bl	80055e0 <limits_disable>
}
 80055d0:	46c0      	nop			; (mov r8, r8)
 80055d2:	46bd      	mov	sp, r7
 80055d4:	b006      	add	sp, #24
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	48000400 	.word	0x48000400
 80055dc:	20000acc 	.word	0x20000acc

080055e0 <limits_disable>:


// Disables hard limits.
void limits_disable()
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
#endif
#ifdef STM32F103C8
  NVIC_DisableIRQ(EXTI15_10_IRQn);
#endif
#ifdef STM32F0DISCOVERY
  NVIC_DisableIRQ(EXTI4_15_IRQn);
 80055e4:	2007      	movs	r0, #7
 80055e6:	f7ff ff63 	bl	80054b0 <NVIC_DisableIRQ>
#endif
}
 80055ea:	46c0      	nop			; (mov r8, r8)
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <limits_get_state>:

// Returns limit state as a bit-wise uint8 variable. Each bit indicates an axis limit, where
// triggered is 1 and not triggered is 0. Invert mask is applied. Axes are defined by their
// number in bit position, i.e. Z_AXIS is (1<<2) or bit 2, and Y_AXIS is (1<<1) or bit 1.
uint8_t limits_get_state()
{
 80055f0:	b590      	push	{r4, r7, lr}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
  uint8_t limit_state = 0;
 80055f6:	1dfb      	adds	r3, r7, #7
 80055f8:	2200      	movs	r2, #0
 80055fa:	701a      	strb	r2, [r3, #0]
#endif
#if defined(STM32F103C8)
  uint16_t pin = GPIO_ReadInputData(LIMIT_PIN);
#endif
#if defined(STM32F0DISCOVERY)
  uint16_t pin = GPIO_ReadInputData(LIMIT_PIN);
 80055fc:	1d3c      	adds	r4, r7, #4
 80055fe:	4b21      	ldr	r3, [pc, #132]	; (8005684 <limits_get_state+0x94>)
 8005600:	0018      	movs	r0, r3
 8005602:	f7fd fa8a 	bl	8002b1a <GPIO_ReadInputData>
 8005606:	0003      	movs	r3, r0
 8005608:	8023      	strh	r3, [r4, #0]
#endif
  #ifdef INVERT_LIMIT_PIN_MASK
    pin ^= INVERT_LIMIT_PIN_MASK;
  #endif
  if (bit_isfalse(settings.flags,BITFLAG_INVERT_LIMIT_PINS)) { pin ^= LIMIT_MASK; }
 800560a:	4b1f      	ldr	r3, [pc, #124]	; (8005688 <limits_get_state+0x98>)
 800560c:	2248      	movs	r2, #72	; 0x48
 800560e:	5c9b      	ldrb	r3, [r3, r2]
 8005610:	001a      	movs	r2, r3
 8005612:	2340      	movs	r3, #64	; 0x40
 8005614:	4013      	ands	r3, r2
 8005616:	d106      	bne.n	8005626 <limits_get_state+0x36>
 8005618:	1d3b      	adds	r3, r7, #4
 800561a:	1d3a      	adds	r2, r7, #4
 800561c:	8812      	ldrh	r2, [r2, #0]
 800561e:	21e0      	movs	r1, #224	; 0xe0
 8005620:	0149      	lsls	r1, r1, #5
 8005622:	404a      	eors	r2, r1
 8005624:	801a      	strh	r2, [r3, #0]
  if (pin) {
 8005626:	1d3b      	adds	r3, r7, #4
 8005628:	881b      	ldrh	r3, [r3, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d024      	beq.n	8005678 <limits_get_state+0x88>
    uint8_t idx;
    for (idx=0; idx<N_AXIS; idx++) {
 800562e:	1cfb      	adds	r3, r7, #3
 8005630:	2200      	movs	r2, #0
 8005632:	701a      	strb	r2, [r3, #0]
 8005634:	e01c      	b.n	8005670 <limits_get_state+0x80>
      if (pin & limit_pin_mask[idx]) { limit_state |= (1 << idx); }
 8005636:	1cfb      	adds	r3, r7, #3
 8005638:	781a      	ldrb	r2, [r3, #0]
 800563a:	4b14      	ldr	r3, [pc, #80]	; (800568c <limits_get_state+0x9c>)
 800563c:	0052      	lsls	r2, r2, #1
 800563e:	5ad3      	ldrh	r3, [r2, r3]
 8005640:	1d3a      	adds	r2, r7, #4
 8005642:	8812      	ldrh	r2, [r2, #0]
 8005644:	4013      	ands	r3, r2
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00c      	beq.n	8005666 <limits_get_state+0x76>
 800564c:	1cfb      	adds	r3, r7, #3
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	2201      	movs	r2, #1
 8005652:	409a      	lsls	r2, r3
 8005654:	0013      	movs	r3, r2
 8005656:	b25a      	sxtb	r2, r3
 8005658:	1dfb      	adds	r3, r7, #7
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	b25b      	sxtb	r3, r3
 800565e:	4313      	orrs	r3, r2
 8005660:	b25a      	sxtb	r2, r3
 8005662:	1dfb      	adds	r3, r7, #7
 8005664:	701a      	strb	r2, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) {
 8005666:	1cfb      	adds	r3, r7, #3
 8005668:	781a      	ldrb	r2, [r3, #0]
 800566a:	1cfb      	adds	r3, r7, #3
 800566c:	3201      	adds	r2, #1
 800566e:	701a      	strb	r2, [r3, #0]
 8005670:	1cfb      	adds	r3, r7, #3
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	2b02      	cmp	r3, #2
 8005676:	d9de      	bls.n	8005636 <limits_get_state+0x46>
    }
  }
#endif
  return(limit_state);
 8005678:	1dfb      	adds	r3, r7, #7
 800567a:	781b      	ldrb	r3, [r3, #0]
}
 800567c:	0018      	movs	r0, r3
 800567e:	46bd      	mov	sp, r7
 8005680:	b003      	add	sp, #12
 8005682:	bd90      	pop	{r4, r7, pc}
 8005684:	48000400 	.word	0x48000400
 8005688:	20000acc 	.word	0x20000acc
 800568c:	0800dde4 	.word	0x0800dde4

08005690 <EXTI4_15_IRQHandler>:
#if defined(AVRTARGET) 
ISR(LIMIT_INT_vect) // DEFAULT: Limit pin change interrupt process.
#else
void EXTI4_15_IRQHandler(void)
#endif
{
 8005690:	b580      	push	{r7, lr}
 8005692:	af00      	add	r7, sp, #0
		EXTI_ClearITPendingBit(1 << Z_LIMIT_BIT);
	}
	NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
#endif
#if defined (STM32F0DISCOVERY)
	if (EXTI_GetITStatus(1 << X_LIMIT_BIT) != RESET)
 8005694:	2380      	movs	r3, #128	; 0x80
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	0018      	movs	r0, r3
 800569a:	f7fd f97d 	bl	8002998 <EXTI_GetITStatus>
 800569e:	1e03      	subs	r3, r0, #0
 80056a0:	d004      	beq.n	80056ac <EXTI4_15_IRQHandler+0x1c>
	{
		EXTI_ClearITPendingBit(1 << X_LIMIT_BIT);
 80056a2:	2380      	movs	r3, #128	; 0x80
 80056a4:	00db      	lsls	r3, r3, #3
 80056a6:	0018      	movs	r0, r3
 80056a8:	f7fd f996 	bl	80029d8 <EXTI_ClearITPendingBit>
	}
	if (EXTI_GetITStatus(1 << Y_LIMIT_BIT) != RESET)
 80056ac:	2380      	movs	r3, #128	; 0x80
 80056ae:	011b      	lsls	r3, r3, #4
 80056b0:	0018      	movs	r0, r3
 80056b2:	f7fd f971 	bl	8002998 <EXTI_GetITStatus>
 80056b6:	1e03      	subs	r3, r0, #0
 80056b8:	d004      	beq.n	80056c4 <EXTI4_15_IRQHandler+0x34>
	{
		EXTI_ClearITPendingBit(1 << Y_LIMIT_BIT);
 80056ba:	2380      	movs	r3, #128	; 0x80
 80056bc:	011b      	lsls	r3, r3, #4
 80056be:	0018      	movs	r0, r3
 80056c0:	f7fd f98a 	bl	80029d8 <EXTI_ClearITPendingBit>
	}
	if (EXTI_GetITStatus(1 << Z_LIMIT_BIT) != RESET)
 80056c4:	2380      	movs	r3, #128	; 0x80
 80056c6:	015b      	lsls	r3, r3, #5
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7fd f965 	bl	8002998 <EXTI_GetITStatus>
 80056ce:	1e03      	subs	r3, r0, #0
 80056d0:	d004      	beq.n	80056dc <EXTI4_15_IRQHandler+0x4c>
	{
		EXTI_ClearITPendingBit(1 << Z_LIMIT_BIT);
 80056d2:	2380      	movs	r3, #128	; 0x80
 80056d4:	015b      	lsls	r3, r3, #5
 80056d6:	0018      	movs	r0, r3
 80056d8:	f7fd f97e 	bl	80029d8 <EXTI_ClearITPendingBit>
	}
	NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 80056dc:	2007      	movs	r0, #7
 80056de:	f7ff feff 	bl	80054e0 <NVIC_ClearPendingIRQ>
  // Ignore limit switches if already in an alarm state or in-process of executing an alarm.
  // When in the alarm state, Grbl should have been reset or will force a reset, so any pending
  // moves in the planner and serial buffers are all cleared and newly sent blocks will be
  // locked out until a homing cycle or a kill lock command. Allows the user to disable the hard
  // limit setting if their limits are constantly triggering after a reset and move their axes.
  if (sys.state != STATE_ALARM) {
 80056e2:	4b08      	ldr	r3, [pc, #32]	; (8005704 <EXTI4_15_IRQHandler+0x74>)
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d009      	beq.n	80056fe <EXTI4_15_IRQHandler+0x6e>
    if (!(sys_rt_exec_alarm)) {
 80056ea:	4b07      	ldr	r3, [pc, #28]	; (8005708 <EXTI4_15_IRQHandler+0x78>)
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d104      	bne.n	80056fe <EXTI4_15_IRQHandler+0x6e>
      if (limits_get_state()) {
        mc_reset(); // Initiate system kill.
        system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT); // Indicate hard limit critical event
      }
#else
      mc_reset(); // Initiate system kill.
 80056f4:	f000 fea6 	bl	8006444 <mc_reset>
      system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT); // Indicate hard limit critical event
 80056f8:	2001      	movs	r0, #1
 80056fa:	f006 fba5 	bl	800be48 <system_set_exec_alarm>
#endif
    }
  }
}
 80056fe:	46c0      	nop			; (mov r8, r8)
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	20000b2c 	.word	0x20000b2c
 8005708:	20000b5c 	.word	0x20000b5c

0800570c <limits_go_home>:
// mask, which prevents the stepper algorithm from executing step pulses. Homing motions typically
// circumvent the processes for executing motions in normal operation.
// NOTE: Only the abort realtime command can interrupt this process.
// TODO: Move limit pin-specific calls to a general function for portability.
void limits_go_home(uint8_t cycle_mask)
{
 800570c:	b590      	push	{r4, r7, lr}
 800570e:	b097      	sub	sp, #92	; 0x5c
 8005710:	af00      	add	r7, sp, #0
 8005712:	0002      	movs	r2, r0
 8005714:	1dfb      	adds	r3, r7, #7
 8005716:	701a      	strb	r2, [r3, #0]
  if (sys.abort) { return; } // Block if system reset has been issued.
 8005718:	4bc3      	ldr	r3, [pc, #780]	; (8005a28 <limits_go_home+0x31c>)
 800571a:	785b      	ldrb	r3, [r3, #1]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d000      	beq.n	8005722 <limits_go_home+0x16>
 8005720:	e2d2      	b.n	8005cc8 <limits_go_home+0x5bc>

  // Initialize plan data struct for homing motion. Spindle and coolant are disabled.
  plan_line_data_t plan_data;
  plan_line_data_t *pl_data = &plan_data;
 8005722:	2318      	movs	r3, #24
 8005724:	18fb      	adds	r3, r7, r3
 8005726:	63bb      	str	r3, [r7, #56]	; 0x38
  memset(pl_data,0,sizeof(plan_line_data_t));
 8005728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572a:	220c      	movs	r2, #12
 800572c:	2100      	movs	r1, #0
 800572e:	0018      	movs	r0, r3
 8005730:	f006 fe86 	bl	800c440 <memset>
  pl_data->condition = (PL_COND_FLAG_SYSTEM_MOTION|PL_COND_FLAG_NO_FEED_OVERRIDE);
 8005734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005736:	2206      	movs	r2, #6
 8005738:	721a      	strb	r2, [r3, #8]
  #ifdef USE_LINE_NUMBERS
    pl_data->line_number = HOMING_CYCLE_LINE_NUMBER;
  #endif

  // Initialize variables used for homing computations.
  uint8_t n_cycle = (2*N_HOMING_LOCATE_CYCLE+1);
 800573a:	2357      	movs	r3, #87	; 0x57
 800573c:	18fb      	adds	r3, r7, r3
 800573e:	2203      	movs	r2, #3
 8005740:	701a      	strb	r2, [r3, #0]
  uint8_t step_pin[N_AXIS];
  float target[N_AXIS];
  float max_travel = 0.0f;
 8005742:	2300      	movs	r3, #0
 8005744:	653b      	str	r3, [r7, #80]	; 0x50
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 8005746:	234f      	movs	r3, #79	; 0x4f
 8005748:	18fb      	adds	r3, r7, r3
 800574a:	2200      	movs	r2, #0
 800574c:	701a      	strb	r2, [r3, #0]
 800574e:	e05a      	b.n	8005806 <limits_go_home+0xfa>
    // Initialize step pin masks
    step_pin[idx] = step_pin_mask[idx];
 8005750:	234f      	movs	r3, #79	; 0x4f
 8005752:	18fb      	adds	r3, r7, r3
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	224f      	movs	r2, #79	; 0x4f
 8005758:	18ba      	adds	r2, r7, r2
 800575a:	7811      	ldrb	r1, [r2, #0]
 800575c:	4ab3      	ldr	r2, [pc, #716]	; (8005a2c <limits_go_home+0x320>)
 800575e:	0049      	lsls	r1, r1, #1
 8005760:	5a8a      	ldrh	r2, [r1, r2]
 8005762:	b2d1      	uxtb	r1, r2
 8005764:	2214      	movs	r2, #20
 8005766:	18ba      	adds	r2, r7, r2
 8005768:	54d1      	strb	r1, [r2, r3]
    #ifdef COREXY
      if ((idx==A_MOTOR)||(idx==B_MOTOR)) { step_pin[idx] = (step_pin_mask[X_AXIS]| step_pin_mask[Y_AXIS]); }
 800576a:	234f      	movs	r3, #79	; 0x4f
 800576c:	18fb      	adds	r3, r7, r3
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d004      	beq.n	800577e <limits_go_home+0x72>
 8005774:	234f      	movs	r3, #79	; 0x4f
 8005776:	18fb      	adds	r3, r7, r3
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d10d      	bne.n	800579a <limits_go_home+0x8e>
 800577e:	234f      	movs	r3, #79	; 0x4f
 8005780:	18fb      	adds	r3, r7, r3
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	4aa9      	ldr	r2, [pc, #676]	; (8005a2c <limits_go_home+0x320>)
 8005786:	8812      	ldrh	r2, [r2, #0]
 8005788:	b2d1      	uxtb	r1, r2
 800578a:	4aa8      	ldr	r2, [pc, #672]	; (8005a2c <limits_go_home+0x320>)
 800578c:	8852      	ldrh	r2, [r2, #2]
 800578e:	b2d2      	uxtb	r2, r2
 8005790:	430a      	orrs	r2, r1
 8005792:	b2d1      	uxtb	r1, r2
 8005794:	2214      	movs	r2, #20
 8005796:	18ba      	adds	r2, r7, r2
 8005798:	54d1      	strb	r1, [r2, r3]
    #endif

    if (bit_istrue(cycle_mask,bit(idx))) {
 800579a:	1dfb      	adds	r3, r7, #7
 800579c:	781a      	ldrb	r2, [r3, #0]
 800579e:	234f      	movs	r3, #79	; 0x4f
 80057a0:	18fb      	adds	r3, r7, r3
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	411a      	asrs	r2, r3
 80057a6:	0013      	movs	r3, r2
 80057a8:	2201      	movs	r2, #1
 80057aa:	4013      	ands	r3, r2
 80057ac:	d024      	beq.n	80057f8 <limits_go_home+0xec>
      // Set target based on max_travel setting. Ensure homing switches engaged with search scalar.
      // NOTE: settings.max_travel[] is stored as a negative value.
      max_travel = max(max_travel,(-HOMING_AXIS_SEARCH_SCALAR)*settings.max_travel[idx]);
 80057ae:	234f      	movs	r3, #79	; 0x4f
 80057b0:	18fb      	adds	r3, r7, r3
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	4a9e      	ldr	r2, [pc, #632]	; (8005a30 <limits_go_home+0x324>)
 80057b6:	3308      	adds	r3, #8
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	18d3      	adds	r3, r2, r3
 80057bc:	3304      	adds	r3, #4
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	499c      	ldr	r1, [pc, #624]	; (8005a34 <limits_go_home+0x328>)
 80057c2:	1c18      	adds	r0, r3, #0
 80057c4:	f7fb f966 	bl	8000a94 <__aeabi_fmul>
 80057c8:	1c03      	adds	r3, r0, #0
 80057ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80057cc:	1c18      	adds	r0, r3, #0
 80057ce:	f7fa fd81 	bl	80002d4 <__aeabi_fcmplt>
 80057d2:	1e03      	subs	r3, r0, #0
 80057d4:	d001      	beq.n	80057da <limits_go_home+0xce>
 80057d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057d8:	e00d      	b.n	80057f6 <limits_go_home+0xea>
 80057da:	234f      	movs	r3, #79	; 0x4f
 80057dc:	18fb      	adds	r3, r7, r3
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	4a93      	ldr	r2, [pc, #588]	; (8005a30 <limits_go_home+0x324>)
 80057e2:	3308      	adds	r3, #8
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	18d3      	adds	r3, r2, r3
 80057e8:	3304      	adds	r3, #4
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4991      	ldr	r1, [pc, #580]	; (8005a34 <limits_go_home+0x328>)
 80057ee:	1c18      	adds	r0, r3, #0
 80057f0:	f7fb f950 	bl	8000a94 <__aeabi_fmul>
 80057f4:	1c03      	adds	r3, r0, #0
 80057f6:	653b      	str	r3, [r7, #80]	; 0x50
  for (idx=0; idx<N_AXIS; idx++) {
 80057f8:	234f      	movs	r3, #79	; 0x4f
 80057fa:	18fb      	adds	r3, r7, r3
 80057fc:	781a      	ldrb	r2, [r3, #0]
 80057fe:	234f      	movs	r3, #79	; 0x4f
 8005800:	18fb      	adds	r3, r7, r3
 8005802:	3201      	adds	r2, #1
 8005804:	701a      	strb	r2, [r3, #0]
 8005806:	234f      	movs	r3, #79	; 0x4f
 8005808:	18fb      	adds	r3, r7, r3
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	2b02      	cmp	r3, #2
 800580e:	d99f      	bls.n	8005750 <limits_go_home+0x44>
    }
  }

  // Set search mode with approach at seek rate to quickly engage the specified cycle_mask limit switches.
  bool approach = true;
 8005810:	2301      	movs	r3, #1
 8005812:	64bb      	str	r3, [r7, #72]	; 0x48
  float homing_rate = settings.homing_seek_rate;
 8005814:	4b86      	ldr	r3, [pc, #536]	; (8005a30 <limits_go_home+0x324>)
 8005816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005818:	647b      	str	r3, [r7, #68]	; 0x44

  uint8_t limit_state, axislock, n_active_axis;
  do {

    system_convert_array_steps_to_mpos(target,sys_position);
 800581a:	4a87      	ldr	r2, [pc, #540]	; (8005a38 <limits_go_home+0x32c>)
 800581c:	2308      	movs	r3, #8
 800581e:	18fb      	adds	r3, r7, r3
 8005820:	0011      	movs	r1, r2
 8005822:	0018      	movs	r0, r3
 8005824:	f006 fa4e 	bl	800bcc4 <system_convert_array_steps_to_mpos>

    // Initialize and declare variables needed for homing routine.
    axislock = 0;
 8005828:	2343      	movs	r3, #67	; 0x43
 800582a:	18fb      	adds	r3, r7, r3
 800582c:	2200      	movs	r2, #0
 800582e:	701a      	strb	r2, [r3, #0]
    n_active_axis = 0;
 8005830:	2342      	movs	r3, #66	; 0x42
 8005832:	18fb      	adds	r3, r7, r3
 8005834:	2200      	movs	r2, #0
 8005836:	701a      	strb	r2, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) {
 8005838:	234f      	movs	r3, #79	; 0x4f
 800583a:	18fb      	adds	r3, r7, r3
 800583c:	2200      	movs	r2, #0
 800583e:	701a      	strb	r2, [r3, #0]
 8005840:	e089      	b.n	8005956 <limits_go_home+0x24a>
      // Set target location for active axes and setup computation for homing rate.
      if (bit_istrue(cycle_mask,bit(idx))) {
 8005842:	1dfb      	adds	r3, r7, #7
 8005844:	781a      	ldrb	r2, [r3, #0]
 8005846:	234f      	movs	r3, #79	; 0x4f
 8005848:	18fb      	adds	r3, r7, r3
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	411a      	asrs	r2, r3
 800584e:	0013      	movs	r3, r2
 8005850:	2201      	movs	r2, #1
 8005852:	4013      	ands	r3, r2
 8005854:	d100      	bne.n	8005858 <limits_go_home+0x14c>
 8005856:	e077      	b.n	8005948 <limits_go_home+0x23c>
        n_active_axis++;
 8005858:	2342      	movs	r3, #66	; 0x42
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	781a      	ldrb	r2, [r3, #0]
 800585e:	2342      	movs	r3, #66	; 0x42
 8005860:	18fb      	adds	r3, r7, r3
 8005862:	3201      	adds	r2, #1
 8005864:	701a      	strb	r2, [r3, #0]
        #ifdef COREXY
          if (idx == X_AXIS) {
 8005866:	234f      	movs	r3, #79	; 0x4f
 8005868:	18fb      	adds	r3, r7, r3
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d10d      	bne.n	800588c <limits_go_home+0x180>
            int32_t axis_position = system_convert_corexy_to_y_axis_steps(sys_position);
 8005870:	4b71      	ldr	r3, [pc, #452]	; (8005a38 <limits_go_home+0x32c>)
 8005872:	0018      	movs	r0, r3
 8005874:	f006 fa62 	bl	800bd3c <system_convert_corexy_to_y_axis_steps>
 8005878:	0003      	movs	r3, r0
 800587a:	637b      	str	r3, [r7, #52]	; 0x34
            sys_position[A_MOTOR] = axis_position;
 800587c:	4b6e      	ldr	r3, [pc, #440]	; (8005a38 <limits_go_home+0x32c>)
 800587e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005880:	601a      	str	r2, [r3, #0]
            sys_position[B_MOTOR] = -axis_position;
 8005882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005884:	425a      	negs	r2, r3
 8005886:	4b6c      	ldr	r3, [pc, #432]	; (8005a38 <limits_go_home+0x32c>)
 8005888:	605a      	str	r2, [r3, #4]
 800588a:	e015      	b.n	80058b8 <limits_go_home+0x1ac>
          } else if (idx == Y_AXIS) {
 800588c:	234f      	movs	r3, #79	; 0x4f
 800588e:	18fb      	adds	r3, r7, r3
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d10d      	bne.n	80058b2 <limits_go_home+0x1a6>
            int32_t axis_position = system_convert_corexy_to_x_axis_steps(sys_position);
 8005896:	4b68      	ldr	r3, [pc, #416]	; (8005a38 <limits_go_home+0x32c>)
 8005898:	0018      	movs	r0, r3
 800589a:	f006 fa3d 	bl	800bd18 <system_convert_corexy_to_x_axis_steps>
 800589e:	0003      	movs	r3, r0
 80058a0:	633b      	str	r3, [r7, #48]	; 0x30
            sys_position[A_MOTOR] = sys_position[B_MOTOR] = axis_position;
 80058a2:	4b65      	ldr	r3, [pc, #404]	; (8005a38 <limits_go_home+0x32c>)
 80058a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058a6:	605a      	str	r2, [r3, #4]
 80058a8:	4b63      	ldr	r3, [pc, #396]	; (8005a38 <limits_go_home+0x32c>)
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	4b62      	ldr	r3, [pc, #392]	; (8005a38 <limits_go_home+0x32c>)
 80058ae:	601a      	str	r2, [r3, #0]
 80058b0:	e002      	b.n	80058b8 <limits_go_home+0x1ac>
          } else {
            sys_position[Z_AXIS] = 0;
 80058b2:	4b61      	ldr	r3, [pc, #388]	; (8005a38 <limits_go_home+0x32c>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	609a      	str	r2, [r3, #8]
        #else
          sys_position[idx] = 0;
        #endif
        // Set target direction based on cycle mask and homing cycle approach state.
        // NOTE: This happens to compile smaller than any other implementation tried.
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80058b8:	4b5d      	ldr	r3, [pc, #372]	; (8005a30 <limits_go_home+0x324>)
 80058ba:	2249      	movs	r2, #73	; 0x49
 80058bc:	5c9b      	ldrb	r3, [r3, r2]
 80058be:	001a      	movs	r2, r3
 80058c0:	234f      	movs	r3, #79	; 0x4f
 80058c2:	18fb      	adds	r3, r7, r3
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	411a      	asrs	r2, r3
 80058c8:	0013      	movs	r3, r2
 80058ca:	2201      	movs	r2, #1
 80058cc:	4013      	ands	r3, r2
 80058ce:	d017      	beq.n	8005900 <limits_go_home+0x1f4>
          if (approach) { target[idx] = -max_travel; }
 80058d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00b      	beq.n	80058ee <limits_go_home+0x1e2>
 80058d6:	234f      	movs	r3, #79	; 0x4f
 80058d8:	18fb      	adds	r3, r7, r3
 80058da:	781a      	ldrb	r2, [r3, #0]
 80058dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058de:	2180      	movs	r1, #128	; 0x80
 80058e0:	0609      	lsls	r1, r1, #24
 80058e2:	4059      	eors	r1, r3
 80058e4:	2308      	movs	r3, #8
 80058e6:	18fb      	adds	r3, r7, r3
 80058e8:	0092      	lsls	r2, r2, #2
 80058ea:	50d1      	str	r1, [r2, r3]
 80058ec:	e01f      	b.n	800592e <limits_go_home+0x222>
          else { target[idx] = max_travel; }
 80058ee:	234f      	movs	r3, #79	; 0x4f
 80058f0:	18fb      	adds	r3, r7, r3
 80058f2:	781a      	ldrb	r2, [r3, #0]
 80058f4:	2308      	movs	r3, #8
 80058f6:	18fb      	adds	r3, r7, r3
 80058f8:	0092      	lsls	r2, r2, #2
 80058fa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80058fc:	50d1      	str	r1, [r2, r3]
 80058fe:	e016      	b.n	800592e <limits_go_home+0x222>
        } else {
          if (approach) { target[idx] = max_travel; }
 8005900:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005902:	2b00      	cmp	r3, #0
 8005904:	d008      	beq.n	8005918 <limits_go_home+0x20c>
 8005906:	234f      	movs	r3, #79	; 0x4f
 8005908:	18fb      	adds	r3, r7, r3
 800590a:	781a      	ldrb	r2, [r3, #0]
 800590c:	2308      	movs	r3, #8
 800590e:	18fb      	adds	r3, r7, r3
 8005910:	0092      	lsls	r2, r2, #2
 8005912:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005914:	50d1      	str	r1, [r2, r3]
 8005916:	e00a      	b.n	800592e <limits_go_home+0x222>
          else { target[idx] = -max_travel; }
 8005918:	234f      	movs	r3, #79	; 0x4f
 800591a:	18fb      	adds	r3, r7, r3
 800591c:	781a      	ldrb	r2, [r3, #0]
 800591e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005920:	2180      	movs	r1, #128	; 0x80
 8005922:	0609      	lsls	r1, r1, #24
 8005924:	4059      	eors	r1, r3
 8005926:	2308      	movs	r3, #8
 8005928:	18fb      	adds	r3, r7, r3
 800592a:	0092      	lsls	r2, r2, #2
 800592c:	50d1      	str	r1, [r2, r3]
        }
        // Apply axislock to the step port pins active in this cycle.
        axislock |= step_pin[idx];
 800592e:	234f      	movs	r3, #79	; 0x4f
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	2214      	movs	r2, #20
 8005936:	18ba      	adds	r2, r7, r2
 8005938:	5cd1      	ldrb	r1, [r2, r3]
 800593a:	2343      	movs	r3, #67	; 0x43
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	2243      	movs	r2, #67	; 0x43
 8005940:	18ba      	adds	r2, r7, r2
 8005942:	7812      	ldrb	r2, [r2, #0]
 8005944:	430a      	orrs	r2, r1
 8005946:	701a      	strb	r2, [r3, #0]
    for (idx=0; idx<N_AXIS; idx++) {
 8005948:	234f      	movs	r3, #79	; 0x4f
 800594a:	18fb      	adds	r3, r7, r3
 800594c:	781a      	ldrb	r2, [r3, #0]
 800594e:	234f      	movs	r3, #79	; 0x4f
 8005950:	18fb      	adds	r3, r7, r3
 8005952:	3201      	adds	r2, #1
 8005954:	701a      	strb	r2, [r3, #0]
 8005956:	234f      	movs	r3, #79	; 0x4f
 8005958:	18fb      	adds	r3, r7, r3
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	2b02      	cmp	r3, #2
 800595e:	d800      	bhi.n	8005962 <limits_go_home+0x256>
 8005960:	e76f      	b.n	8005842 <limits_go_home+0x136>
      }

    }
    homing_rate *= sqrtf(n_active_axis); // [sqrt(N_AXIS)] Adjust so individual axes all move at homing rate.
 8005962:	2342      	movs	r3, #66	; 0x42
 8005964:	18fb      	adds	r3, r7, r3
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	0018      	movs	r0, r3
 800596a:	f7fb fbd7 	bl	800111c <__aeabi_ui2f>
 800596e:	1c03      	adds	r3, r0, #0
 8005970:	1c18      	adds	r0, r3, #0
 8005972:	f006 fefd 	bl	800c770 <sqrtf>
 8005976:	1c03      	adds	r3, r0, #0
 8005978:	1c19      	adds	r1, r3, #0
 800597a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800597c:	f7fb f88a 	bl	8000a94 <__aeabi_fmul>
 8005980:	1c03      	adds	r3, r0, #0
 8005982:	647b      	str	r3, [r7, #68]	; 0x44
    sys.homing_axis_lock = axislock;
 8005984:	4b28      	ldr	r3, [pc, #160]	; (8005a28 <limits_go_home+0x31c>)
 8005986:	2243      	movs	r2, #67	; 0x43
 8005988:	18ba      	adds	r2, r7, r2
 800598a:	7812      	ldrb	r2, [r2, #0]
 800598c:	719a      	strb	r2, [r3, #6]

    // Perform homing cycle. Planner buffer should be empty, as required to initiate the homing cycle.
    pl_data->feed_rate = homing_rate; // Set current homing rate.
 800598e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005990:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005992:	601a      	str	r2, [r3, #0]
    plan_buffer_line(target, pl_data); // Bypass mc_line(). Directly plan homing motion.
 8005994:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005996:	2308      	movs	r3, #8
 8005998:	18fb      	adds	r3, r7, r3
 800599a:	0011      	movs	r1, r2
 800599c:	0018      	movs	r0, r3
 800599e:	f001 faa9 	bl	8006ef4 <plan_buffer_line>

    sys.step_control = STEP_CONTROL_EXECUTE_SYS_MOTION; // Set to execute homing motion and clear existing flags.
 80059a2:	4b21      	ldr	r3, [pc, #132]	; (8005a28 <limits_go_home+0x31c>)
 80059a4:	2204      	movs	r2, #4
 80059a6:	711a      	strb	r2, [r3, #4]
    st_prep_buffer(); // Prep and fill segment buffer from newly planned block.
 80059a8:	f004 ffa8 	bl	800a8fc <st_prep_buffer>
    st_wake_up(); // Initiate motion
 80059ac:	f004 fba4 	bl	800a0f8 <st_wake_up>
    do {
      if (approach) {
 80059b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d067      	beq.n	8005a86 <limits_go_home+0x37a>
        // Check limit state. Lock out cycle axes when they change.
        limit_state = limits_get_state();
 80059b6:	232f      	movs	r3, #47	; 0x2f
 80059b8:	18fc      	adds	r4, r7, r3
 80059ba:	f7ff fe19 	bl	80055f0 <limits_get_state>
 80059be:	0003      	movs	r3, r0
 80059c0:	7023      	strb	r3, [r4, #0]
        for (idx=0; idx<N_AXIS; idx++) {
 80059c2:	234f      	movs	r3, #79	; 0x4f
 80059c4:	18fb      	adds	r3, r7, r3
 80059c6:	2200      	movs	r2, #0
 80059c8:	701a      	strb	r2, [r3, #0]
 80059ca:	e052      	b.n	8005a72 <limits_go_home+0x366>
          if (axislock & step_pin[idx]) {
 80059cc:	234f      	movs	r3, #79	; 0x4f
 80059ce:	18fb      	adds	r3, r7, r3
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	2214      	movs	r2, #20
 80059d4:	18ba      	adds	r2, r7, r2
 80059d6:	5cd3      	ldrb	r3, [r2, r3]
 80059d8:	2243      	movs	r2, #67	; 0x43
 80059da:	18ba      	adds	r2, r7, r2
 80059dc:	7812      	ldrb	r2, [r2, #0]
 80059de:	4013      	ands	r3, r2
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d03e      	beq.n	8005a64 <limits_go_home+0x358>
            if (limit_state & (1 << idx)) {
 80059e6:	232f      	movs	r3, #47	; 0x2f
 80059e8:	18fb      	adds	r3, r7, r3
 80059ea:	781a      	ldrb	r2, [r3, #0]
 80059ec:	234f      	movs	r3, #79	; 0x4f
 80059ee:	18fb      	adds	r3, r7, r3
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	411a      	asrs	r2, r3
 80059f4:	0013      	movs	r3, r2
 80059f6:	2201      	movs	r2, #1
 80059f8:	4013      	ands	r3, r2
 80059fa:	d033      	beq.n	8005a64 <limits_go_home+0x358>
              #ifdef COREXY
                if (idx==Z_AXIS) { axislock &= ~(step_pin[Z_AXIS]); }
 80059fc:	234f      	movs	r3, #79	; 0x4f
 80059fe:	18fb      	adds	r3, r7, r3
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d11a      	bne.n	8005a3c <limits_go_home+0x330>
 8005a06:	2314      	movs	r3, #20
 8005a08:	18fb      	adds	r3, r7, r3
 8005a0a:	789b      	ldrb	r3, [r3, #2]
 8005a0c:	b25b      	sxtb	r3, r3
 8005a0e:	43db      	mvns	r3, r3
 8005a10:	b25b      	sxtb	r3, r3
 8005a12:	2243      	movs	r2, #67	; 0x43
 8005a14:	18ba      	adds	r2, r7, r2
 8005a16:	7812      	ldrb	r2, [r2, #0]
 8005a18:	b252      	sxtb	r2, r2
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	b25a      	sxtb	r2, r3
 8005a1e:	2343      	movs	r3, #67	; 0x43
 8005a20:	18fb      	adds	r3, r7, r3
 8005a22:	701a      	strb	r2, [r3, #0]
 8005a24:	e01e      	b.n	8005a64 <limits_go_home+0x358>
 8005a26:	46c0      	nop			; (mov r8, r8)
 8005a28:	20000b2c 	.word	0x20000b2c
 8005a2c:	0800ddd4 	.word	0x0800ddd4
 8005a30:	20000acc 	.word	0x20000acc
 8005a34:	bfc00000 	.word	0xbfc00000
 8005a38:	20000b50 	.word	0x20000b50
                else { axislock &= ~(step_pin[A_MOTOR]|step_pin[B_MOTOR]); }
 8005a3c:	2314      	movs	r3, #20
 8005a3e:	18fb      	adds	r3, r7, r3
 8005a40:	781a      	ldrb	r2, [r3, #0]
 8005a42:	2314      	movs	r3, #20
 8005a44:	18fb      	adds	r3, r7, r3
 8005a46:	785b      	ldrb	r3, [r3, #1]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	b25b      	sxtb	r3, r3
 8005a4e:	43db      	mvns	r3, r3
 8005a50:	b25b      	sxtb	r3, r3
 8005a52:	2243      	movs	r2, #67	; 0x43
 8005a54:	18ba      	adds	r2, r7, r2
 8005a56:	7812      	ldrb	r2, [r2, #0]
 8005a58:	b252      	sxtb	r2, r2
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	b25a      	sxtb	r2, r3
 8005a5e:	2343      	movs	r3, #67	; 0x43
 8005a60:	18fb      	adds	r3, r7, r3
 8005a62:	701a      	strb	r2, [r3, #0]
        for (idx=0; idx<N_AXIS; idx++) {
 8005a64:	234f      	movs	r3, #79	; 0x4f
 8005a66:	18fb      	adds	r3, r7, r3
 8005a68:	781a      	ldrb	r2, [r3, #0]
 8005a6a:	234f      	movs	r3, #79	; 0x4f
 8005a6c:	18fb      	adds	r3, r7, r3
 8005a6e:	3201      	adds	r2, #1
 8005a70:	701a      	strb	r2, [r3, #0]
 8005a72:	234f      	movs	r3, #79	; 0x4f
 8005a74:	18fb      	adds	r3, r7, r3
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d9a7      	bls.n	80059cc <limits_go_home+0x2c0>
                axislock &= ~(step_pin[idx]);
              #endif
            }
          }
        }
        sys.homing_axis_lock = axislock;
 8005a7c:	4b94      	ldr	r3, [pc, #592]	; (8005cd0 <limits_go_home+0x5c4>)
 8005a7e:	2243      	movs	r2, #67	; 0x43
 8005a80:	18ba      	adds	r2, r7, r2
 8005a82:	7812      	ldrb	r2, [r2, #0]
 8005a84:	719a      	strb	r2, [r3, #6]
      }

      st_prep_buffer(); // Check and prep segment buffer. NOTE: Should take no longer than 200us.
 8005a86:	f004 ff39 	bl	800a8fc <st_prep_buffer>

      // Exit routines: No time to run protocol_execute_realtime() in this loop.
      if (sys_rt_exec_state & (EXEC_SAFETY_DOOR | EXEC_RESET | EXEC_CYCLE_STOP)) {
 8005a8a:	4b92      	ldr	r3, [pc, #584]	; (8005cd4 <limits_go_home+0x5c8>)
 8005a8c:	781b      	ldrb	r3, [r3, #0]
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	001a      	movs	r2, r3
 8005a92:	2334      	movs	r3, #52	; 0x34
 8005a94:	4013      	ands	r3, r2
 8005a96:	d040      	beq.n	8005b1a <limits_go_home+0x40e>
        uint8_t rt_exec = sys_rt_exec_state;
 8005a98:	232e      	movs	r3, #46	; 0x2e
 8005a9a:	18fb      	adds	r3, r7, r3
 8005a9c:	4a8d      	ldr	r2, [pc, #564]	; (8005cd4 <limits_go_home+0x5c8>)
 8005a9e:	7812      	ldrb	r2, [r2, #0]
 8005aa0:	701a      	strb	r2, [r3, #0]
        // Homing failure condition: Reset issued during cycle.
        if (rt_exec & EXEC_RESET) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 8005aa2:	232e      	movs	r3, #46	; 0x2e
 8005aa4:	18fb      	adds	r3, r7, r3
 8005aa6:	781b      	ldrb	r3, [r3, #0]
 8005aa8:	2210      	movs	r2, #16
 8005aaa:	4013      	ands	r3, r2
 8005aac:	d002      	beq.n	8005ab4 <limits_go_home+0x3a8>
 8005aae:	2006      	movs	r0, #6
 8005ab0:	f006 f9ca 	bl	800be48 <system_set_exec_alarm>
        // Homing failure condition: Safety door was opened.
        if (rt_exec & EXEC_SAFETY_DOOR) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_DOOR); }
 8005ab4:	232e      	movs	r3, #46	; 0x2e
 8005ab6:	18fb      	adds	r3, r7, r3
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	2220      	movs	r2, #32
 8005abc:	4013      	ands	r3, r2
 8005abe:	d002      	beq.n	8005ac6 <limits_go_home+0x3ba>
 8005ac0:	2007      	movs	r0, #7
 8005ac2:	f006 f9c1 	bl	800be48 <system_set_exec_alarm>
        // Homing failure condition: Limit switch still engaged after pull-off motion
        if (!approach && (limits_get_state() & cycle_mask)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_PULLOFF); }
 8005ac6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d10c      	bne.n	8005ae6 <limits_go_home+0x3da>
 8005acc:	f7ff fd90 	bl	80055f0 <limits_get_state>
 8005ad0:	0003      	movs	r3, r0
 8005ad2:	001a      	movs	r2, r3
 8005ad4:	1dfb      	adds	r3, r7, #7
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	4013      	ands	r3, r2
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d002      	beq.n	8005ae6 <limits_go_home+0x3da>
 8005ae0:	2008      	movs	r0, #8
 8005ae2:	f006 f9b1 	bl	800be48 <system_set_exec_alarm>
        // Homing failure condition: Limit switch not found during approach.
        if (approach && (rt_exec & EXEC_CYCLE_STOP)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_APPROACH); }
 8005ae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d008      	beq.n	8005afe <limits_go_home+0x3f2>
 8005aec:	232e      	movs	r3, #46	; 0x2e
 8005aee:	18fb      	adds	r3, r7, r3
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	2204      	movs	r2, #4
 8005af4:	4013      	ands	r3, r2
 8005af6:	d002      	beq.n	8005afe <limits_go_home+0x3f2>
 8005af8:	2009      	movs	r0, #9
 8005afa:	f006 f9a5 	bl	800be48 <system_set_exec_alarm>
        if (sys_rt_exec_alarm) {
 8005afe:	4b76      	ldr	r3, [pc, #472]	; (8005cd8 <limits_go_home+0x5cc>)
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d004      	beq.n	8005b12 <limits_go_home+0x406>
          mc_reset(); // Stop motors, if they are running.
 8005b08:	f000 fc9c 	bl	8006444 <mc_reset>
          protocol_execute_realtime();
 8005b0c:	f002 f87e 	bl	8007c0c <protocol_execute_realtime>
          return;
 8005b10:	e0db      	b.n	8005cca <limits_go_home+0x5be>
        } else {
          // Pull-off motion complete. Disable CYCLE_STOP from executing.
          system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 8005b12:	2004      	movs	r0, #4
 8005b14:	f006 f97c 	bl	800be10 <system_clear_exec_state_flag>
          break;
 8005b18:	e008      	b.n	8005b2c <limits_go_home+0x420>
        }
      }

    } while (STEP_MASK & axislock);
 8005b1a:	2343      	movs	r3, #67	; 0x43
 8005b1c:	18fb      	adds	r3, r7, r3
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	220e      	movs	r2, #14
 8005b22:	4013      	ands	r3, r2
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d000      	beq.n	8005b2c <limits_go_home+0x420>
 8005b2a:	e741      	b.n	80059b0 <limits_go_home+0x2a4>

    st_reset(); // Immediately force kill steppers and reset step segment buffer.
 8005b2c:	f004 fdd6 	bl	800a6dc <st_reset>
    delay_ms(settings.homing_debounce_delay); // Delay to allow transient dynamics to dissipate.
 8005b30:	4b6a      	ldr	r3, [pc, #424]	; (8005cdc <limits_go_home+0x5d0>)
 8005b32:	2254      	movs	r2, #84	; 0x54
 8005b34:	5a9b      	ldrh	r3, [r3, r2]
 8005b36:	0018      	movs	r0, r3
 8005b38:	f000 fdf8 	bl	800672c <delay_ms>

    // Reverse direction and reset homing rate for locate cycle(s).
    approach = !approach;
 8005b3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b3e:	425a      	negs	r2, r3
 8005b40:	4153      	adcs	r3, r2
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	64bb      	str	r3, [r7, #72]	; 0x48

    // After first cycle, homing enters locating phase. Shorten search to pull-off distance.
    if (approach) {
 8005b46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00b      	beq.n	8005b64 <limits_go_home+0x458>
      max_travel = settings.homing_pulloff*HOMING_AXIS_LOCATE_SCALAR;
 8005b4c:	4b63      	ldr	r3, [pc, #396]	; (8005cdc <limits_go_home+0x5d0>)
 8005b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b50:	4963      	ldr	r1, [pc, #396]	; (8005ce0 <limits_go_home+0x5d4>)
 8005b52:	1c18      	adds	r0, r3, #0
 8005b54:	f7fa ff9e 	bl	8000a94 <__aeabi_fmul>
 8005b58:	1c03      	adds	r3, r0, #0
 8005b5a:	653b      	str	r3, [r7, #80]	; 0x50
      homing_rate = settings.homing_feed_rate;
 8005b5c:	4b5f      	ldr	r3, [pc, #380]	; (8005cdc <limits_go_home+0x5d0>)
 8005b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b60:	647b      	str	r3, [r7, #68]	; 0x44
 8005b62:	e005      	b.n	8005b70 <limits_go_home+0x464>
    } else {
      max_travel = settings.homing_pulloff;
 8005b64:	4b5d      	ldr	r3, [pc, #372]	; (8005cdc <limits_go_home+0x5d0>)
 8005b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b68:	653b      	str	r3, [r7, #80]	; 0x50
      homing_rate = settings.homing_seek_rate;
 8005b6a:	4b5c      	ldr	r3, [pc, #368]	; (8005cdc <limits_go_home+0x5d0>)
 8005b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b6e:	647b      	str	r3, [r7, #68]	; 0x44
    }

  } while (n_cycle-- > 0);
 8005b70:	2357      	movs	r3, #87	; 0x57
 8005b72:	18fb      	adds	r3, r7, r3
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	2257      	movs	r2, #87	; 0x57
 8005b78:	18ba      	adds	r2, r7, r2
 8005b7a:	1e59      	subs	r1, r3, #1
 8005b7c:	7011      	strb	r1, [r2, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d000      	beq.n	8005b84 <limits_go_home+0x478>
 8005b82:	e64a      	b.n	800581a <limits_go_home+0x10e>
  // set up pull-off maneuver from axes limit switches that have been homed. This provides
  // some initial clearance off the switches and should also help prevent them from falsely
  // triggering when hard limits are enabled or when more than one axes shares a limit pin.
  int32_t set_axis_position;
  // Set machine positions for homed limit switches. Don't update non-homed axes.
  for (idx=0; idx<N_AXIS; idx++) {
 8005b84:	234f      	movs	r3, #79	; 0x4f
 8005b86:	18fb      	adds	r3, r7, r3
 8005b88:	2200      	movs	r2, #0
 8005b8a:	701a      	strb	r2, [r3, #0]
 8005b8c:	e092      	b.n	8005cb4 <limits_go_home+0x5a8>
    // NOTE: settings.max_travel[] is stored as a negative value.
    if (cycle_mask & bit(idx)) {
 8005b8e:	1dfb      	adds	r3, r7, #7
 8005b90:	781a      	ldrb	r2, [r3, #0]
 8005b92:	234f      	movs	r3, #79	; 0x4f
 8005b94:	18fb      	adds	r3, r7, r3
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	411a      	asrs	r2, r3
 8005b9a:	0013      	movs	r3, r2
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	d100      	bne.n	8005ba4 <limits_go_home+0x498>
 8005ba2:	e080      	b.n	8005ca6 <limits_go_home+0x59a>
      #ifdef HOMING_FORCE_SET_ORIGIN
        set_axis_position = 0;
      #else
        if ( bit_istrue(settings.homing_dir_mask,bit(idx)) ) {
 8005ba4:	4b4d      	ldr	r3, [pc, #308]	; (8005cdc <limits_go_home+0x5d0>)
 8005ba6:	2249      	movs	r2, #73	; 0x49
 8005ba8:	5c9b      	ldrb	r3, [r3, r2]
 8005baa:	001a      	movs	r2, r3
 8005bac:	234f      	movs	r3, #79	; 0x4f
 8005bae:	18fb      	adds	r3, r7, r3
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	411a      	asrs	r2, r3
 8005bb4:	0013      	movs	r3, r2
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	4013      	ands	r3, r2
 8005bba:	d026      	beq.n	8005c0a <limits_go_home+0x4fe>
          set_axis_position = lround((settings.max_travel[idx]+settings.homing_pulloff)*settings.steps_per_mm[idx]);
 8005bbc:	234f      	movs	r3, #79	; 0x4f
 8005bbe:	18fb      	adds	r3, r7, r3
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	4a46      	ldr	r2, [pc, #280]	; (8005cdc <limits_go_home+0x5d0>)
 8005bc4:	3308      	adds	r3, #8
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	18d3      	adds	r3, r2, r3
 8005bca:	3304      	adds	r3, #4
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	4b43      	ldr	r3, [pc, #268]	; (8005cdc <limits_go_home+0x5d0>)
 8005bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd2:	1c19      	adds	r1, r3, #0
 8005bd4:	1c10      	adds	r0, r2, #0
 8005bd6:	f7fa fbdb 	bl	8000390 <__aeabi_fadd>
 8005bda:	1c03      	adds	r3, r0, #0
 8005bdc:	1c18      	adds	r0, r3, #0
 8005bde:	234f      	movs	r3, #79	; 0x4f
 8005be0:	18fb      	adds	r3, r7, r3
 8005be2:	781a      	ldrb	r2, [r3, #0]
 8005be4:	4b3d      	ldr	r3, [pc, #244]	; (8005cdc <limits_go_home+0x5d0>)
 8005be6:	0092      	lsls	r2, r2, #2
 8005be8:	58d3      	ldr	r3, [r2, r3]
 8005bea:	1c19      	adds	r1, r3, #0
 8005bec:	f7fa ff52 	bl	8000a94 <__aeabi_fmul>
 8005bf0:	1c03      	adds	r3, r0, #0
 8005bf2:	1c18      	adds	r0, r3, #0
 8005bf4:	f7fc fd66 	bl	80026c4 <__aeabi_f2d>
 8005bf8:	0003      	movs	r3, r0
 8005bfa:	000c      	movs	r4, r1
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	0021      	movs	r1, r4
 8005c00:	f006 fc26 	bl	800c450 <lround>
 8005c04:	0003      	movs	r3, r0
 8005c06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c08:	e01a      	b.n	8005c40 <limits_go_home+0x534>
        } else {
          set_axis_position = lround(-settings.homing_pulloff*settings.steps_per_mm[idx]);
 8005c0a:	4b34      	ldr	r3, [pc, #208]	; (8005cdc <limits_go_home+0x5d0>)
 8005c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c0e:	2280      	movs	r2, #128	; 0x80
 8005c10:	0612      	lsls	r2, r2, #24
 8005c12:	405a      	eors	r2, r3
 8005c14:	0010      	movs	r0, r2
 8005c16:	234f      	movs	r3, #79	; 0x4f
 8005c18:	18fb      	adds	r3, r7, r3
 8005c1a:	781a      	ldrb	r2, [r3, #0]
 8005c1c:	4b2f      	ldr	r3, [pc, #188]	; (8005cdc <limits_go_home+0x5d0>)
 8005c1e:	0092      	lsls	r2, r2, #2
 8005c20:	58d3      	ldr	r3, [r2, r3]
 8005c22:	1c19      	adds	r1, r3, #0
 8005c24:	f7fa ff36 	bl	8000a94 <__aeabi_fmul>
 8005c28:	1c03      	adds	r3, r0, #0
 8005c2a:	1c18      	adds	r0, r3, #0
 8005c2c:	f7fc fd4a 	bl	80026c4 <__aeabi_f2d>
 8005c30:	0003      	movs	r3, r0
 8005c32:	000c      	movs	r4, r1
 8005c34:	0018      	movs	r0, r3
 8005c36:	0021      	movs	r1, r4
 8005c38:	f006 fc0a 	bl	800c450 <lround>
 8005c3c:	0003      	movs	r3, r0
 8005c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
      #endif

      #ifdef COREXY
        if (idx==X_AXIS) {
 8005c40:	234f      	movs	r3, #79	; 0x4f
 8005c42:	18fb      	adds	r3, r7, r3
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d110      	bne.n	8005c6c <limits_go_home+0x560>
          int32_t off_axis_position = system_convert_corexy_to_y_axis_steps(sys_position);
 8005c4a:	4b26      	ldr	r3, [pc, #152]	; (8005ce4 <limits_go_home+0x5d8>)
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	f006 f875 	bl	800bd3c <system_convert_corexy_to_y_axis_steps>
 8005c52:	0003      	movs	r3, r0
 8005c54:	62bb      	str	r3, [r7, #40]	; 0x28
          sys_position[A_MOTOR] = set_axis_position + off_axis_position;
 8005c56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c5a:	18d2      	adds	r2, r2, r3
 8005c5c:	4b21      	ldr	r3, [pc, #132]	; (8005ce4 <limits_go_home+0x5d8>)
 8005c5e:	601a      	str	r2, [r3, #0]
          sys_position[B_MOTOR] = set_axis_position - off_axis_position;
 8005c60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c64:	1ad2      	subs	r2, r2, r3
 8005c66:	4b1f      	ldr	r3, [pc, #124]	; (8005ce4 <limits_go_home+0x5d8>)
 8005c68:	605a      	str	r2, [r3, #4]
 8005c6a:	e01c      	b.n	8005ca6 <limits_go_home+0x59a>
        } else if (idx==Y_AXIS) {
 8005c6c:	234f      	movs	r3, #79	; 0x4f
 8005c6e:	18fb      	adds	r3, r7, r3
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d110      	bne.n	8005c98 <limits_go_home+0x58c>
          int32_t off_axis_position = system_convert_corexy_to_x_axis_steps(sys_position);
 8005c76:	4b1b      	ldr	r3, [pc, #108]	; (8005ce4 <limits_go_home+0x5d8>)
 8005c78:	0018      	movs	r0, r3
 8005c7a:	f006 f84d 	bl	800bd18 <system_convert_corexy_to_x_axis_steps>
 8005c7e:	0003      	movs	r3, r0
 8005c80:	627b      	str	r3, [r7, #36]	; 0x24
          sys_position[A_MOTOR] = off_axis_position + set_axis_position;
 8005c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c86:	18d2      	adds	r2, r2, r3
 8005c88:	4b16      	ldr	r3, [pc, #88]	; (8005ce4 <limits_go_home+0x5d8>)
 8005c8a:	601a      	str	r2, [r3, #0]
          sys_position[B_MOTOR] = off_axis_position - set_axis_position;
 8005c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c90:	1ad2      	subs	r2, r2, r3
 8005c92:	4b14      	ldr	r3, [pc, #80]	; (8005ce4 <limits_go_home+0x5d8>)
 8005c94:	605a      	str	r2, [r3, #4]
 8005c96:	e006      	b.n	8005ca6 <limits_go_home+0x59a>
        } else {
          sys_position[idx] = set_axis_position;
 8005c98:	234f      	movs	r3, #79	; 0x4f
 8005c9a:	18fb      	adds	r3, r7, r3
 8005c9c:	781a      	ldrb	r2, [r3, #0]
 8005c9e:	4b11      	ldr	r3, [pc, #68]	; (8005ce4 <limits_go_home+0x5d8>)
 8005ca0:	0092      	lsls	r2, r2, #2
 8005ca2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ca4:	50d1      	str	r1, [r2, r3]
  for (idx=0; idx<N_AXIS; idx++) {
 8005ca6:	234f      	movs	r3, #79	; 0x4f
 8005ca8:	18fb      	adds	r3, r7, r3
 8005caa:	781a      	ldrb	r2, [r3, #0]
 8005cac:	234f      	movs	r3, #79	; 0x4f
 8005cae:	18fb      	adds	r3, r7, r3
 8005cb0:	3201      	adds	r2, #1
 8005cb2:	701a      	strb	r2, [r3, #0]
 8005cb4:	234f      	movs	r3, #79	; 0x4f
 8005cb6:	18fb      	adds	r3, r7, r3
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d800      	bhi.n	8005cc0 <limits_go_home+0x5b4>
 8005cbe:	e766      	b.n	8005b8e <limits_go_home+0x482>
        sys_position[idx] = set_axis_position;
      #endif

    }
  }
  sys.step_control = STEP_CONTROL_NORMAL_OP; // Return step control to normal operation.
 8005cc0:	4b03      	ldr	r3, [pc, #12]	; (8005cd0 <limits_go_home+0x5c4>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	711a      	strb	r2, [r3, #4]
 8005cc6:	e000      	b.n	8005cca <limits_go_home+0x5be>
  if (sys.abort) { return; } // Block if system reset has been issued.
 8005cc8:	46c0      	nop			; (mov r8, r8)
}
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	b017      	add	sp, #92	; 0x5c
 8005cce:	bd90      	pop	{r4, r7, pc}
 8005cd0:	20000b2c 	.word	0x20000b2c
 8005cd4:	20000b41 	.word	0x20000b41
 8005cd8:	20000b5c 	.word	0x20000b5c
 8005cdc:	20000acc 	.word	0x20000acc
 8005ce0:	40a00000 	.word	0x40a00000
 8005ce4:	20000b50 	.word	0x20000b50

08005ce8 <limits_soft_check>:

// Performs a soft limit check. Called from mc_line() only. Assumes the machine has been homed,
// the workspace volume is in all negative space, and the system is in normal operation.
// NOTE: Used by jogging to limit travel within soft-limit volume.
void limits_soft_check(float *target)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  if (system_check_travel_limits(target)) {
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	f006 f834 	bl	800bd60 <system_check_travel_limits>
 8005cf8:	1e03      	subs	r3, r0, #0
 8005cfa:	d01d      	beq.n	8005d38 <limits_soft_check+0x50>
    sys.soft_limit = true;
 8005cfc:	4b10      	ldr	r3, [pc, #64]	; (8005d40 <limits_soft_check+0x58>)
 8005cfe:	2201      	movs	r2, #1
 8005d00:	70da      	strb	r2, [r3, #3]
    // Force feed hold if cycle is active. All buffered blocks are guaranteed to be within
    // workspace volume so just come to a controlled stop so position is not lost. When complete
    // enter alarm mode.
    if (sys.state == STATE_CYCLE) {
 8005d02:	4b0f      	ldr	r3, [pc, #60]	; (8005d40 <limits_soft_check+0x58>)
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	2b08      	cmp	r3, #8
 8005d08:	d10c      	bne.n	8005d24 <limits_soft_check+0x3c>
      system_set_exec_state_flag(EXEC_FEED_HOLD);
 8005d0a:	2008      	movs	r0, #8
 8005d0c:	f006 f868 	bl	800bde0 <system_set_exec_state_flag>
      do {
        protocol_execute_realtime();
 8005d10:	f001 ff7c 	bl	8007c0c <protocol_execute_realtime>
        if (sys.abort) { return; }
 8005d14:	4b0a      	ldr	r3, [pc, #40]	; (8005d40 <limits_soft_check+0x58>)
 8005d16:	785b      	ldrb	r3, [r3, #1]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10c      	bne.n	8005d36 <limits_soft_check+0x4e>
      } while ( sys.state != STATE_IDLE );
 8005d1c:	4b08      	ldr	r3, [pc, #32]	; (8005d40 <limits_soft_check+0x58>)
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1f5      	bne.n	8005d10 <limits_soft_check+0x28>
    }
    mc_reset(); // Issue system reset and ensure spindle and coolant are shutdown.
 8005d24:	f000 fb8e 	bl	8006444 <mc_reset>
    system_set_exec_alarm(EXEC_ALARM_SOFT_LIMIT); // Indicate soft limit critical event
 8005d28:	2002      	movs	r0, #2
 8005d2a:	f006 f88d 	bl	800be48 <system_set_exec_alarm>
    protocol_execute_realtime(); // Execute to enter critical event loop and system abort
 8005d2e:	f001 ff6d 	bl	8007c0c <protocol_execute_realtime>
    return;
 8005d32:	46c0      	nop			; (mov r8, r8)
 8005d34:	e000      	b.n	8005d38 <limits_soft_check+0x50>
        if (sys.abort) { return; }
 8005d36:	46c0      	nop			; (mov r8, r8)
  }
}
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	b002      	add	sp, #8
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	46c0      	nop			; (mov r8, r8)
 8005d40:	20000b2c 	.word	0x20000b2c

08005d44 <mc_line>:
// NOTE: This is the primary gateway to the grbl planner. All line motions, including arc line
// segments, must pass through this routine before being passed to the planner. The seperation of
// mc_line and plan_buffer_line is done primarily to place non-planner-type functions from being
// in the planner and to let backlash compensation or canned cycle integration simple and direct.
void mc_line(float *target, plan_line_data_t *pl_data)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  // If enabled, check for soft limit violations. Placed here all line motions are picked up
  // from everywhere in Grbl.
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 8005d4e:	4b21      	ldr	r3, [pc, #132]	; (8005dd4 <mc_line+0x90>)
 8005d50:	2248      	movs	r2, #72	; 0x48
 8005d52:	5c9b      	ldrb	r3, [r3, r2]
 8005d54:	001a      	movs	r2, r3
 8005d56:	2320      	movs	r3, #32
 8005d58:	4013      	ands	r3, r2
 8005d5a:	d007      	beq.n	8005d6c <mc_line+0x28>
    // NOTE: Block jog state. Jogging is a special case and soft limits are handled independently.
    if (sys.state != STATE_JOG) { limits_soft_check(target); }
 8005d5c:	4b1e      	ldr	r3, [pc, #120]	; (8005dd8 <mc_line+0x94>)
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	2b20      	cmp	r3, #32
 8005d62:	d003      	beq.n	8005d6c <mc_line+0x28>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	0018      	movs	r0, r3
 8005d68:	f7ff ffbe 	bl	8005ce8 <limits_soft_check>
  }

  // If in check gcode mode, prevent motion by blocking planner. Soft limits still work.
  if (sys.state == STATE_CHECK_MODE) { return; }
 8005d6c:	4b1a      	ldr	r3, [pc, #104]	; (8005dd8 <mc_line+0x94>)
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d029      	beq.n	8005dc8 <mc_line+0x84>
  // parser and planner are separate from the system machine positions, this is doable.

  // If the buffer is full: good! That means we are well ahead of the robot.
  // Remain in this loop until there is room in the buffer.
  do {
    protocol_execute_realtime(); // Check for any run-time commands
 8005d74:	f001 ff4a 	bl	8007c0c <protocol_execute_realtime>
    if (sys.abort) { return; } // Bail, if system abort.
 8005d78:	4b17      	ldr	r3, [pc, #92]	; (8005dd8 <mc_line+0x94>)
 8005d7a:	785b      	ldrb	r3, [r3, #1]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d125      	bne.n	8005dcc <mc_line+0x88>
    if ( plan_check_full_buffer() ) { protocol_auto_cycle_start(); } // Auto-cycle start when buffer is full.
 8005d80:	f000 ffde 	bl	8006d40 <plan_check_full_buffer>
 8005d84:	1e03      	subs	r3, r0, #0
 8005d86:	d002      	beq.n	8005d8e <mc_line+0x4a>
 8005d88:	f001 ff34 	bl	8007bf4 <protocol_auto_cycle_start>
    protocol_execute_realtime(); // Check for any run-time commands
 8005d8c:	e7f2      	b.n	8005d74 <mc_line+0x30>
    else { break; }
 8005d8e:	46c0      	nop			; (mov r8, r8)
  } while (1);

  // Plan and queue motion into planner buffer
	if (plan_buffer_line(target, pl_data) == PLAN_EMPTY_BLOCK) {
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	0011      	movs	r1, r2
 8005d96:	0018      	movs	r0, r3
 8005d98:	f001 f8ac 	bl	8006ef4 <plan_buffer_line>
 8005d9c:	1e03      	subs	r3, r0, #0
 8005d9e:	d116      	bne.n	8005dce <mc_line+0x8a>
		if (bit_istrue(settings.flags, BITFLAG_LASER_MODE)) {
 8005da0:	4b0c      	ldr	r3, [pc, #48]	; (8005dd4 <mc_line+0x90>)
 8005da2:	2248      	movs	r2, #72	; 0x48
 8005da4:	5c9b      	ldrb	r3, [r3, r2]
 8005da6:	001a      	movs	r2, r3
 8005da8:	2302      	movs	r3, #2
 8005daa:	4013      	ands	r3, r2
 8005dac:	d00f      	beq.n	8005dce <mc_line+0x8a>
			// Correctly set spindle state, if there is a coincident position passed. Forces a buffer
			// sync while in M3 laser mode only.
			if (pl_data->condition & PL_COND_FLAG_SPINDLE_CW) {
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	7a1b      	ldrb	r3, [r3, #8]
 8005db2:	001a      	movs	r2, r3
 8005db4:	2310      	movs	r3, #16
 8005db6:	4013      	ands	r3, r2
 8005db8:	d009      	beq.n	8005dce <mc_line+0x8a>
				spindle_sync(PL_COND_FLAG_SPINDLE_CW, pl_data->spindle_speed);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	1c19      	adds	r1, r3, #0
 8005dc0:	2010      	movs	r0, #16
 8005dc2:	f004 f94f 	bl	800a064 <spindle_sync>
 8005dc6:	e002      	b.n	8005dce <mc_line+0x8a>
  if (sys.state == STATE_CHECK_MODE) { return; }
 8005dc8:	46c0      	nop			; (mov r8, r8)
 8005dca:	e000      	b.n	8005dce <mc_line+0x8a>
    if (sys.abort) { return; } // Bail, if system abort.
 8005dcc:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
}
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	b002      	add	sp, #8
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	20000acc 	.word	0x20000acc
 8005dd8:	20000b2c 	.word	0x20000b2c

08005ddc <mc_arc>:
// The arc is approximated by generating a huge number of tiny, linear segments. The chordal tolerance
// of each segment is configured in settings.arc_tolerance, which is defined to be the maximum normal
// distance from segment to the circle when the end points both lie on the circle.
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,
  uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc)
{
 8005ddc:	b5b0      	push	{r4, r5, r7, lr}
 8005dde:	b094      	sub	sp, #80	; 0x50
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
 8005de8:	603b      	str	r3, [r7, #0]
  float center_axis0 = position[axis_0] + offset[axis_0];
 8005dea:	2364      	movs	r3, #100	; 0x64
 8005dec:	18fb      	adds	r3, r7, r3
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	18d3      	adds	r3, r2, r3
 8005df6:	6818      	ldr	r0, [r3, #0]
 8005df8:	2364      	movs	r3, #100	; 0x64
 8005dfa:	18fb      	adds	r3, r7, r3
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	683a      	ldr	r2, [r7, #0]
 8005e02:	18d3      	adds	r3, r2, r3
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	1c19      	adds	r1, r3, #0
 8005e08:	f7fa fac2 	bl	8000390 <__aeabi_fadd>
 8005e0c:	1c03      	adds	r3, r0, #0
 8005e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  float center_axis1 = position[axis_1] + offset[axis_1];
 8005e10:	2368      	movs	r3, #104	; 0x68
 8005e12:	18fb      	adds	r3, r7, r3
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	18d3      	adds	r3, r2, r3
 8005e1c:	6818      	ldr	r0, [r3, #0]
 8005e1e:	2368      	movs	r3, #104	; 0x68
 8005e20:	18fb      	adds	r3, r7, r3
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	683a      	ldr	r2, [r7, #0]
 8005e28:	18d3      	adds	r3, r2, r3
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	1c19      	adds	r1, r3, #0
 8005e2e:	f7fa faaf 	bl	8000390 <__aeabi_fadd>
 8005e32:	1c03      	adds	r3, r0, #0
 8005e34:	63bb      	str	r3, [r7, #56]	; 0x38
  float r_axis0 = -offset[axis_0];  // Radius vector from center to current location
 8005e36:	2364      	movs	r3, #100	; 0x64
 8005e38:	18fb      	adds	r3, r7, r3
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	18d3      	adds	r3, r2, r3
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2280      	movs	r2, #128	; 0x80
 8005e46:	0612      	lsls	r2, r2, #24
 8005e48:	4053      	eors	r3, r2
 8005e4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  float r_axis1 = -offset[axis_1];
 8005e4c:	2368      	movs	r3, #104	; 0x68
 8005e4e:	18fb      	adds	r3, r7, r3
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	683a      	ldr	r2, [r7, #0]
 8005e56:	18d3      	adds	r3, r2, r3
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2280      	movs	r2, #128	; 0x80
 8005e5c:	0612      	lsls	r2, r2, #24
 8005e5e:	4053      	eors	r3, r2
 8005e60:	64bb      	str	r3, [r7, #72]	; 0x48
  float rt_axis0 = target[axis_0] - center_axis0;
 8005e62:	2364      	movs	r3, #100	; 0x64
 8005e64:	18fb      	adds	r3, r7, r3
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	18d3      	adds	r3, r2, r3
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e72:	1c18      	adds	r0, r3, #0
 8005e74:	f7fa ff2e 	bl	8000cd4 <__aeabi_fsub>
 8005e78:	1c03      	adds	r3, r0, #0
 8005e7a:	637b      	str	r3, [r7, #52]	; 0x34
  float rt_axis1 = target[axis_1] - center_axis1;
 8005e7c:	2368      	movs	r3, #104	; 0x68
 8005e7e:	18fb      	adds	r3, r7, r3
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	18d3      	adds	r3, r2, r3
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e8c:	1c18      	adds	r0, r3, #0
 8005e8e:	f7fa ff21 	bl	8000cd4 <__aeabi_fsub>
 8005e92:	1c03      	adds	r3, r0, #0
 8005e94:	633b      	str	r3, [r7, #48]	; 0x30

  // CCW angle between position and target from circle center. Only one atan2() trig computation required.
  float angular_travel = atan2f(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 8005e96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e98:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005e9a:	f7fa fdfb 	bl	8000a94 <__aeabi_fmul>
 8005e9e:	1c03      	adds	r3, r0, #0
 8005ea0:	1c1c      	adds	r4, r3, #0
 8005ea2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005ea4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005ea6:	f7fa fdf5 	bl	8000a94 <__aeabi_fmul>
 8005eaa:	1c03      	adds	r3, r0, #0
 8005eac:	1c19      	adds	r1, r3, #0
 8005eae:	1c20      	adds	r0, r4, #0
 8005eb0:	f7fa ff10 	bl	8000cd4 <__aeabi_fsub>
 8005eb4:	1c03      	adds	r3, r0, #0
 8005eb6:	1c1c      	adds	r4, r3, #0
 8005eb8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005eba:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005ebc:	f7fa fdea 	bl	8000a94 <__aeabi_fmul>
 8005ec0:	1c03      	adds	r3, r0, #0
 8005ec2:	1c1d      	adds	r5, r3, #0
 8005ec4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ec6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005ec8:	f7fa fde4 	bl	8000a94 <__aeabi_fmul>
 8005ecc:	1c03      	adds	r3, r0, #0
 8005ece:	1c19      	adds	r1, r3, #0
 8005ed0:	1c28      	adds	r0, r5, #0
 8005ed2:	f7fa fa5d 	bl	8000390 <__aeabi_fadd>
 8005ed6:	1c03      	adds	r3, r0, #0
 8005ed8:	1c19      	adds	r1, r3, #0
 8005eda:	1c20      	adds	r0, r4, #0
 8005edc:	f006 fc44 	bl	800c768 <atan2f>
 8005ee0:	1c03      	adds	r3, r0, #0
 8005ee2:	647b      	str	r3, [r7, #68]	; 0x44
  if (is_clockwise_arc) { // Correct atan2 output per direction
 8005ee4:	2370      	movs	r3, #112	; 0x70
 8005ee6:	18fb      	adds	r3, r7, r3
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d018      	beq.n	8005f20 <mc_arc+0x144>
    if (angular_travel >= -ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel -= 2*M_PI; }
 8005eee:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005ef0:	f7fc fbe8 	bl	80026c4 <__aeabi_f2d>
 8005ef4:	4ae4      	ldr	r2, [pc, #912]	; (8006288 <mc_arc+0x4ac>)
 8005ef6:	4be5      	ldr	r3, [pc, #916]	; (800628c <mc_arc+0x4b0>)
 8005ef8:	f7fa f9d0 	bl	800029c <__aeabi_dcmpge>
 8005efc:	1e03      	subs	r3, r0, #0
 8005efe:	d027      	beq.n	8005f50 <mc_arc+0x174>
 8005f00:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f02:	f7fc fbdf 	bl	80026c4 <__aeabi_f2d>
 8005f06:	4ae2      	ldr	r2, [pc, #904]	; (8006290 <mc_arc+0x4b4>)
 8005f08:	4be2      	ldr	r3, [pc, #904]	; (8006294 <mc_arc+0x4b8>)
 8005f0a:	f7fc f891 	bl	8002030 <__aeabi_dsub>
 8005f0e:	0003      	movs	r3, r0
 8005f10:	000c      	movs	r4, r1
 8005f12:	0018      	movs	r0, r3
 8005f14:	0021      	movs	r1, r4
 8005f16:	f7fc fc27 	bl	8002768 <__aeabi_d2f>
 8005f1a:	1c03      	adds	r3, r0, #0
 8005f1c:	647b      	str	r3, [r7, #68]	; 0x44
 8005f1e:	e017      	b.n	8005f50 <mc_arc+0x174>
  } else {
    if (angular_travel <= ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel += 2*M_PI; }
 8005f20:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f22:	f7fc fbcf 	bl	80026c4 <__aeabi_f2d>
 8005f26:	4ad8      	ldr	r2, [pc, #864]	; (8006288 <mc_arc+0x4ac>)
 8005f28:	4bdb      	ldr	r3, [pc, #876]	; (8006298 <mc_arc+0x4bc>)
 8005f2a:	f7fa f9a3 	bl	8000274 <__aeabi_dcmple>
 8005f2e:	1e03      	subs	r3, r0, #0
 8005f30:	d00e      	beq.n	8005f50 <mc_arc+0x174>
 8005f32:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f34:	f7fc fbc6 	bl	80026c4 <__aeabi_f2d>
 8005f38:	4ad5      	ldr	r2, [pc, #852]	; (8006290 <mc_arc+0x4b4>)
 8005f3a:	4bd6      	ldr	r3, [pc, #856]	; (8006294 <mc_arc+0x4b8>)
 8005f3c:	f7fb f934 	bl	80011a8 <__aeabi_dadd>
 8005f40:	0003      	movs	r3, r0
 8005f42:	000c      	movs	r4, r1
 8005f44:	0018      	movs	r0, r3
 8005f46:	0021      	movs	r1, r4
 8005f48:	f7fc fc0e 	bl	8002768 <__aeabi_d2f>
 8005f4c:	1c03      	adds	r3, r0, #0
 8005f4e:	647b      	str	r3, [r7, #68]	; 0x44

  // NOTE: Segment end points are on the arc, which can lead to the arc diameter being smaller by up to
  // (2x) settings.arc_tolerance. For 99% of users, this is just fine. If a different arc segment fit
  // is desired, i.e. least-squares, midpoint on arc, just change the mm_per_arc_segment calculation.
  // For the intended uses of Grbl, this value shouldn't exceed 2000 for the strictest of cases.
  uint16_t segments = (uint16_t)floorf(fabsf(0.5f*angular_travel*radius) /
 8005f50:	21fc      	movs	r1, #252	; 0xfc
 8005f52:	0589      	lsls	r1, r1, #22
 8005f54:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005f56:	f7fa fd9d 	bl	8000a94 <__aeabi_fmul>
 8005f5a:	1c03      	adds	r3, r0, #0
 8005f5c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005f5e:	1c18      	adds	r0, r3, #0
 8005f60:	f7fa fd98 	bl	8000a94 <__aeabi_fmul>
 8005f64:	1c03      	adds	r3, r0, #0
 8005f66:	005b      	lsls	r3, r3, #1
 8005f68:	085c      	lsrs	r4, r3, #1
                          sqrtf(settings.arc_tolerance*(2*radius - settings.arc_tolerance)) );
 8005f6a:	4bcc      	ldr	r3, [pc, #816]	; (800629c <mc_arc+0x4c0>)
 8005f6c:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8005f6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005f70:	1c19      	adds	r1, r3, #0
 8005f72:	1c18      	adds	r0, r3, #0
 8005f74:	f7fa fa0c 	bl	8000390 <__aeabi_fadd>
 8005f78:	1c03      	adds	r3, r0, #0
 8005f7a:	1c1a      	adds	r2, r3, #0
 8005f7c:	4bc7      	ldr	r3, [pc, #796]	; (800629c <mc_arc+0x4c0>)
 8005f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f80:	1c19      	adds	r1, r3, #0
 8005f82:	1c10      	adds	r0, r2, #0
 8005f84:	f7fa fea6 	bl	8000cd4 <__aeabi_fsub>
 8005f88:	1c03      	adds	r3, r0, #0
 8005f8a:	1c19      	adds	r1, r3, #0
 8005f8c:	1c28      	adds	r0, r5, #0
 8005f8e:	f7fa fd81 	bl	8000a94 <__aeabi_fmul>
 8005f92:	1c03      	adds	r3, r0, #0
 8005f94:	1c18      	adds	r0, r3, #0
 8005f96:	f006 fbeb 	bl	800c770 <sqrtf>
 8005f9a:	1c03      	adds	r3, r0, #0
  uint16_t segments = (uint16_t)floorf(fabsf(0.5f*angular_travel*radius) /
 8005f9c:	1c19      	adds	r1, r3, #0
 8005f9e:	1c20      	adds	r0, r4, #0
 8005fa0:	f7fa fb88 	bl	80006b4 <__aeabi_fdiv>
 8005fa4:	1c03      	adds	r3, r0, #0
 8005fa6:	1c18      	adds	r0, r3, #0
 8005fa8:	f006 fb44 	bl	800c634 <floorf>
 8005fac:	1c03      	adds	r3, r0, #0
 8005fae:	222e      	movs	r2, #46	; 0x2e
 8005fb0:	18bc      	adds	r4, r7, r2
 8005fb2:	1c18      	adds	r0, r3, #0
 8005fb4:	f7fa f9b6 	bl	8000324 <__aeabi_f2uiz>
 8005fb8:	0003      	movs	r3, r0
 8005fba:	8023      	strh	r3, [r4, #0]

  if (segments) {
 8005fbc:	232e      	movs	r3, #46	; 0x2e
 8005fbe:	18fb      	adds	r3, r7, r3
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d100      	bne.n	8005fc8 <mc_arc+0x1ec>
 8005fc6:	e158      	b.n	800627a <mc_arc+0x49e>
    // Multiply inverse feed_rate to compensate for the fact that this movement is approximated
    // by a number of discrete segments. The inverse feed_rate should be correct for the sum of
    // all segments.
    if (pl_data->condition & PL_COND_FLAG_INVERSE_TIME) { 
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	7a1b      	ldrb	r3, [r3, #8]
 8005fcc:	001a      	movs	r2, r3
 8005fce:	2308      	movs	r3, #8
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	d017      	beq.n	8006004 <mc_arc+0x228>
      pl_data->feed_rate *= segments; 
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	681c      	ldr	r4, [r3, #0]
 8005fd8:	232e      	movs	r3, #46	; 0x2e
 8005fda:	18fb      	adds	r3, r7, r3
 8005fdc:	881b      	ldrh	r3, [r3, #0]
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f7fb f84c 	bl	800107c <__aeabi_i2f>
 8005fe4:	1c03      	adds	r3, r0, #0
 8005fe6:	1c19      	adds	r1, r3, #0
 8005fe8:	1c20      	adds	r0, r4, #0
 8005fea:	f7fa fd53 	bl	8000a94 <__aeabi_fmul>
 8005fee:	1c03      	adds	r3, r0, #0
 8005ff0:	1c1a      	adds	r2, r3, #0
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	601a      	str	r2, [r3, #0]
      bit_false(pl_data->condition,PL_COND_FLAG_INVERSE_TIME); // Force as feed absolute mode over arc segments.
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	7a1b      	ldrb	r3, [r3, #8]
 8005ffa:	2208      	movs	r2, #8
 8005ffc:	4393      	bics	r3, r2
 8005ffe:	b2da      	uxtb	r2, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	721a      	strb	r2, [r3, #8]
    }
    
    float theta_per_segment = angular_travel/segments;
 8006004:	232e      	movs	r3, #46	; 0x2e
 8006006:	18fb      	adds	r3, r7, r3
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	0018      	movs	r0, r3
 800600c:	f7fb f836 	bl	800107c <__aeabi_i2f>
 8006010:	1c03      	adds	r3, r0, #0
 8006012:	1c19      	adds	r1, r3, #0
 8006014:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006016:	f7fa fb4d 	bl	80006b4 <__aeabi_fdiv>
 800601a:	1c03      	adds	r3, r0, #0
 800601c:	62bb      	str	r3, [r7, #40]	; 0x28
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 800601e:	236c      	movs	r3, #108	; 0x6c
 8006020:	18fb      	adds	r3, r7, r3
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	18d3      	adds	r3, r2, r3
 800602a:	6818      	ldr	r0, [r3, #0]
 800602c:	236c      	movs	r3, #108	; 0x6c
 800602e:	18fb      	adds	r3, r7, r3
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	18d3      	adds	r3, r2, r3
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	1c19      	adds	r1, r3, #0
 800603c:	f7fa fe4a 	bl	8000cd4 <__aeabi_fsub>
 8006040:	1c03      	adds	r3, r0, #0
 8006042:	1c1c      	adds	r4, r3, #0
 8006044:	232e      	movs	r3, #46	; 0x2e
 8006046:	18fb      	adds	r3, r7, r3
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	0018      	movs	r0, r3
 800604c:	f7fb f816 	bl	800107c <__aeabi_i2f>
 8006050:	1c03      	adds	r3, r0, #0
 8006052:	1c19      	adds	r1, r3, #0
 8006054:	1c20      	adds	r0, r4, #0
 8006056:	f7fa fb2d 	bl	80006b4 <__aeabi_fdiv>
 800605a:	1c03      	adds	r3, r0, #0
 800605c:	627b      	str	r3, [r7, #36]	; 0x24
       without the initial overhead of computing cos() or sin(). By the time the arc needs to be applied
       a correction, the planner should have caught up to the lag caused by the initial mc_arc overhead.
       This is important when there are successive arc motions.
    */
    // Computes: cos_T = 1 - theta_per_segment^2/2, sin_T = theta_per_segment - theta_per_segment^3/6) in ~52usec
    float cos_T = 2.0f - theta_per_segment*theta_per_segment;
 800605e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006060:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006062:	f7fa fd17 	bl	8000a94 <__aeabi_fmul>
 8006066:	1c03      	adds	r3, r0, #0
 8006068:	1c19      	adds	r1, r3, #0
 800606a:	2080      	movs	r0, #128	; 0x80
 800606c:	05c0      	lsls	r0, r0, #23
 800606e:	f7fa fe31 	bl	8000cd4 <__aeabi_fsub>
 8006072:	1c03      	adds	r3, r0, #0
 8006074:	623b      	str	r3, [r7, #32]
    float sin_T = theta_per_segment*0.16666667f*(cos_T + 4.0f);
 8006076:	498a      	ldr	r1, [pc, #552]	; (80062a0 <mc_arc+0x4c4>)
 8006078:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800607a:	f7fa fd0b 	bl	8000a94 <__aeabi_fmul>
 800607e:	1c03      	adds	r3, r0, #0
 8006080:	1c1c      	adds	r4, r3, #0
 8006082:	2181      	movs	r1, #129	; 0x81
 8006084:	05c9      	lsls	r1, r1, #23
 8006086:	6a38      	ldr	r0, [r7, #32]
 8006088:	f7fa f982 	bl	8000390 <__aeabi_fadd>
 800608c:	1c03      	adds	r3, r0, #0
 800608e:	1c19      	adds	r1, r3, #0
 8006090:	1c20      	adds	r0, r4, #0
 8006092:	f7fa fcff 	bl	8000a94 <__aeabi_fmul>
 8006096:	1c03      	adds	r3, r0, #0
 8006098:	61fb      	str	r3, [r7, #28]
    cos_T *= 0.5;
 800609a:	21fc      	movs	r1, #252	; 0xfc
 800609c:	0589      	lsls	r1, r1, #22
 800609e:	6a38      	ldr	r0, [r7, #32]
 80060a0:	f7fa fcf8 	bl	8000a94 <__aeabi_fmul>
 80060a4:	1c03      	adds	r3, r0, #0
 80060a6:	623b      	str	r3, [r7, #32]

    float sin_Ti;
    float cos_Ti;
    float r_axisi;
    uint16_t i;
    uint8_t count = 0;
 80060a8:	2341      	movs	r3, #65	; 0x41
 80060aa:	18fb      	adds	r3, r7, r3
 80060ac:	2200      	movs	r2, #0
 80060ae:	701a      	strb	r2, [r3, #0]

    for (i = 1; i<segments; i++) { // Increment (segments-1).
 80060b0:	2342      	movs	r3, #66	; 0x42
 80060b2:	18fb      	adds	r3, r7, r3
 80060b4:	2201      	movs	r2, #1
 80060b6:	801a      	strh	r2, [r3, #0]
 80060b8:	e0d6      	b.n	8006268 <mc_arc+0x48c>

      if (count < N_ARC_CORRECTION) {
 80060ba:	2341      	movs	r3, #65	; 0x41
 80060bc:	18fb      	adds	r3, r7, r3
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	2b0b      	cmp	r3, #11
 80060c2:	d82b      	bhi.n	800611c <mc_arc+0x340>
        // Apply vector rotation matrix. ~40 usec
        r_axisi = r_axis0*sin_T + r_axis1*cos_T;
 80060c4:	69f9      	ldr	r1, [r7, #28]
 80060c6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80060c8:	f7fa fce4 	bl	8000a94 <__aeabi_fmul>
 80060cc:	1c03      	adds	r3, r0, #0
 80060ce:	1c1c      	adds	r4, r3, #0
 80060d0:	6a39      	ldr	r1, [r7, #32]
 80060d2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80060d4:	f7fa fcde 	bl	8000a94 <__aeabi_fmul>
 80060d8:	1c03      	adds	r3, r0, #0
 80060da:	1c19      	adds	r1, r3, #0
 80060dc:	1c20      	adds	r0, r4, #0
 80060de:	f7fa f957 	bl	8000390 <__aeabi_fadd>
 80060e2:	1c03      	adds	r3, r0, #0
 80060e4:	61bb      	str	r3, [r7, #24]
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 80060e6:	6a39      	ldr	r1, [r7, #32]
 80060e8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80060ea:	f7fa fcd3 	bl	8000a94 <__aeabi_fmul>
 80060ee:	1c03      	adds	r3, r0, #0
 80060f0:	1c1c      	adds	r4, r3, #0
 80060f2:	69f9      	ldr	r1, [r7, #28]
 80060f4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80060f6:	f7fa fccd 	bl	8000a94 <__aeabi_fmul>
 80060fa:	1c03      	adds	r3, r0, #0
 80060fc:	1c19      	adds	r1, r3, #0
 80060fe:	1c20      	adds	r0, r4, #0
 8006100:	f7fa fde8 	bl	8000cd4 <__aeabi_fsub>
 8006104:	1c03      	adds	r3, r0, #0
 8006106:	64fb      	str	r3, [r7, #76]	; 0x4c
        r_axis1 = r_axisi;
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	64bb      	str	r3, [r7, #72]	; 0x48
        count++;
 800610c:	2341      	movs	r3, #65	; 0x41
 800610e:	18fb      	adds	r3, r7, r3
 8006110:	781a      	ldrb	r2, [r3, #0]
 8006112:	2341      	movs	r3, #65	; 0x41
 8006114:	18fb      	adds	r3, r7, r3
 8006116:	3201      	adds	r2, #1
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	e069      	b.n	80061f0 <mc_arc+0x414>
      } else {
        // Arc correction to radius vector. Computed only every N_ARC_CORRECTION increments. ~375 usec
        // Compute exact location by applying transformation matrix from initial radius vector(=-offset).
        cos_Ti = cosf(i*theta_per_segment);
 800611c:	2342      	movs	r3, #66	; 0x42
 800611e:	18fb      	adds	r3, r7, r3
 8006120:	881b      	ldrh	r3, [r3, #0]
 8006122:	0018      	movs	r0, r3
 8006124:	f7fa ffaa 	bl	800107c <__aeabi_i2f>
 8006128:	1c03      	adds	r3, r0, #0
 800612a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800612c:	1c18      	adds	r0, r3, #0
 800612e:	f7fa fcb1 	bl	8000a94 <__aeabi_fmul>
 8006132:	1c03      	adds	r3, r0, #0
 8006134:	1c18      	adds	r0, r3, #0
 8006136:	f006 fa47 	bl	800c5c8 <cosf>
 800613a:	1c03      	adds	r3, r0, #0
 800613c:	617b      	str	r3, [r7, #20]
        sin_Ti = sinf(i*theta_per_segment);
 800613e:	2342      	movs	r3, #66	; 0x42
 8006140:	18fb      	adds	r3, r7, r3
 8006142:	881b      	ldrh	r3, [r3, #0]
 8006144:	0018      	movs	r0, r3
 8006146:	f7fa ff99 	bl	800107c <__aeabi_i2f>
 800614a:	1c03      	adds	r3, r0, #0
 800614c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800614e:	1c18      	adds	r0, r3, #0
 8006150:	f7fa fca0 	bl	8000a94 <__aeabi_fmul>
 8006154:	1c03      	adds	r3, r0, #0
 8006156:	1c18      	adds	r0, r3, #0
 8006158:	f006 face 	bl	800c6f8 <sinf>
 800615c:	1c03      	adds	r3, r0, #0
 800615e:	613b      	str	r3, [r7, #16]
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 8006160:	2364      	movs	r3, #100	; 0x64
 8006162:	18fb      	adds	r3, r7, r3
 8006164:	781b      	ldrb	r3, [r3, #0]
 8006166:	009b      	lsls	r3, r3, #2
 8006168:	683a      	ldr	r2, [r7, #0]
 800616a:	18d3      	adds	r3, r2, r3
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2280      	movs	r2, #128	; 0x80
 8006170:	0612      	lsls	r2, r2, #24
 8006172:	4053      	eors	r3, r2
 8006174:	6979      	ldr	r1, [r7, #20]
 8006176:	1c18      	adds	r0, r3, #0
 8006178:	f7fa fc8c 	bl	8000a94 <__aeabi_fmul>
 800617c:	1c03      	adds	r3, r0, #0
 800617e:	1c1c      	adds	r4, r3, #0
 8006180:	2368      	movs	r3, #104	; 0x68
 8006182:	18fb      	adds	r3, r7, r3
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	683a      	ldr	r2, [r7, #0]
 800618a:	18d3      	adds	r3, r2, r3
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6939      	ldr	r1, [r7, #16]
 8006190:	1c18      	adds	r0, r3, #0
 8006192:	f7fa fc7f 	bl	8000a94 <__aeabi_fmul>
 8006196:	1c03      	adds	r3, r0, #0
 8006198:	1c19      	adds	r1, r3, #0
 800619a:	1c20      	adds	r0, r4, #0
 800619c:	f7fa f8f8 	bl	8000390 <__aeabi_fadd>
 80061a0:	1c03      	adds	r3, r0, #0
 80061a2:	64fb      	str	r3, [r7, #76]	; 0x4c
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 80061a4:	2364      	movs	r3, #100	; 0x64
 80061a6:	18fb      	adds	r3, r7, r3
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	683a      	ldr	r2, [r7, #0]
 80061ae:	18d3      	adds	r3, r2, r3
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2280      	movs	r2, #128	; 0x80
 80061b4:	0612      	lsls	r2, r2, #24
 80061b6:	4053      	eors	r3, r2
 80061b8:	6939      	ldr	r1, [r7, #16]
 80061ba:	1c18      	adds	r0, r3, #0
 80061bc:	f7fa fc6a 	bl	8000a94 <__aeabi_fmul>
 80061c0:	1c03      	adds	r3, r0, #0
 80061c2:	1c1c      	adds	r4, r3, #0
 80061c4:	2368      	movs	r3, #104	; 0x68
 80061c6:	18fb      	adds	r3, r7, r3
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	683a      	ldr	r2, [r7, #0]
 80061ce:	18d3      	adds	r3, r2, r3
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6979      	ldr	r1, [r7, #20]
 80061d4:	1c18      	adds	r0, r3, #0
 80061d6:	f7fa fc5d 	bl	8000a94 <__aeabi_fmul>
 80061da:	1c03      	adds	r3, r0, #0
 80061dc:	1c19      	adds	r1, r3, #0
 80061de:	1c20      	adds	r0, r4, #0
 80061e0:	f7fa fd78 	bl	8000cd4 <__aeabi_fsub>
 80061e4:	1c03      	adds	r3, r0, #0
 80061e6:	64bb      	str	r3, [r7, #72]	; 0x48
        count = 0;
 80061e8:	2341      	movs	r3, #65	; 0x41
 80061ea:	18fb      	adds	r3, r7, r3
 80061ec:	2200      	movs	r2, #0
 80061ee:	701a      	strb	r2, [r3, #0]
      }

      // Update arc_target location
      position[axis_0] = center_axis0 + r_axis0;
 80061f0:	2364      	movs	r3, #100	; 0x64
 80061f2:	18fb      	adds	r3, r7, r3
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	009b      	lsls	r3, r3, #2
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	18d4      	adds	r4, r2, r3
 80061fc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80061fe:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006200:	f7fa f8c6 	bl	8000390 <__aeabi_fadd>
 8006204:	1c03      	adds	r3, r0, #0
 8006206:	6023      	str	r3, [r4, #0]
      position[axis_1] = center_axis1 + r_axis1;
 8006208:	2368      	movs	r3, #104	; 0x68
 800620a:	18fb      	adds	r3, r7, r3
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	18d4      	adds	r4, r2, r3
 8006214:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006216:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006218:	f7fa f8ba 	bl	8000390 <__aeabi_fadd>
 800621c:	1c03      	adds	r3, r0, #0
 800621e:	6023      	str	r3, [r4, #0]
      position[axis_linear] += linear_per_segment;
 8006220:	236c      	movs	r3, #108	; 0x6c
 8006222:	18fb      	adds	r3, r7, r3
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	18d4      	adds	r4, r2, r3
 800622c:	236c      	movs	r3, #108	; 0x6c
 800622e:	18fb      	adds	r3, r7, r3
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	18d3      	adds	r3, r2, r3
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800623c:	1c18      	adds	r0, r3, #0
 800623e:	f7fa f8a7 	bl	8000390 <__aeabi_fadd>
 8006242:	1c03      	adds	r3, r0, #0
 8006244:	6023      	str	r3, [r4, #0]

      mc_line(position, pl_data);
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	0011      	movs	r1, r2
 800624c:	0018      	movs	r0, r3
 800624e:	f7ff fd79 	bl	8005d44 <mc_line>

      // Bail mid-circle on system abort. Runtime command check already performed by mc_line.
      if (sys.abort) { return; }
 8006252:	4b14      	ldr	r3, [pc, #80]	; (80062a4 <mc_arc+0x4c8>)
 8006254:	785b      	ldrb	r3, [r3, #1]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d126      	bne.n	80062a8 <mc_arc+0x4cc>
    for (i = 1; i<segments; i++) { // Increment (segments-1).
 800625a:	2342      	movs	r3, #66	; 0x42
 800625c:	18fb      	adds	r3, r7, r3
 800625e:	881a      	ldrh	r2, [r3, #0]
 8006260:	2342      	movs	r3, #66	; 0x42
 8006262:	18fb      	adds	r3, r7, r3
 8006264:	3201      	adds	r2, #1
 8006266:	801a      	strh	r2, [r3, #0]
 8006268:	2342      	movs	r3, #66	; 0x42
 800626a:	18fa      	adds	r2, r7, r3
 800626c:	232e      	movs	r3, #46	; 0x2e
 800626e:	18fb      	adds	r3, r7, r3
 8006270:	8812      	ldrh	r2, [r2, #0]
 8006272:	881b      	ldrh	r3, [r3, #0]
 8006274:	429a      	cmp	r2, r3
 8006276:	d200      	bcs.n	800627a <mc_arc+0x49e>
 8006278:	e71f      	b.n	80060ba <mc_arc+0x2de>
    }
  }
  // Ensure last segment arrives at target location.
  mc_line(target, pl_data);
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	0011      	movs	r1, r2
 8006280:	0018      	movs	r0, r3
 8006282:	f7ff fd5f 	bl	8005d44 <mc_line>
 8006286:	e010      	b.n	80062aa <mc_arc+0x4ce>
 8006288:	a0b5ed8d 	.word	0xa0b5ed8d
 800628c:	bea0c6f7 	.word	0xbea0c6f7
 8006290:	54442d18 	.word	0x54442d18
 8006294:	401921fb 	.word	0x401921fb
 8006298:	3ea0c6f7 	.word	0x3ea0c6f7
 800629c:	20000acc 	.word	0x20000acc
 80062a0:	3e2aaaab 	.word	0x3e2aaaab
 80062a4:	20000b2c 	.word	0x20000b2c
      if (sys.abort) { return; }
 80062a8:	46c0      	nop			; (mov r8, r8)
}
 80062aa:	46bd      	mov	sp, r7
 80062ac:	b014      	add	sp, #80	; 0x50
 80062ae:	bdb0      	pop	{r4, r5, r7, pc}

080062b0 <mc_dwell>:


// Execute dwell in seconds.
void mc_dwell(float seconds)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b082      	sub	sp, #8
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  if (sys.state == STATE_CHECK_MODE) { return; }
 80062b8:	4b07      	ldr	r3, [pc, #28]	; (80062d8 <mc_dwell+0x28>)
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d007      	beq.n	80062d0 <mc_dwell+0x20>
  protocol_buffer_synchronize();
 80062c0:	f001 fc80 	bl	8007bc4 <protocol_buffer_synchronize>
  delay_sec(seconds, DELAY_MODE_DWELL);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2100      	movs	r1, #0
 80062c8:	1c18      	adds	r0, r3, #0
 80062ca:	f000 f9ed 	bl	80066a8 <delay_sec>
 80062ce:	e000      	b.n	80062d2 <mc_dwell+0x22>
  if (sys.state == STATE_CHECK_MODE) { return; }
 80062d0:	46c0      	nop			; (mov r8, r8)
}
 80062d2:	46bd      	mov	sp, r7
 80062d4:	b002      	add	sp, #8
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	20000b2c 	.word	0x20000b2c

080062dc <mc_homing_cycle>:

// Perform homing cycle to locate and set machine zero. Only '$H' executes this command.
// NOTE: There should be no motions in the buffer and Grbl must be in an idle state before
// executing the homing cycle. This prevents incorrect buffered plans after homing.
void mc_homing_cycle(uint8_t cycle_mask)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	0002      	movs	r2, r0
 80062e4:	1dfb      	adds	r3, r7, #7
 80062e6:	701a      	strb	r2, [r3, #0]
      system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT);
      return;
    }
  #endif

  limits_disable(); // Disable hard limits pin change register for cycle duration
 80062e8:	f7ff f97a 	bl	80055e0 <limits_disable>
    if (cycle_mask) { limits_go_home(cycle_mask); } // Perform homing cycle based on mask.
    else
  #endif
  {
    // Search to engage all axes limit switches at faster homing seek rate.
    limits_go_home(HOMING_CYCLE_0);  // Homing cycle 0
 80062ec:	2004      	movs	r0, #4
 80062ee:	f7ff fa0d 	bl	800570c <limits_go_home>
    #ifdef HOMING_CYCLE_1
      limits_go_home(HOMING_CYCLE_1);  // Homing cycle 1
 80062f2:	2003      	movs	r0, #3
 80062f4:	f7ff fa0a 	bl	800570c <limits_go_home>
    #ifdef HOMING_CYCLE_2
      limits_go_home(HOMING_CYCLE_2);  // Homing cycle 2
    #endif
  }

  protocol_execute_realtime(); // Check for reset and set system abort.
 80062f8:	f001 fc88 	bl	8007c0c <protocol_execute_realtime>
  if (sys.abort) { return; } // Did not complete. Alarm state set by mc_alarm.
 80062fc:	4b07      	ldr	r3, [pc, #28]	; (800631c <mc_homing_cycle+0x40>)
 80062fe:	785b      	ldrb	r3, [r3, #1]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d106      	bne.n	8006312 <mc_homing_cycle+0x36>

  // Homing cycle complete! Setup system for normal operation.
  // -------------------------------------------------------------------------------------

  // Sync gcode parser and planner positions to homed position.
  gc_sync_position();
 8006304:	f7fd fb5c 	bl	80039c0 <gc_sync_position>
  plan_sync_position();
 8006308:	f001 f8d0 	bl	80074ac <plan_sync_position>

  // If hard limits feature enabled, re-enable hard limits pin change register after homing cycle.
  limits_init();
 800630c:	f7ff f902 	bl	8005514 <limits_init>
 8006310:	e000      	b.n	8006314 <mc_homing_cycle+0x38>
  if (sys.abort) { return; } // Did not complete. Alarm state set by mc_alarm.
 8006312:	46c0      	nop			; (mov r8, r8)
}
 8006314:	46bd      	mov	sp, r7
 8006316:	b002      	add	sp, #8
 8006318:	bd80      	pop	{r7, pc}
 800631a:	46c0      	nop			; (mov r8, r8)
 800631c:	20000b2c 	.word	0x20000b2c

08006320 <mc_probe_cycle>:


// Perform tool length probe cycle. Requires probe switch.
// NOTE: Upon probe failure, the program will be stopped and placed into ALARM state.
uint8_t mc_probe_cycle(float *target, plan_line_data_t *pl_data, uint8_t parser_flags)
{
 8006320:	b590      	push	{r4, r7, lr}
 8006322:	b087      	sub	sp, #28
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	1dfb      	adds	r3, r7, #7
 800632c:	701a      	strb	r2, [r3, #0]
  // TODO: Need to update this cycle so it obeys a non-auto cycle start.
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 800632e:	4b41      	ldr	r3, [pc, #260]	; (8006434 <mc_probe_cycle+0x114>)
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b02      	cmp	r3, #2
 8006334:	d101      	bne.n	800633a <mc_probe_cycle+0x1a>
 8006336:	2300      	movs	r3, #0
 8006338:	e077      	b.n	800642a <mc_probe_cycle+0x10a>

  // Finish all queued commands and empty planner buffer before starting probe cycle.
  protocol_buffer_synchronize();
 800633a:	f001 fc43 	bl	8007bc4 <protocol_buffer_synchronize>
  if (sys.abort) { return(GC_PROBE_ABORT); } // Return if system reset has been issued.
 800633e:	4b3d      	ldr	r3, [pc, #244]	; (8006434 <mc_probe_cycle+0x114>)
 8006340:	785b      	ldrb	r3, [r3, #1]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d001      	beq.n	800634a <mc_probe_cycle+0x2a>
 8006346:	2302      	movs	r3, #2
 8006348:	e06f      	b.n	800642a <mc_probe_cycle+0x10a>

  // Initialize probing control variables
  uint8_t is_probe_away = bit_istrue(parser_flags, GC_PARSER_PROBE_IS_AWAY);
 800634a:	1dfb      	adds	r3, r7, #7
 800634c:	781b      	ldrb	r3, [r3, #0]
 800634e:	2208      	movs	r2, #8
 8006350:	4013      	ands	r3, r2
 8006352:	1e5a      	subs	r2, r3, #1
 8006354:	4193      	sbcs	r3, r2
 8006356:	b2da      	uxtb	r2, r3
 8006358:	2317      	movs	r3, #23
 800635a:	18fb      	adds	r3, r7, r3
 800635c:	701a      	strb	r2, [r3, #0]
  uint8_t is_no_error = bit_istrue(parser_flags, GC_PARSER_PROBE_IS_NO_ERROR);
 800635e:	1dfb      	adds	r3, r7, #7
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	2210      	movs	r2, #16
 8006364:	4013      	ands	r3, r2
 8006366:	1e5a      	subs	r2, r3, #1
 8006368:	4193      	sbcs	r3, r2
 800636a:	b2da      	uxtb	r2, r3
 800636c:	2316      	movs	r3, #22
 800636e:	18fb      	adds	r3, r7, r3
 8006370:	701a      	strb	r2, [r3, #0]
  sys.probe_succeeded = false; // Re-initialize probe history before beginning cycle.
 8006372:	4b30      	ldr	r3, [pc, #192]	; (8006434 <mc_probe_cycle+0x114>)
 8006374:	2200      	movs	r2, #0
 8006376:	715a      	strb	r2, [r3, #5]
  probe_configure_invert_mask(is_probe_away);
 8006378:	2317      	movs	r3, #23
 800637a:	18fb      	adds	r3, r7, r3
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	0018      	movs	r0, r3
 8006380:	f001 fa96 	bl	80078b0 <probe_configure_invert_mask>

  // After syncing, check if probe is already triggered. If so, halt and issue alarm.
  // NOTE: This probe initialization error applies to all probing cycles.
  if ( probe_get_state() ) { // Check probe pin state.
 8006384:	f001 fab8 	bl	80078f8 <probe_get_state>
 8006388:	1e03      	subs	r3, r0, #0
 800638a:	d009      	beq.n	80063a0 <mc_probe_cycle+0x80>
    system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_INITIAL);
 800638c:	2004      	movs	r0, #4
 800638e:	f005 fd5b 	bl	800be48 <system_set_exec_alarm>
    protocol_execute_realtime();
 8006392:	f001 fc3b 	bl	8007c0c <protocol_execute_realtime>
    probe_configure_invert_mask(false); // Re-initialize invert mask before returning.
 8006396:	2000      	movs	r0, #0
 8006398:	f001 fa8a 	bl	80078b0 <probe_configure_invert_mask>
    return(GC_PROBE_FAIL_INIT); // Nothing else to do but bail.
 800639c:	2302      	movs	r3, #2
 800639e:	e044      	b.n	800642a <mc_probe_cycle+0x10a>
  }

  // Setup and queue probing motion. Auto cycle-start should not start the cycle.
  mc_line(target, pl_data);
 80063a0:	68ba      	ldr	r2, [r7, #8]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	0011      	movs	r1, r2
 80063a6:	0018      	movs	r0, r3
 80063a8:	f7ff fccc 	bl	8005d44 <mc_line>

  // Activate the probing state monitor in the stepper module.
  sys_probe_state = PROBE_ACTIVE;
 80063ac:	4b22      	ldr	r3, [pc, #136]	; (8006438 <mc_probe_cycle+0x118>)
 80063ae:	2201      	movs	r2, #1
 80063b0:	701a      	strb	r2, [r3, #0]

  // Perform probing cycle. Wait here until probe is triggered or motion completes.
  system_set_exec_state_flag(EXEC_CYCLE_START);
 80063b2:	2002      	movs	r0, #2
 80063b4:	f005 fd14 	bl	800bde0 <system_set_exec_state_flag>
  do {
    protocol_execute_realtime();
 80063b8:	f001 fc28 	bl	8007c0c <protocol_execute_realtime>
    if (sys.abort) { return(GC_PROBE_ABORT); } // Check for system abort
 80063bc:	4b1d      	ldr	r3, [pc, #116]	; (8006434 <mc_probe_cycle+0x114>)
 80063be:	785b      	ldrb	r3, [r3, #1]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <mc_probe_cycle+0xa8>
 80063c4:	2302      	movs	r3, #2
 80063c6:	e030      	b.n	800642a <mc_probe_cycle+0x10a>
  } while (sys.state != STATE_IDLE);
 80063c8:	4b1a      	ldr	r3, [pc, #104]	; (8006434 <mc_probe_cycle+0x114>)
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f3      	bne.n	80063b8 <mc_probe_cycle+0x98>

  // Probing cycle complete!

  // Set state variables and error out, if the probe failed and cycle with error is enabled.
  if (sys_probe_state == PROBE_ACTIVE) {
 80063d0:	4b19      	ldr	r3, [pc, #100]	; (8006438 <mc_probe_cycle+0x118>)
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d10d      	bne.n	80063f6 <mc_probe_cycle+0xd6>
    if (is_no_error) { memcpy(sys_probe_position, sys_position, sizeof(sys_position)); }
 80063da:	2316      	movs	r3, #22
 80063dc:	18fb      	adds	r3, r7, r3
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d004      	beq.n	80063ee <mc_probe_cycle+0xce>
 80063e4:	4b15      	ldr	r3, [pc, #84]	; (800643c <mc_probe_cycle+0x11c>)
 80063e6:	4a16      	ldr	r2, [pc, #88]	; (8006440 <mc_probe_cycle+0x120>)
 80063e8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80063ea:	c313      	stmia	r3!, {r0, r1, r4}
 80063ec:	e006      	b.n	80063fc <mc_probe_cycle+0xdc>
    else { system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_CONTACT); }
 80063ee:	2005      	movs	r0, #5
 80063f0:	f005 fd2a 	bl	800be48 <system_set_exec_alarm>
 80063f4:	e002      	b.n	80063fc <mc_probe_cycle+0xdc>
  } else {
    sys.probe_succeeded = true; // Indicate to system the probing cycle completed successfully.
 80063f6:	4b0f      	ldr	r3, [pc, #60]	; (8006434 <mc_probe_cycle+0x114>)
 80063f8:	2201      	movs	r2, #1
 80063fa:	715a      	strb	r2, [r3, #5]
  }
  sys_probe_state = PROBE_OFF; // Ensure probe state monitor is disabled.
 80063fc:	4b0e      	ldr	r3, [pc, #56]	; (8006438 <mc_probe_cycle+0x118>)
 80063fe:	2200      	movs	r2, #0
 8006400:	701a      	strb	r2, [r3, #0]
  probe_configure_invert_mask(false); // Re-initialize invert mask.
 8006402:	2000      	movs	r0, #0
 8006404:	f001 fa54 	bl	80078b0 <probe_configure_invert_mask>
  protocol_execute_realtime();   // Check and execute run-time commands
 8006408:	f001 fc00 	bl	8007c0c <protocol_execute_realtime>

  // Reset the stepper and planner buffers to remove the remainder of the probe motion.
  st_reset(); // Reset step segment buffer.
 800640c:	f004 f966 	bl	800a6dc <st_reset>
  plan_reset(); // Reset planner buffer. Zero planner positions. Ensure probing motion is cleared.
 8006410:	f000 fbf2 	bl	8006bf8 <plan_reset>
  plan_sync_position(); // Sync planner position to current machine position.
 8006414:	f001 f84a 	bl	80074ac <plan_sync_position>

  #ifdef MESSAGE_PROBE_COORDINATES
    // All done! Output the probe position as message.
    report_probe_parameters();
 8006418:	f002 fb16 	bl	8008a48 <report_probe_parameters>
  #endif

  if (sys.probe_succeeded) { return(GC_PROBE_FOUND); } // Successful probe cycle.
 800641c:	4b05      	ldr	r3, [pc, #20]	; (8006434 <mc_probe_cycle+0x114>)
 800641e:	795b      	ldrb	r3, [r3, #5]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <mc_probe_cycle+0x108>
 8006424:	2301      	movs	r3, #1
 8006426:	e000      	b.n	800642a <mc_probe_cycle+0x10a>
  else { return(GC_PROBE_FAIL_END); } // Failed to trigger probe within travel. With or without error.
 8006428:	2300      	movs	r3, #0
}
 800642a:	0018      	movs	r0, r3
 800642c:	46bd      	mov	sp, r7
 800642e:	b007      	add	sp, #28
 8006430:	bd90      	pop	{r4, r7, pc}
 8006432:	46c0      	nop			; (mov r8, r8)
 8006434:	20000b2c 	.word	0x20000b2c
 8006438:	20000b42 	.word	0x20000b42
 800643c:	20000b44 	.word	0x20000b44
 8006440:	20000b50 	.word	0x20000b50

08006444 <mc_reset>:
// active processes in the system. This also checks if a system reset is issued while Grbl
// is in a motion state. If so, kills the steppers and sets the system alarm to flag position
// lost, since there was an abrupt uncontrolled deceleration. Called at an interrupt level by
// realtime abort command and hard limits. So, keep to a minimum.
void mc_reset()
{
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0
  // Only this function can set the system reset. Helps prevent multiple kill calls.
  if (bit_isfalse(sys_rt_exec_state, EXEC_RESET)) {
 8006448:	4b17      	ldr	r3, [pc, #92]	; (80064a8 <mc_reset+0x64>)
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	b2db      	uxtb	r3, r3
 800644e:	001a      	movs	r2, r3
 8006450:	2310      	movs	r3, #16
 8006452:	4013      	ands	r3, r2
 8006454:	d124      	bne.n	80064a0 <mc_reset+0x5c>
    system_set_exec_state_flag(EXEC_RESET);
 8006456:	2010      	movs	r0, #16
 8006458:	f005 fcc2 	bl	800bde0 <system_set_exec_state_flag>

    // Kill spindle and coolant.
    spindle_stop();
 800645c:	f003 fd0e 	bl	8009e7c <spindle_stop>
    coolant_stop();
 8006460:	f7fd f9a9 	bl	80037b6 <coolant_stop>

    // Kill steppers only if in any motion state, i.e. cycle, actively holding, or homing.
    // NOTE: If steppers are kept enabled via the step idle delay setting, this also keeps
    // the steppers enabled by avoiding the go_idle call altogether, unless the motion state is
    // violated, by which, all bets are off.
    if ((sys.state & (STATE_CYCLE | STATE_HOMING | STATE_JOG)) ||
 8006464:	4b11      	ldr	r3, [pc, #68]	; (80064ac <mc_reset+0x68>)
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	001a      	movs	r2, r3
 800646a:	232c      	movs	r3, #44	; 0x2c
 800646c:	4013      	ands	r3, r2
 800646e:	d105      	bne.n	800647c <mc_reset+0x38>
    		(sys.step_control & (STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION))) {
 8006470:	4b0e      	ldr	r3, [pc, #56]	; (80064ac <mc_reset+0x68>)
 8006472:	791b      	ldrb	r3, [r3, #4]
 8006474:	001a      	movs	r2, r3
 8006476:	2306      	movs	r3, #6
 8006478:	4013      	ands	r3, r2
    if ((sys.state & (STATE_CYCLE | STATE_HOMING | STATE_JOG)) ||
 800647a:	d011      	beq.n	80064a0 <mc_reset+0x5c>
      if (sys.state == STATE_HOMING) {
 800647c:	4b0b      	ldr	r3, [pc, #44]	; (80064ac <mc_reset+0x68>)
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	2b04      	cmp	r3, #4
 8006482:	d108      	bne.n	8006496 <mc_reset+0x52>
        if (!sys_rt_exec_alarm) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 8006484:	4b0a      	ldr	r3, [pc, #40]	; (80064b0 <mc_reset+0x6c>)
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d106      	bne.n	800649c <mc_reset+0x58>
 800648e:	2006      	movs	r0, #6
 8006490:	f005 fcda 	bl	800be48 <system_set_exec_alarm>
 8006494:	e002      	b.n	800649c <mc_reset+0x58>
      }
      else { system_set_exec_alarm(EXEC_ALARM_ABORT_CYCLE); }
 8006496:	2003      	movs	r0, #3
 8006498:	f005 fcd6 	bl	800be48 <system_set_exec_alarm>
      st_go_idle(); // Force kill steppers. Position has likely been lost.
 800649c:	f003 fe80 	bl	800a1a0 <st_go_idle>
    }
  }
}
 80064a0:	46c0      	nop			; (mov r8, r8)
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	46c0      	nop			; (mov r8, r8)
 80064a8:	20000b41 	.word	0x20000b41
 80064ac:	20000b2c 	.word	0x20000b2c
 80064b0:	20000b5c 	.word	0x20000b5c

080064b4 <read_float>:
// CNC applications, the typical decimal value is expected to be in the range of E0 to E-4.
// Scientific notation is officially not supported by g-code, and the 'E' character may
// be a g-code word on some CNC systems. So, 'E' notation will not be recognized.
// NOTE: Thanks to Radu-Eosif Mihailescu for identifying the issues with using strtod().
uint8_t read_float(char *line, uint8_t *char_counter, float *float_ptr)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b08c      	sub	sp, #48	; 0x30
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
  char *ptr = line + *char_counter;
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	001a      	movs	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	189b      	adds	r3, r3, r2
 80064ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  unsigned char c;

  // Grab first character and increment pointer. No spaces assumed in line.
  c = *ptr++;
 80064cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064d2:	222b      	movs	r2, #43	; 0x2b
 80064d4:	18ba      	adds	r2, r7, r2
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	7013      	strb	r3, [r2, #0]

  // Capture initial positive/minus character
  bool isnegative = false;
 80064da:	2300      	movs	r3, #0
 80064dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (c == '-') {
 80064de:	232b      	movs	r3, #43	; 0x2b
 80064e0:	18fb      	adds	r3, r7, r3
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	2b2d      	cmp	r3, #45	; 0x2d
 80064e6:	d109      	bne.n	80064fc <read_float+0x48>
    isnegative = true;
 80064e8:	2301      	movs	r3, #1
 80064ea:	627b      	str	r3, [r7, #36]	; 0x24
    c = *ptr++;
 80064ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064f2:	222b      	movs	r2, #43	; 0x2b
 80064f4:	18ba      	adds	r2, r7, r2
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	7013      	strb	r3, [r2, #0]
 80064fa:	e00b      	b.n	8006514 <read_float+0x60>
  } else if (c == '+') {
 80064fc:	232b      	movs	r3, #43	; 0x2b
 80064fe:	18fb      	adds	r3, r7, r3
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	2b2b      	cmp	r3, #43	; 0x2b
 8006504:	d106      	bne.n	8006514 <read_float+0x60>
    c = *ptr++;
 8006506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006508:	1c5a      	adds	r2, r3, #1
 800650a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800650c:	222b      	movs	r2, #43	; 0x2b
 800650e:	18ba      	adds	r2, r7, r2
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	7013      	strb	r3, [r2, #0]
  }

  // Extract number into fast integer. Track decimal in terms of exponent value.
  uint32_t intval = 0;
 8006514:	2300      	movs	r3, #0
 8006516:	623b      	str	r3, [r7, #32]
  int8_t exp = 0;
 8006518:	231f      	movs	r3, #31
 800651a:	18fb      	adds	r3, r7, r3
 800651c:	2200      	movs	r2, #0
 800651e:	701a      	strb	r2, [r3, #0]
  uint8_t ndigit = 0;
 8006520:	231e      	movs	r3, #30
 8006522:	18fb      	adds	r3, r7, r3
 8006524:	2200      	movs	r2, #0
 8006526:	701a      	strb	r2, [r3, #0]
  bool isdecimal = false;
 8006528:	2300      	movs	r3, #0
 800652a:	61bb      	str	r3, [r7, #24]
  while(1) {
    c -= '0';
 800652c:	232b      	movs	r3, #43	; 0x2b
 800652e:	18fb      	adds	r3, r7, r3
 8006530:	222b      	movs	r2, #43	; 0x2b
 8006532:	18ba      	adds	r2, r7, r2
 8006534:	7812      	ldrb	r2, [r2, #0]
 8006536:	3a30      	subs	r2, #48	; 0x30
 8006538:	701a      	strb	r2, [r3, #0]
    if (c <= 9) {
 800653a:	232b      	movs	r3, #43	; 0x2b
 800653c:	18fb      	adds	r3, r7, r3
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	2b09      	cmp	r3, #9
 8006542:	d831      	bhi.n	80065a8 <read_float+0xf4>
      ndigit++;
 8006544:	231e      	movs	r3, #30
 8006546:	18fb      	adds	r3, r7, r3
 8006548:	781a      	ldrb	r2, [r3, #0]
 800654a:	231e      	movs	r3, #30
 800654c:	18fb      	adds	r3, r7, r3
 800654e:	3201      	adds	r2, #1
 8006550:	701a      	strb	r2, [r3, #0]
      if (ndigit <= MAX_INT_DIGITS) {
 8006552:	231e      	movs	r3, #30
 8006554:	18fb      	adds	r3, r7, r3
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	2b08      	cmp	r3, #8
 800655a:	d817      	bhi.n	800658c <read_float+0xd8>
        if (isdecimal) { exp--; }
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d009      	beq.n	8006576 <read_float+0xc2>
 8006562:	231f      	movs	r3, #31
 8006564:	18fb      	adds	r3, r7, r3
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	b25b      	sxtb	r3, r3
 800656a:	b2db      	uxtb	r3, r3
 800656c:	3b01      	subs	r3, #1
 800656e:	b2da      	uxtb	r2, r3
 8006570:	231f      	movs	r3, #31
 8006572:	18fb      	adds	r3, r7, r3
 8006574:	701a      	strb	r2, [r3, #0]
        intval = (((intval << 2) + intval) << 1) + c; // intval*10 + c
 8006576:	6a3b      	ldr	r3, [r7, #32]
 8006578:	009a      	lsls	r2, r3, #2
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	18d3      	adds	r3, r2, r3
 800657e:	005a      	lsls	r2, r3, #1
 8006580:	232b      	movs	r3, #43	; 0x2b
 8006582:	18fb      	adds	r3, r7, r3
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	18d3      	adds	r3, r2, r3
 8006588:	623b      	str	r3, [r7, #32]
 800658a:	e017      	b.n	80065bc <read_float+0x108>
      } else {
        if (!(isdecimal)) { exp++; }  // Drop overflow digits
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d114      	bne.n	80065bc <read_float+0x108>
 8006592:	231f      	movs	r3, #31
 8006594:	18fb      	adds	r3, r7, r3
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	b25b      	sxtb	r3, r3
 800659a:	b2db      	uxtb	r3, r3
 800659c:	3301      	adds	r3, #1
 800659e:	b2da      	uxtb	r2, r3
 80065a0:	231f      	movs	r3, #31
 80065a2:	18fb      	adds	r3, r7, r3
 80065a4:	701a      	strb	r2, [r3, #0]
 80065a6:	e009      	b.n	80065bc <read_float+0x108>
      }
    } else if (c == (('.'-'0') & 0xff)  &&  !(isdecimal)) {
 80065a8:	232b      	movs	r3, #43	; 0x2b
 80065aa:	18fb      	adds	r3, r7, r3
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	2bfe      	cmp	r3, #254	; 0xfe
 80065b0:	d10c      	bne.n	80065cc <read_float+0x118>
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d109      	bne.n	80065cc <read_float+0x118>
      isdecimal = true;
 80065b8:	2301      	movs	r3, #1
 80065ba:	61bb      	str	r3, [r7, #24]
    } else {
      break;
    }
    c = *ptr++;
 80065bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065be:	1c5a      	adds	r2, r3, #1
 80065c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065c2:	222b      	movs	r2, #43	; 0x2b
 80065c4:	18ba      	adds	r2, r7, r2
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	7013      	strb	r3, [r2, #0]
    c -= '0';
 80065ca:	e7af      	b.n	800652c <read_float+0x78>
  }

  // Return if no digits have been read.
  if (!ndigit) { return(false); };
 80065cc:	231e      	movs	r3, #30
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <read_float+0x126>
 80065d6:	2300      	movs	r3, #0
 80065d8:	e05b      	b.n	8006692 <read_float+0x1de>

  // Convert integer into floating point.
  float fval;
  fval = (float)intval;
 80065da:	6a38      	ldr	r0, [r7, #32]
 80065dc:	f7fa fd9e 	bl	800111c <__aeabi_ui2f>
 80065e0:	1c03      	adds	r3, r0, #0
 80065e2:	617b      	str	r3, [r7, #20]

  // Apply decimal. Should perform no more than two floating point multiplications for the
  // expected range of E0 to E-4.
  if (fval != 0) {
 80065e4:	2100      	movs	r1, #0
 80065e6:	6978      	ldr	r0, [r7, #20]
 80065e8:	f7f9 fe6e 	bl	80002c8 <__aeabi_fcmpeq>
 80065ec:	1e03      	subs	r3, r0, #0
 80065ee:	d13a      	bne.n	8006666 <read_float+0x1b2>
    while (exp <= -2) {
 80065f0:	e00d      	b.n	800660e <read_float+0x15a>
      fval *= 0.01f;
 80065f2:	492a      	ldr	r1, [pc, #168]	; (800669c <read_float+0x1e8>)
 80065f4:	6978      	ldr	r0, [r7, #20]
 80065f6:	f7fa fa4d 	bl	8000a94 <__aeabi_fmul>
 80065fa:	1c03      	adds	r3, r0, #0
 80065fc:	617b      	str	r3, [r7, #20]
      exp += 2;
 80065fe:	231f      	movs	r3, #31
 8006600:	18fb      	adds	r3, r7, r3
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	3302      	adds	r3, #2
 8006606:	b2da      	uxtb	r2, r3
 8006608:	231f      	movs	r3, #31
 800660a:	18fb      	adds	r3, r7, r3
 800660c:	701a      	strb	r2, [r3, #0]
    while (exp <= -2) {
 800660e:	231f      	movs	r3, #31
 8006610:	18fb      	adds	r3, r7, r3
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	b25b      	sxtb	r3, r3
 8006616:	3301      	adds	r3, #1
 8006618:	dbeb      	blt.n	80065f2 <read_float+0x13e>
    }
    if (exp < 0) {
 800661a:	231f      	movs	r3, #31
 800661c:	18fb      	adds	r3, r7, r3
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	2b7f      	cmp	r3, #127	; 0x7f
 8006622:	d906      	bls.n	8006632 <read_float+0x17e>
      fval *= 0.1f;
 8006624:	491e      	ldr	r1, [pc, #120]	; (80066a0 <read_float+0x1ec>)
 8006626:	6978      	ldr	r0, [r7, #20]
 8006628:	f7fa fa34 	bl	8000a94 <__aeabi_fmul>
 800662c:	1c03      	adds	r3, r0, #0
 800662e:	617b      	str	r3, [r7, #20]
 8006630:	e019      	b.n	8006666 <read_float+0x1b2>
    } else if (exp > 0) {
 8006632:	231f      	movs	r3, #31
 8006634:	18fb      	adds	r3, r7, r3
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	b25b      	sxtb	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	dd13      	ble.n	8006666 <read_float+0x1b2>
      do {
        fval *= 10.0f;
 800663e:	4919      	ldr	r1, [pc, #100]	; (80066a4 <read_float+0x1f0>)
 8006640:	6978      	ldr	r0, [r7, #20]
 8006642:	f7fa fa27 	bl	8000a94 <__aeabi_fmul>
 8006646:	1c03      	adds	r3, r0, #0
 8006648:	617b      	str	r3, [r7, #20]
      } while (--exp > 0);
 800664a:	231f      	movs	r3, #31
 800664c:	18fb      	adds	r3, r7, r3
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	3b01      	subs	r3, #1
 8006652:	b2da      	uxtb	r2, r3
 8006654:	231f      	movs	r3, #31
 8006656:	18fb      	adds	r3, r7, r3
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	231f      	movs	r3, #31
 800665c:	18fb      	adds	r3, r7, r3
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	b25b      	sxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	dceb      	bgt.n	800663e <read_float+0x18a>
    }
  }

  // Assign floating point value with correct sign.
  if (isnegative) {
 8006666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006668:	2b00      	cmp	r3, #0
 800666a:	d006      	beq.n	800667a <read_float+0x1c6>
    *float_ptr = -fval;
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	2280      	movs	r2, #128	; 0x80
 8006670:	0612      	lsls	r2, r2, #24
 8006672:	405a      	eors	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	601a      	str	r2, [r3, #0]
 8006678:	e002      	b.n	8006680 <read_float+0x1cc>
  } else {
    *float_ptr = fval;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	601a      	str	r2, [r3, #0]
  }

  *char_counter = ptr - line - 1; // Set char_counter to next statement
 8006680:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	b2db      	uxtb	r3, r3
 8006688:	3b01      	subs	r3, #1
 800668a:	b2da      	uxtb	r2, r3
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	701a      	strb	r2, [r3, #0]

  return(true);
 8006690:	2301      	movs	r3, #1
}
 8006692:	0018      	movs	r0, r3
 8006694:	46bd      	mov	sp, r7
 8006696:	b00c      	add	sp, #48	; 0x30
 8006698:	bd80      	pop	{r7, pc}
 800669a:	46c0      	nop			; (mov r8, r8)
 800669c:	3c23d70a 	.word	0x3c23d70a
 80066a0:	3dcccccd 	.word	0x3dcccccd
 80066a4:	41200000 	.word	0x41200000

080066a8 <delay_sec>:


// Non-blocking delay function used for general operation and suspend features.
void delay_sec(float seconds, uint8_t mode)
{
 80066a8:	b590      	push	{r4, r7, lr}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	000a      	movs	r2, r1
 80066b2:	1cfb      	adds	r3, r7, #3
 80066b4:	701a      	strb	r2, [r3, #0]
	uint16_t i = (uint16_t)ceilf(1000 / DWELL_TIME_STEP*seconds);
 80066b6:	491b      	ldr	r1, [pc, #108]	; (8006724 <delay_sec+0x7c>)
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7fa f9eb 	bl	8000a94 <__aeabi_fmul>
 80066be:	1c03      	adds	r3, r0, #0
 80066c0:	1c18      	adds	r0, r3, #0
 80066c2:	f005 ff43 	bl	800c54c <ceilf>
 80066c6:	1c03      	adds	r3, r0, #0
 80066c8:	220e      	movs	r2, #14
 80066ca:	18bc      	adds	r4, r7, r2
 80066cc:	1c18      	adds	r0, r3, #0
 80066ce:	f7f9 fe29 	bl	8000324 <__aeabi_f2uiz>
 80066d2:	0003      	movs	r3, r0
 80066d4:	8023      	strh	r3, [r4, #0]
	while (i-- > 0) {
 80066d6:	e015      	b.n	8006704 <delay_sec+0x5c>
		if (sys.abort) { return; }
 80066d8:	4b13      	ldr	r3, [pc, #76]	; (8006728 <delay_sec+0x80>)
 80066da:	785b      	ldrb	r3, [r3, #1]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d11b      	bne.n	8006718 <delay_sec+0x70>
		if (mode == DELAY_MODE_DWELL) {
 80066e0:	1cfb      	adds	r3, r7, #3
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d102      	bne.n	80066ee <delay_sec+0x46>
			protocol_execute_realtime();
 80066e8:	f001 fa90 	bl	8007c0c <protocol_execute_realtime>
 80066ec:	e007      	b.n	80066fe <delay_sec+0x56>
		} else { // DELAY_MODE_SYS_SUSPEND
		  // Execute rt_system() only to avoid nesting suspend loops.
		  protocol_exec_rt_system();
 80066ee:	f001 fa9d 	bl	8007c2c <protocol_exec_rt_system>
		  if (sys.suspend & SUSPEND_RESTART_RETRACT) { return; } // Bail, if safety door reopens.
 80066f2:	4b0d      	ldr	r3, [pc, #52]	; (8006728 <delay_sec+0x80>)
 80066f4:	789b      	ldrb	r3, [r3, #2]
 80066f6:	001a      	movs	r2, r3
 80066f8:	2302      	movs	r3, #2
 80066fa:	4013      	ands	r3, r2
 80066fc:	d10e      	bne.n	800671c <delay_sec+0x74>
		}
		_delay_ms(DWELL_TIME_STEP); // Delay DWELL_TIME_STEP increment
 80066fe:	2032      	movs	r0, #50	; 0x32
 8006700:	f005 fd34 	bl	800c16c <_delay_ms>
	while (i-- > 0) {
 8006704:	230e      	movs	r3, #14
 8006706:	18fb      	adds	r3, r7, r3
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	220e      	movs	r2, #14
 800670c:	18ba      	adds	r2, r7, r2
 800670e:	1e59      	subs	r1, r3, #1
 8006710:	8011      	strh	r1, [r2, #0]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1e0      	bne.n	80066d8 <delay_sec+0x30>
 8006716:	e002      	b.n	800671e <delay_sec+0x76>
		if (sys.abort) { return; }
 8006718:	46c0      	nop			; (mov r8, r8)
 800671a:	e000      	b.n	800671e <delay_sec+0x76>
		  if (sys.suspend & SUSPEND_RESTART_RETRACT) { return; } // Bail, if safety door reopens.
 800671c:	46c0      	nop			; (mov r8, r8)
	}
}
 800671e:	46bd      	mov	sp, r7
 8006720:	b005      	add	sp, #20
 8006722:	bd90      	pop	{r4, r7, pc}
 8006724:	41a00000 	.word	0x41a00000
 8006728:	20000b2c 	.word	0x20000b2c

0800672c <delay_ms>:


// Delays variable defined milliseconds. Compiler compatibility fix for _delay_ms(),
// which only accepts constants in future compiler releases.
void delay_ms(uint16_t ms)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b082      	sub	sp, #8
 8006730:	af00      	add	r7, sp, #0
 8006732:	0002      	movs	r2, r0
 8006734:	1dbb      	adds	r3, r7, #6
 8006736:	801a      	strh	r2, [r3, #0]
  while ( ms-- ) { _delay_ms(1); }
 8006738:	e002      	b.n	8006740 <delay_ms+0x14>
 800673a:	2001      	movs	r0, #1
 800673c:	f005 fd16 	bl	800c16c <_delay_ms>
 8006740:	1dbb      	adds	r3, r7, #6
 8006742:	881b      	ldrh	r3, [r3, #0]
 8006744:	1dba      	adds	r2, r7, #6
 8006746:	1e59      	subs	r1, r3, #1
 8006748:	8011      	strh	r1, [r2, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1f5      	bne.n	800673a <delay_ms+0xe>
}
 800674e:	46c0      	nop			; (mov r8, r8)
 8006750:	46bd      	mov	sp, r7
 8006752:	b002      	add	sp, #8
 8006754:	bd80      	pop	{r7, pc}

08006756 <hypot_f>:


// Simple hypotenuse computation function.
float hypot_f(float x, float y) { return(sqrtf(x*x + y*y)); }
 8006756:	b590      	push	{r4, r7, lr}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	6039      	str	r1, [r7, #0]
 8006760:	6879      	ldr	r1, [r7, #4]
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f7fa f996 	bl	8000a94 <__aeabi_fmul>
 8006768:	1c03      	adds	r3, r0, #0
 800676a:	1c1c      	adds	r4, r3, #0
 800676c:	6839      	ldr	r1, [r7, #0]
 800676e:	6838      	ldr	r0, [r7, #0]
 8006770:	f7fa f990 	bl	8000a94 <__aeabi_fmul>
 8006774:	1c03      	adds	r3, r0, #0
 8006776:	1c19      	adds	r1, r3, #0
 8006778:	1c20      	adds	r0, r4, #0
 800677a:	f7f9 fe09 	bl	8000390 <__aeabi_fadd>
 800677e:	1c03      	adds	r3, r0, #0
 8006780:	1c18      	adds	r0, r3, #0
 8006782:	f005 fff5 	bl	800c770 <sqrtf>
 8006786:	1c03      	adds	r3, r0, #0
 8006788:	1c18      	adds	r0, r3, #0
 800678a:	46bd      	mov	sp, r7
 800678c:	b003      	add	sp, #12
 800678e:	bd90      	pop	{r4, r7, pc}

08006790 <convert_delta_vector_to_unit_vector>:


float convert_delta_vector_to_unit_vector(float *vector)
{
 8006790:	b590      	push	{r4, r7, lr}
 8006792:	b087      	sub	sp, #28
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  uint8_t idx;
  float magnitude = 0.0f;
 8006798:	2300      	movs	r3, #0
 800679a:	613b      	str	r3, [r7, #16]
  for (idx=0; idx<N_AXIS; idx++) {
 800679c:	2317      	movs	r3, #23
 800679e:	18fb      	adds	r3, r7, r3
 80067a0:	2200      	movs	r2, #0
 80067a2:	701a      	strb	r2, [r3, #0]
 80067a4:	e02b      	b.n	80067fe <convert_delta_vector_to_unit_vector+0x6e>
    if (vector[idx] != 0.0f) {
 80067a6:	2317      	movs	r3, #23
 80067a8:	18fb      	adds	r3, r7, r3
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	18d3      	adds	r3, r2, r3
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2100      	movs	r1, #0
 80067b6:	1c18      	adds	r0, r3, #0
 80067b8:	f7f9 fd86 	bl	80002c8 <__aeabi_fcmpeq>
 80067bc:	1e03      	subs	r3, r0, #0
 80067be:	d117      	bne.n	80067f0 <convert_delta_vector_to_unit_vector+0x60>
      magnitude += vector[idx]*vector[idx];
 80067c0:	2317      	movs	r3, #23
 80067c2:	18fb      	adds	r3, r7, r3
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	18d3      	adds	r3, r2, r3
 80067cc:	6818      	ldr	r0, [r3, #0]
 80067ce:	2317      	movs	r3, #23
 80067d0:	18fb      	adds	r3, r7, r3
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	18d3      	adds	r3, r2, r3
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	1c19      	adds	r1, r3, #0
 80067de:	f7fa f959 	bl	8000a94 <__aeabi_fmul>
 80067e2:	1c03      	adds	r3, r0, #0
 80067e4:	1c19      	adds	r1, r3, #0
 80067e6:	6938      	ldr	r0, [r7, #16]
 80067e8:	f7f9 fdd2 	bl	8000390 <__aeabi_fadd>
 80067ec:	1c03      	adds	r3, r0, #0
 80067ee:	613b      	str	r3, [r7, #16]
  for (idx=0; idx<N_AXIS; idx++) {
 80067f0:	2317      	movs	r3, #23
 80067f2:	18fb      	adds	r3, r7, r3
 80067f4:	781a      	ldrb	r2, [r3, #0]
 80067f6:	2317      	movs	r3, #23
 80067f8:	18fb      	adds	r3, r7, r3
 80067fa:	3201      	adds	r2, #1
 80067fc:	701a      	strb	r2, [r3, #0]
 80067fe:	2317      	movs	r3, #23
 8006800:	18fb      	adds	r3, r7, r3
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	2b02      	cmp	r3, #2
 8006806:	d9ce      	bls.n	80067a6 <convert_delta_vector_to_unit_vector+0x16>
    }
  }
  magnitude = sqrtf(magnitude);
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	1c18      	adds	r0, r3, #0
 800680c:	f005 ffb0 	bl	800c770 <sqrtf>
 8006810:	1c03      	adds	r3, r0, #0
 8006812:	613b      	str	r3, [r7, #16]
  float inv_magnitude = 1.0f/magnitude;
 8006814:	6939      	ldr	r1, [r7, #16]
 8006816:	20fe      	movs	r0, #254	; 0xfe
 8006818:	0580      	lsls	r0, r0, #22
 800681a:	f7f9 ff4b 	bl	80006b4 <__aeabi_fdiv>
 800681e:	1c03      	adds	r3, r0, #0
 8006820:	60fb      	str	r3, [r7, #12]
  for (idx=0; idx<N_AXIS; idx++) { vector[idx] *= inv_magnitude; }
 8006822:	2317      	movs	r3, #23
 8006824:	18fb      	adds	r3, r7, r3
 8006826:	2200      	movs	r2, #0
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	e019      	b.n	8006860 <convert_delta_vector_to_unit_vector+0xd0>
 800682c:	2317      	movs	r3, #23
 800682e:	18fb      	adds	r3, r7, r3
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	18d4      	adds	r4, r2, r3
 8006838:	2317      	movs	r3, #23
 800683a:	18fb      	adds	r3, r7, r3
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	18d3      	adds	r3, r2, r3
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68f9      	ldr	r1, [r7, #12]
 8006848:	1c18      	adds	r0, r3, #0
 800684a:	f7fa f923 	bl	8000a94 <__aeabi_fmul>
 800684e:	1c03      	adds	r3, r0, #0
 8006850:	6023      	str	r3, [r4, #0]
 8006852:	2317      	movs	r3, #23
 8006854:	18fb      	adds	r3, r7, r3
 8006856:	781a      	ldrb	r2, [r3, #0]
 8006858:	2317      	movs	r3, #23
 800685a:	18fb      	adds	r3, r7, r3
 800685c:	3201      	adds	r2, #1
 800685e:	701a      	strb	r2, [r3, #0]
 8006860:	2317      	movs	r3, #23
 8006862:	18fb      	adds	r3, r7, r3
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	2b02      	cmp	r3, #2
 8006868:	d9e0      	bls.n	800682c <convert_delta_vector_to_unit_vector+0x9c>
  return(magnitude);
 800686a:	693b      	ldr	r3, [r7, #16]
}
 800686c:	1c18      	adds	r0, r3, #0
 800686e:	46bd      	mov	sp, r7
 8006870:	b007      	add	sp, #28
 8006872:	bd90      	pop	{r4, r7, pc}

08006874 <limit_value_by_axis_maximum>:


float limit_value_by_axis_maximum(float *max_value, float *unit_vec)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint8_t idx;
  float limit_value = SOME_LARGE_VALUE;
 800687e:	4b2b      	ldr	r3, [pc, #172]	; (800692c <limit_value_by_axis_maximum+0xb8>)
 8006880:	60bb      	str	r3, [r7, #8]
  for (idx=0; idx<N_AXIS; idx++) {
 8006882:	230f      	movs	r3, #15
 8006884:	18fb      	adds	r3, r7, r3
 8006886:	2200      	movs	r2, #0
 8006888:	701a      	strb	r2, [r3, #0]
 800688a:	e044      	b.n	8006916 <limit_value_by_axis_maximum+0xa2>
    if (unit_vec[idx] != 0) {  // Avoid divide by zero.
 800688c:	230f      	movs	r3, #15
 800688e:	18fb      	adds	r3, r7, r3
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	683a      	ldr	r2, [r7, #0]
 8006896:	18d3      	adds	r3, r2, r3
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2100      	movs	r1, #0
 800689c:	1c18      	adds	r0, r3, #0
 800689e:	f7f9 fd13 	bl	80002c8 <__aeabi_fcmpeq>
 80068a2:	1e03      	subs	r3, r0, #0
 80068a4:	d130      	bne.n	8006908 <limit_value_by_axis_maximum+0x94>
      limit_value = min(limit_value,fabsf(max_value[idx]/unit_vec[idx]));
 80068a6:	230f      	movs	r3, #15
 80068a8:	18fb      	adds	r3, r7, r3
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	18d3      	adds	r3, r2, r3
 80068b2:	6818      	ldr	r0, [r3, #0]
 80068b4:	230f      	movs	r3, #15
 80068b6:	18fb      	adds	r3, r7, r3
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	18d3      	adds	r3, r2, r3
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	1c19      	adds	r1, r3, #0
 80068c4:	f7f9 fef6 	bl	80006b4 <__aeabi_fdiv>
 80068c8:	1c03      	adds	r3, r0, #0
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	085b      	lsrs	r3, r3, #1
 80068ce:	68b9      	ldr	r1, [r7, #8]
 80068d0:	1c18      	adds	r0, r3, #0
 80068d2:	f7f9 fd13 	bl	80002fc <__aeabi_fcmpgt>
 80068d6:	1e03      	subs	r3, r0, #0
 80068d8:	d001      	beq.n	80068de <limit_value_by_axis_maximum+0x6a>
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	e013      	b.n	8006906 <limit_value_by_axis_maximum+0x92>
 80068de:	230f      	movs	r3, #15
 80068e0:	18fb      	adds	r3, r7, r3
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	18d3      	adds	r3, r2, r3
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	230f      	movs	r3, #15
 80068ee:	18fb      	adds	r3, r7, r3
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	683a      	ldr	r2, [r7, #0]
 80068f6:	18d3      	adds	r3, r2, r3
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	1c19      	adds	r1, r3, #0
 80068fc:	f7f9 feda 	bl	80006b4 <__aeabi_fdiv>
 8006900:	1c03      	adds	r3, r0, #0
 8006902:	005b      	lsls	r3, r3, #1
 8006904:	085b      	lsrs	r3, r3, #1
 8006906:	60bb      	str	r3, [r7, #8]
  for (idx=0; idx<N_AXIS; idx++) {
 8006908:	230f      	movs	r3, #15
 800690a:	18fb      	adds	r3, r7, r3
 800690c:	781a      	ldrb	r2, [r3, #0]
 800690e:	230f      	movs	r3, #15
 8006910:	18fb      	adds	r3, r7, r3
 8006912:	3201      	adds	r2, #1
 8006914:	701a      	strb	r2, [r3, #0]
 8006916:	230f      	movs	r3, #15
 8006918:	18fb      	adds	r3, r7, r3
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	2b02      	cmp	r3, #2
 800691e:	d9b5      	bls.n	800688c <limit_value_by_axis_maximum+0x18>
    }
  }
  return(limit_value);
 8006920:	68bb      	ldr	r3, [r7, #8]
}
 8006922:	1c18      	adds	r0, r3, #0
 8006924:	46bd      	mov	sp, r7
 8006926:	b004      	add	sp, #16
 8006928:	bd80      	pop	{r7, pc}
 800692a:	46c0      	nop			; (mov r8, r8)
 800692c:	7f7fffff 	.word	0x7f7fffff

08006930 <plan_next_block_index>:
static planner_t pl;


// Returns the index of the next block in the ring buffer. Also called by stepper segment buffer.
uint8_t plan_next_block_index(uint8_t block_index)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b082      	sub	sp, #8
 8006934:	af00      	add	r7, sp, #0
 8006936:	0002      	movs	r2, r0
 8006938:	1dfb      	adds	r3, r7, #7
 800693a:	701a      	strb	r2, [r3, #0]
  block_index++;
 800693c:	1dfb      	adds	r3, r7, #7
 800693e:	781a      	ldrb	r2, [r3, #0]
 8006940:	1dfb      	adds	r3, r7, #7
 8006942:	3201      	adds	r2, #1
 8006944:	701a      	strb	r2, [r3, #0]
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; }
 8006946:	1dfb      	adds	r3, r7, #7
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	2b10      	cmp	r3, #16
 800694c:	d102      	bne.n	8006954 <plan_next_block_index+0x24>
 800694e:	1dfb      	adds	r3, r7, #7
 8006950:	2200      	movs	r2, #0
 8006952:	701a      	strb	r2, [r3, #0]
  return(block_index);
 8006954:	1dfb      	adds	r3, r7, #7
 8006956:	781b      	ldrb	r3, [r3, #0]
}
 8006958:	0018      	movs	r0, r3
 800695a:	46bd      	mov	sp, r7
 800695c:	b002      	add	sp, #8
 800695e:	bd80      	pop	{r7, pc}

08006960 <plan_prev_block_index>:


// Returns the index of the previous block in the ring buffer
static uint8_t plan_prev_block_index(uint8_t block_index)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b082      	sub	sp, #8
 8006964:	af00      	add	r7, sp, #0
 8006966:	0002      	movs	r2, r0
 8006968:	1dfb      	adds	r3, r7, #7
 800696a:	701a      	strb	r2, [r3, #0]
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 800696c:	1dfb      	adds	r3, r7, #7
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d102      	bne.n	800697a <plan_prev_block_index+0x1a>
 8006974:	1dfb      	adds	r3, r7, #7
 8006976:	2210      	movs	r2, #16
 8006978:	701a      	strb	r2, [r3, #0]
  block_index--;
 800697a:	1dfb      	adds	r3, r7, #7
 800697c:	781a      	ldrb	r2, [r3, #0]
 800697e:	1dfb      	adds	r3, r7, #7
 8006980:	3a01      	subs	r2, #1
 8006982:	701a      	strb	r2, [r3, #0]
  return(block_index);
 8006984:	1dfb      	adds	r3, r7, #7
 8006986:	781b      	ldrb	r3, [r3, #0]
}
 8006988:	0018      	movs	r0, r3
 800698a:	46bd      	mov	sp, r7
 800698c:	b002      	add	sp, #8
 800698e:	bd80      	pop	{r7, pc}

08006990 <planner_recalculate>:
  to compute an optimal plan, so select carefully. The Arduino 328p memory is already maxed out, but future
  ARM versions should have enough memory and speed for look-ahead blocks numbering up to a hundred or more.

*/
static void planner_recalculate()
{
 8006990:	b590      	push	{r4, r7, lr}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
  // Initialize block index to the last block in the planner buffer.
  uint8_t block_index = plan_prev_block_index(block_buffer_head);
 8006996:	4b94      	ldr	r3, [pc, #592]	; (8006be8 <planner_recalculate+0x258>)
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	220f      	movs	r2, #15
 800699c:	18bc      	adds	r4, r7, r2
 800699e:	0018      	movs	r0, r3
 80069a0:	f7ff ffde 	bl	8006960 <plan_prev_block_index>
 80069a4:	0003      	movs	r3, r0
 80069a6:	7023      	strb	r3, [r4, #0]

  // Bail. Can't do anything with one only one plan-able block.
  if (block_index == block_buffer_planned) { return; }
 80069a8:	4b90      	ldr	r3, [pc, #576]	; (8006bec <planner_recalculate+0x25c>)
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	220f      	movs	r2, #15
 80069ae:	18ba      	adds	r2, r7, r2
 80069b0:	7812      	ldrb	r2, [r2, #0]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d100      	bne.n	80069b8 <planner_recalculate+0x28>
 80069b6:	e112      	b.n	8006bde <planner_recalculate+0x24e>
  // Reverse Pass: Coarsely maximize all possible deceleration curves back-planning from the last
  // block in buffer. Cease planning when the last optimal planned or tail pointer is reached.
  // NOTE: Forward pass will later refine and correct the reverse pass to create an optimal plan.
  float entry_speed_sqr;
  plan_block_t *next;
  plan_block_t *current = &block_buffer[block_index];
 80069b8:	230f      	movs	r3, #15
 80069ba:	18fb      	adds	r3, r7, r3
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	2234      	movs	r2, #52	; 0x34
 80069c0:	435a      	muls	r2, r3
 80069c2:	4b8b      	ldr	r3, [pc, #556]	; (8006bf0 <planner_recalculate+0x260>)
 80069c4:	18d3      	adds	r3, r2, r3
 80069c6:	607b      	str	r3, [r7, #4]

  // Calculate maximum entry speed for last block in buffer, where the exit speed is always zero.
  current->entry_speed_sqr = min( current->max_entry_speed_sqr, 2*current->acceleration*current->millimeters);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	699c      	ldr	r4, [r3, #24]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	69db      	ldr	r3, [r3, #28]
 80069d0:	1c19      	adds	r1, r3, #0
 80069d2:	1c18      	adds	r0, r3, #0
 80069d4:	f7f9 fcdc 	bl	8000390 <__aeabi_fadd>
 80069d8:	1c03      	adds	r3, r0, #0
 80069da:	1c1a      	adds	r2, r3, #0
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	1c19      	adds	r1, r3, #0
 80069e2:	1c10      	adds	r0, r2, #0
 80069e4:	f7fa f856 	bl	8000a94 <__aeabi_fmul>
 80069e8:	1c03      	adds	r3, r0, #0
 80069ea:	1c19      	adds	r1, r3, #0
 80069ec:	1c20      	adds	r0, r4, #0
 80069ee:	f7f9 fc71 	bl	80002d4 <__aeabi_fcmplt>
 80069f2:	1e03      	subs	r3, r0, #0
 80069f4:	d002      	beq.n	80069fc <planner_recalculate+0x6c>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	699a      	ldr	r2, [r3, #24]
 80069fa:	e00f      	b.n	8006a1c <planner_recalculate+0x8c>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	1c19      	adds	r1, r3, #0
 8006a02:	1c18      	adds	r0, r3, #0
 8006a04:	f7f9 fcc4 	bl	8000390 <__aeabi_fadd>
 8006a08:	1c03      	adds	r3, r0, #0
 8006a0a:	1c1a      	adds	r2, r3, #0
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a1b      	ldr	r3, [r3, #32]
 8006a10:	1c19      	adds	r1, r3, #0
 8006a12:	1c10      	adds	r0, r2, #0
 8006a14:	f7fa f83e 	bl	8000a94 <__aeabi_fmul>
 8006a18:	1c03      	adds	r3, r0, #0
 8006a1a:	1c1a      	adds	r2, r3, #0
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	615a      	str	r2, [r3, #20]

  block_index = plan_prev_block_index(block_index);
 8006a20:	230f      	movs	r3, #15
 8006a22:	18fc      	adds	r4, r7, r3
 8006a24:	230f      	movs	r3, #15
 8006a26:	18fb      	adds	r3, r7, r3
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	0018      	movs	r0, r3
 8006a2c:	f7ff ff98 	bl	8006960 <plan_prev_block_index>
 8006a30:	0003      	movs	r3, r0
 8006a32:	7023      	strb	r3, [r4, #0]
  if (block_index == block_buffer_planned) { // Only two plannable blocks in buffer. Reverse pass complete.
 8006a34:	4b6d      	ldr	r3, [pc, #436]	; (8006bec <planner_recalculate+0x25c>)
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	220f      	movs	r2, #15
 8006a3a:	18ba      	adds	r2, r7, r2
 8006a3c:	7812      	ldrb	r2, [r2, #0]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d158      	bne.n	8006af4 <planner_recalculate+0x164>
    // Check if the first block is the tail. If so, notify stepper to update its current parameters.
    if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 8006a42:	4b6c      	ldr	r3, [pc, #432]	; (8006bf4 <planner_recalculate+0x264>)
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	220f      	movs	r2, #15
 8006a48:	18ba      	adds	r2, r7, r2
 8006a4a:	7812      	ldrb	r2, [r2, #0]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d158      	bne.n	8006b02 <planner_recalculate+0x172>
 8006a50:	f003 ff18 	bl	800a884 <st_update_plan_block_parameters>
 8006a54:	e055      	b.n	8006b02 <planner_recalculate+0x172>
  } else { // Three or more plan-able blocks
    while (block_index != block_buffer_planned) {
      next = current;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	60bb      	str	r3, [r7, #8]
      current = &block_buffer[block_index];
 8006a5a:	230f      	movs	r3, #15
 8006a5c:	18fb      	adds	r3, r7, r3
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	2234      	movs	r2, #52	; 0x34
 8006a62:	435a      	muls	r2, r3
 8006a64:	4b62      	ldr	r3, [pc, #392]	; (8006bf0 <planner_recalculate+0x260>)
 8006a66:	18d3      	adds	r3, r2, r3
 8006a68:	607b      	str	r3, [r7, #4]
      block_index = plan_prev_block_index(block_index);
 8006a6a:	230f      	movs	r3, #15
 8006a6c:	18fc      	adds	r4, r7, r3
 8006a6e:	230f      	movs	r3, #15
 8006a70:	18fb      	adds	r3, r7, r3
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	0018      	movs	r0, r3
 8006a76:	f7ff ff73 	bl	8006960 <plan_prev_block_index>
 8006a7a:	0003      	movs	r3, r0
 8006a7c:	7023      	strb	r3, [r4, #0]

      // Check if next block is the tail block(=planned block). If so, update current stepper parameters.
      if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 8006a7e:	4b5d      	ldr	r3, [pc, #372]	; (8006bf4 <planner_recalculate+0x264>)
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	220f      	movs	r2, #15
 8006a84:	18ba      	adds	r2, r7, r2
 8006a86:	7812      	ldrb	r2, [r2, #0]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d101      	bne.n	8006a90 <planner_recalculate+0x100>
 8006a8c:	f003 fefa 	bl	800a884 <st_update_plan_block_parameters>

      // Compute maximum entry speed decelerating over the current block from its exit speed.
      if (current->entry_speed_sqr != current->max_entry_speed_sqr) {
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	695a      	ldr	r2, [r3, #20]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	699b      	ldr	r3, [r3, #24]
 8006a98:	1c19      	adds	r1, r3, #0
 8006a9a:	1c10      	adds	r0, r2, #0
 8006a9c:	f7f9 fc14 	bl	80002c8 <__aeabi_fcmpeq>
 8006aa0:	1e03      	subs	r3, r0, #0
 8006aa2:	d000      	beq.n	8006aa6 <planner_recalculate+0x116>
 8006aa4:	e026      	b.n	8006af4 <planner_recalculate+0x164>
        entry_speed_sqr = next->entry_speed_sqr + 2*current->acceleration*current->millimeters;
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	695c      	ldr	r4, [r3, #20]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	69db      	ldr	r3, [r3, #28]
 8006aae:	1c19      	adds	r1, r3, #0
 8006ab0:	1c18      	adds	r0, r3, #0
 8006ab2:	f7f9 fc6d 	bl	8000390 <__aeabi_fadd>
 8006ab6:	1c03      	adds	r3, r0, #0
 8006ab8:	1c1a      	adds	r2, r3, #0
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	1c19      	adds	r1, r3, #0
 8006ac0:	1c10      	adds	r0, r2, #0
 8006ac2:	f7f9 ffe7 	bl	8000a94 <__aeabi_fmul>
 8006ac6:	1c03      	adds	r3, r0, #0
 8006ac8:	1c19      	adds	r1, r3, #0
 8006aca:	1c20      	adds	r0, r4, #0
 8006acc:	f7f9 fc60 	bl	8000390 <__aeabi_fadd>
 8006ad0:	1c03      	adds	r3, r0, #0
 8006ad2:	603b      	str	r3, [r7, #0]
        if (entry_speed_sqr < current->max_entry_speed_sqr) {
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	699b      	ldr	r3, [r3, #24]
 8006ad8:	6839      	ldr	r1, [r7, #0]
 8006ada:	1c18      	adds	r0, r3, #0
 8006adc:	f7f9 fc0e 	bl	80002fc <__aeabi_fcmpgt>
 8006ae0:	1e03      	subs	r3, r0, #0
 8006ae2:	d003      	beq.n	8006aec <planner_recalculate+0x15c>
          current->entry_speed_sqr = entry_speed_sqr;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	683a      	ldr	r2, [r7, #0]
 8006ae8:	615a      	str	r2, [r3, #20]
 8006aea:	e003      	b.n	8006af4 <planner_recalculate+0x164>
        } else {
          current->entry_speed_sqr = current->max_entry_speed_sqr;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	699a      	ldr	r2, [r3, #24]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	615a      	str	r2, [r3, #20]
    while (block_index != block_buffer_planned) {
 8006af4:	4b3d      	ldr	r3, [pc, #244]	; (8006bec <planner_recalculate+0x25c>)
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	220f      	movs	r2, #15
 8006afa:	18ba      	adds	r2, r7, r2
 8006afc:	7812      	ldrb	r2, [r2, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d1a9      	bne.n	8006a56 <planner_recalculate+0xc6>
    }
  }

  // Forward Pass: Forward plan the acceleration curve from the planned pointer onward.
  // Also scans for optimal plan breakpoints and appropriately updates the planned pointer.
  next = &block_buffer[block_buffer_planned]; // Begin at buffer planned pointer
 8006b02:	4b3a      	ldr	r3, [pc, #232]	; (8006bec <planner_recalculate+0x25c>)
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	001a      	movs	r2, r3
 8006b08:	2334      	movs	r3, #52	; 0x34
 8006b0a:	435a      	muls	r2, r3
 8006b0c:	4b38      	ldr	r3, [pc, #224]	; (8006bf0 <planner_recalculate+0x260>)
 8006b0e:	18d3      	adds	r3, r2, r3
 8006b10:	60bb      	str	r3, [r7, #8]
  block_index = plan_next_block_index(block_buffer_planned);
 8006b12:	4b36      	ldr	r3, [pc, #216]	; (8006bec <planner_recalculate+0x25c>)
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	220f      	movs	r2, #15
 8006b18:	18bc      	adds	r4, r7, r2
 8006b1a:	0018      	movs	r0, r3
 8006b1c:	f7ff ff08 	bl	8006930 <plan_next_block_index>
 8006b20:	0003      	movs	r3, r0
 8006b22:	7023      	strb	r3, [r4, #0]
  while (block_index != block_buffer_head) {
 8006b24:	e053      	b.n	8006bce <planner_recalculate+0x23e>
    current = next;
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	607b      	str	r3, [r7, #4]
    next = &block_buffer[block_index];
 8006b2a:	230f      	movs	r3, #15
 8006b2c:	18fb      	adds	r3, r7, r3
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	2234      	movs	r2, #52	; 0x34
 8006b32:	435a      	muls	r2, r3
 8006b34:	4b2e      	ldr	r3, [pc, #184]	; (8006bf0 <planner_recalculate+0x260>)
 8006b36:	18d3      	adds	r3, r2, r3
 8006b38:	60bb      	str	r3, [r7, #8]

    // Any acceleration detected in the forward pass automatically moves the optimal planned
    // pointer forward, since everything before this is all optimal. In other words, nothing
    // can improve the plan from the buffer tail to the planned pointer by logic.
    if (current->entry_speed_sqr < next->entry_speed_sqr) {
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	695a      	ldr	r2, [r3, #20]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	695b      	ldr	r3, [r3, #20]
 8006b42:	1c19      	adds	r1, r3, #0
 8006b44:	1c10      	adds	r0, r2, #0
 8006b46:	f7f9 fbc5 	bl	80002d4 <__aeabi_fcmplt>
 8006b4a:	1e03      	subs	r3, r0, #0
 8006b4c:	d026      	beq.n	8006b9c <planner_recalculate+0x20c>
      entry_speed_sqr = current->entry_speed_sqr + 2*current->acceleration*current->millimeters;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	695c      	ldr	r4, [r3, #20]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	69db      	ldr	r3, [r3, #28]
 8006b56:	1c19      	adds	r1, r3, #0
 8006b58:	1c18      	adds	r0, r3, #0
 8006b5a:	f7f9 fc19 	bl	8000390 <__aeabi_fadd>
 8006b5e:	1c03      	adds	r3, r0, #0
 8006b60:	1c1a      	adds	r2, r3, #0
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	1c19      	adds	r1, r3, #0
 8006b68:	1c10      	adds	r0, r2, #0
 8006b6a:	f7f9 ff93 	bl	8000a94 <__aeabi_fmul>
 8006b6e:	1c03      	adds	r3, r0, #0
 8006b70:	1c19      	adds	r1, r3, #0
 8006b72:	1c20      	adds	r0, r4, #0
 8006b74:	f7f9 fc0c 	bl	8000390 <__aeabi_fadd>
 8006b78:	1c03      	adds	r3, r0, #0
 8006b7a:	603b      	str	r3, [r7, #0]
      // If true, current block is full-acceleration and we can move the planned pointer forward.
      if (entry_speed_sqr < next->entry_speed_sqr) {
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	6839      	ldr	r1, [r7, #0]
 8006b82:	1c18      	adds	r0, r3, #0
 8006b84:	f7f9 fbba 	bl	80002fc <__aeabi_fcmpgt>
 8006b88:	1e03      	subs	r3, r0, #0
 8006b8a:	d007      	beq.n	8006b9c <planner_recalculate+0x20c>
        next->entry_speed_sqr = entry_speed_sqr; // Always <= max_entry_speed_sqr. Backward pass sets this.
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	615a      	str	r2, [r3, #20]
        block_buffer_planned = block_index; // Set optimal plan pointer.
 8006b92:	4b16      	ldr	r3, [pc, #88]	; (8006bec <planner_recalculate+0x25c>)
 8006b94:	220f      	movs	r2, #15
 8006b96:	18ba      	adds	r2, r7, r2
 8006b98:	7812      	ldrb	r2, [r2, #0]
 8006b9a:	701a      	strb	r2, [r3, #0]

    // Any block set at its maximum entry speed also creates an optimal plan up to this
    // point in the buffer. When the plan is bracketed by either the beginning of the
    // buffer and a maximum entry speed or two maximum entry speeds, every block in between
    // cannot logically be further improved. Hence, we don't have to recompute them anymore.
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	695a      	ldr	r2, [r3, #20]
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	1c19      	adds	r1, r3, #0
 8006ba6:	1c10      	adds	r0, r2, #0
 8006ba8:	f7f9 fb8e 	bl	80002c8 <__aeabi_fcmpeq>
 8006bac:	1e03      	subs	r3, r0, #0
 8006bae:	d004      	beq.n	8006bba <planner_recalculate+0x22a>
 8006bb0:	4b0e      	ldr	r3, [pc, #56]	; (8006bec <planner_recalculate+0x25c>)
 8006bb2:	220f      	movs	r2, #15
 8006bb4:	18ba      	adds	r2, r7, r2
 8006bb6:	7812      	ldrb	r2, [r2, #0]
 8006bb8:	701a      	strb	r2, [r3, #0]
    block_index = plan_next_block_index( block_index );
 8006bba:	230f      	movs	r3, #15
 8006bbc:	18fc      	adds	r4, r7, r3
 8006bbe:	230f      	movs	r3, #15
 8006bc0:	18fb      	adds	r3, r7, r3
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	0018      	movs	r0, r3
 8006bc6:	f7ff feb3 	bl	8006930 <plan_next_block_index>
 8006bca:	0003      	movs	r3, r0
 8006bcc:	7023      	strb	r3, [r4, #0]
  while (block_index != block_buffer_head) {
 8006bce:	4b06      	ldr	r3, [pc, #24]	; (8006be8 <planner_recalculate+0x258>)
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	220f      	movs	r2, #15
 8006bd4:	18ba      	adds	r2, r7, r2
 8006bd6:	7812      	ldrb	r2, [r2, #0]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d1a4      	bne.n	8006b26 <planner_recalculate+0x196>
 8006bdc:	e000      	b.n	8006be0 <planner_recalculate+0x250>
  if (block_index == block_buffer_planned) { return; }
 8006bde:	46c0      	nop			; (mov r8, r8)
  }
}
 8006be0:	46bd      	mov	sp, r7
 8006be2:	b005      	add	sp, #20
 8006be4:	bd90      	pop	{r4, r7, pc}
 8006be6:	46c0      	nop			; (mov r8, r8)
 8006be8:	200003d9 	.word	0x200003d9
 8006bec:	200003db 	.word	0x200003db
 8006bf0:	20000098 	.word	0x20000098
 8006bf4:	200003d8 	.word	0x200003d8

08006bf8 <plan_reset>:


void plan_reset()
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
  memset(&pl, 0, sizeof(planner_t)); // Clear planner struct
 8006bfc:	4b05      	ldr	r3, [pc, #20]	; (8006c14 <plan_reset+0x1c>)
 8006bfe:	221c      	movs	r2, #28
 8006c00:	2100      	movs	r1, #0
 8006c02:	0018      	movs	r0, r3
 8006c04:	f005 fc1c 	bl	800c440 <memset>
  plan_reset_buffer();
 8006c08:	f000 f806 	bl	8006c18 <plan_reset_buffer>
}
 8006c0c:	46c0      	nop			; (mov r8, r8)
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	46c0      	nop			; (mov r8, r8)
 8006c14:	200003dc 	.word	0x200003dc

08006c18 <plan_reset_buffer>:


void plan_reset_buffer()
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	af00      	add	r7, sp, #0
  block_buffer_tail = 0;
 8006c1c:	4b07      	ldr	r3, [pc, #28]	; (8006c3c <plan_reset_buffer+0x24>)
 8006c1e:	2200      	movs	r2, #0
 8006c20:	701a      	strb	r2, [r3, #0]
  block_buffer_head = 0; // Empty = tail
 8006c22:	4b07      	ldr	r3, [pc, #28]	; (8006c40 <plan_reset_buffer+0x28>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	701a      	strb	r2, [r3, #0]
  next_buffer_head = 1; // plan_next_block_index(block_buffer_head)
 8006c28:	4b06      	ldr	r3, [pc, #24]	; (8006c44 <plan_reset_buffer+0x2c>)
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	701a      	strb	r2, [r3, #0]
  block_buffer_planned = 0; // = block_buffer_tail;
 8006c2e:	4b06      	ldr	r3, [pc, #24]	; (8006c48 <plan_reset_buffer+0x30>)
 8006c30:	2200      	movs	r2, #0
 8006c32:	701a      	strb	r2, [r3, #0]
}
 8006c34:	46c0      	nop			; (mov r8, r8)
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	46c0      	nop			; (mov r8, r8)
 8006c3c:	200003d8 	.word	0x200003d8
 8006c40:	200003d9 	.word	0x200003d9
 8006c44:	200003da 	.word	0x200003da
 8006c48:	200003db 	.word	0x200003db

08006c4c <plan_discard_current_block>:


void plan_discard_current_block()
{
 8006c4c:	b590      	push	{r4, r7, lr}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
  if (block_buffer_head != block_buffer_tail) { // Discard non-empty buffer.
 8006c52:	4b10      	ldr	r3, [pc, #64]	; (8006c94 <plan_discard_current_block+0x48>)
 8006c54:	781a      	ldrb	r2, [r3, #0]
 8006c56:	4b10      	ldr	r3, [pc, #64]	; (8006c98 <plan_discard_current_block+0x4c>)
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d015      	beq.n	8006c8a <plan_discard_current_block+0x3e>
    uint8_t block_index = plan_next_block_index( block_buffer_tail );
 8006c5e:	4b0e      	ldr	r3, [pc, #56]	; (8006c98 <plan_discard_current_block+0x4c>)
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	1dfc      	adds	r4, r7, #7
 8006c64:	0018      	movs	r0, r3
 8006c66:	f7ff fe63 	bl	8006930 <plan_next_block_index>
 8006c6a:	0003      	movs	r3, r0
 8006c6c:	7023      	strb	r3, [r4, #0]
    // Push block_buffer_planned pointer, if encountered.
    if (block_buffer_tail == block_buffer_planned) { block_buffer_planned = block_index; }
 8006c6e:	4b0a      	ldr	r3, [pc, #40]	; (8006c98 <plan_discard_current_block+0x4c>)
 8006c70:	781a      	ldrb	r2, [r3, #0]
 8006c72:	4b0a      	ldr	r3, [pc, #40]	; (8006c9c <plan_discard_current_block+0x50>)
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d103      	bne.n	8006c82 <plan_discard_current_block+0x36>
 8006c7a:	4b08      	ldr	r3, [pc, #32]	; (8006c9c <plan_discard_current_block+0x50>)
 8006c7c:	1dfa      	adds	r2, r7, #7
 8006c7e:	7812      	ldrb	r2, [r2, #0]
 8006c80:	701a      	strb	r2, [r3, #0]
    block_buffer_tail = block_index;
 8006c82:	4b05      	ldr	r3, [pc, #20]	; (8006c98 <plan_discard_current_block+0x4c>)
 8006c84:	1dfa      	adds	r2, r7, #7
 8006c86:	7812      	ldrb	r2, [r2, #0]
 8006c88:	701a      	strb	r2, [r3, #0]
  }
}
 8006c8a:	46c0      	nop			; (mov r8, r8)
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	b003      	add	sp, #12
 8006c90:	bd90      	pop	{r4, r7, pc}
 8006c92:	46c0      	nop			; (mov r8, r8)
 8006c94:	200003d9 	.word	0x200003d9
 8006c98:	200003d8 	.word	0x200003d8
 8006c9c:	200003db 	.word	0x200003db

08006ca0 <plan_get_system_motion_block>:


// Returns address of planner buffer block used by system motions. Called by segment generator.
plan_block_t *plan_get_system_motion_block()
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
  return(&block_buffer[block_buffer_head]);
 8006ca4:	4b04      	ldr	r3, [pc, #16]	; (8006cb8 <plan_get_system_motion_block+0x18>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	001a      	movs	r2, r3
 8006caa:	2334      	movs	r3, #52	; 0x34
 8006cac:	435a      	muls	r2, r3
 8006cae:	4b03      	ldr	r3, [pc, #12]	; (8006cbc <plan_get_system_motion_block+0x1c>)
 8006cb0:	18d3      	adds	r3, r2, r3
}
 8006cb2:	0018      	movs	r0, r3
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	200003d9 	.word	0x200003d9
 8006cbc:	20000098 	.word	0x20000098

08006cc0 <plan_get_current_block>:


// Returns address of first planner block, if available. Called by various main program functions.
plan_block_t *plan_get_current_block()
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	af00      	add	r7, sp, #0
  if (block_buffer_head == block_buffer_tail) { return(NULL); } // Buffer empty
 8006cc4:	4b08      	ldr	r3, [pc, #32]	; (8006ce8 <plan_get_current_block+0x28>)
 8006cc6:	781a      	ldrb	r2, [r3, #0]
 8006cc8:	4b08      	ldr	r3, [pc, #32]	; (8006cec <plan_get_current_block+0x2c>)
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d101      	bne.n	8006cd4 <plan_get_current_block+0x14>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	e006      	b.n	8006ce2 <plan_get_current_block+0x22>
  return(&block_buffer[block_buffer_tail]);
 8006cd4:	4b05      	ldr	r3, [pc, #20]	; (8006cec <plan_get_current_block+0x2c>)
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	001a      	movs	r2, r3
 8006cda:	2334      	movs	r3, #52	; 0x34
 8006cdc:	435a      	muls	r2, r3
 8006cde:	4b04      	ldr	r3, [pc, #16]	; (8006cf0 <plan_get_current_block+0x30>)
 8006ce0:	18d3      	adds	r3, r2, r3
}
 8006ce2:	0018      	movs	r0, r3
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	200003d9 	.word	0x200003d9
 8006cec:	200003d8 	.word	0x200003d8
 8006cf0:	20000098 	.word	0x20000098

08006cf4 <plan_get_exec_block_exit_speed_sqr>:


float plan_get_exec_block_exit_speed_sqr()
{
 8006cf4:	b590      	push	{r4, r7, lr}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
  uint8_t block_index = plan_next_block_index(block_buffer_tail);
 8006cfa:	4b0e      	ldr	r3, [pc, #56]	; (8006d34 <plan_get_exec_block_exit_speed_sqr+0x40>)
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	1dfc      	adds	r4, r7, #7
 8006d00:	0018      	movs	r0, r3
 8006d02:	f7ff fe15 	bl	8006930 <plan_next_block_index>
 8006d06:	0003      	movs	r3, r0
 8006d08:	7023      	strb	r3, [r4, #0]
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8006d0a:	4b0b      	ldr	r3, [pc, #44]	; (8006d38 <plan_get_exec_block_exit_speed_sqr+0x44>)
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	1dfa      	adds	r2, r7, #7
 8006d10:	7812      	ldrb	r2, [r2, #0]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d101      	bne.n	8006d1a <plan_get_exec_block_exit_speed_sqr+0x26>
 8006d16:	2300      	movs	r3, #0
 8006d18:	e007      	b.n	8006d2a <plan_get_exec_block_exit_speed_sqr+0x36>
  return( block_buffer[block_index].entry_speed_sqr );
 8006d1a:	1dfb      	adds	r3, r7, #7
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	4a07      	ldr	r2, [pc, #28]	; (8006d3c <plan_get_exec_block_exit_speed_sqr+0x48>)
 8006d20:	2134      	movs	r1, #52	; 0x34
 8006d22:	434b      	muls	r3, r1
 8006d24:	18d3      	adds	r3, r2, r3
 8006d26:	3314      	adds	r3, #20
 8006d28:	681b      	ldr	r3, [r3, #0]
}
 8006d2a:	1c18      	adds	r0, r3, #0
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	b003      	add	sp, #12
 8006d30:	bd90      	pop	{r4, r7, pc}
 8006d32:	46c0      	nop			; (mov r8, r8)
 8006d34:	200003d8 	.word	0x200003d8
 8006d38:	200003d9 	.word	0x200003d9
 8006d3c:	20000098 	.word	0x20000098

08006d40 <plan_check_full_buffer>:


// Returns the availability status of the block ring buffer. True, if full.
uint8_t plan_check_full_buffer()
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	af00      	add	r7, sp, #0
  if (block_buffer_tail == next_buffer_head) { return(true); }
 8006d44:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <plan_check_full_buffer+0x1c>)
 8006d46:	781a      	ldrb	r2, [r3, #0]
 8006d48:	4b05      	ldr	r3, [pc, #20]	; (8006d60 <plan_check_full_buffer+0x20>)
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d101      	bne.n	8006d54 <plan_check_full_buffer+0x14>
 8006d50:	2301      	movs	r3, #1
 8006d52:	e000      	b.n	8006d56 <plan_check_full_buffer+0x16>
  return(false);
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	0018      	movs	r0, r3
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	200003d8 	.word	0x200003d8
 8006d60:	200003da 	.word	0x200003da

08006d64 <plan_compute_profile_nominal_speed>:


// Computes and returns block nominal speed based on running condition and override values.
// NOTE: All system motion commands, such as homing/parking, are not subject to overrides.
float plan_compute_profile_nominal_speed(plan_block_t *block)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  float nominal_speed = block->programmed_rate;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d70:	60fb      	str	r3, [r7, #12]
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { nominal_speed *= (0.01f*sys.r_override); }
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	7c5b      	ldrb	r3, [r3, #17]
 8006d76:	001a      	movs	r2, r3
 8006d78:	2301      	movs	r3, #1
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	d011      	beq.n	8006da2 <plan_compute_profile_nominal_speed+0x3e>
 8006d7e:	4b21      	ldr	r3, [pc, #132]	; (8006e04 <plan_compute_profile_nominal_speed+0xa0>)
 8006d80:	7a1b      	ldrb	r3, [r3, #8]
 8006d82:	0018      	movs	r0, r3
 8006d84:	f7fa f97a 	bl	800107c <__aeabi_i2f>
 8006d88:	1c03      	adds	r3, r0, #0
 8006d8a:	491f      	ldr	r1, [pc, #124]	; (8006e08 <plan_compute_profile_nominal_speed+0xa4>)
 8006d8c:	1c18      	adds	r0, r3, #0
 8006d8e:	f7f9 fe81 	bl	8000a94 <__aeabi_fmul>
 8006d92:	1c03      	adds	r3, r0, #0
 8006d94:	1c19      	adds	r1, r3, #0
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7f9 fe7c 	bl	8000a94 <__aeabi_fmul>
 8006d9c:	1c03      	adds	r3, r0, #0
 8006d9e:	60fb      	str	r3, [r7, #12]
 8006da0:	e021      	b.n	8006de6 <plan_compute_profile_nominal_speed+0x82>
  else {
    if (!(block->condition & PL_COND_FLAG_NO_FEED_OVERRIDE)) { nominal_speed *= (0.01f*sys.f_override); }
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	7c5b      	ldrb	r3, [r3, #17]
 8006da6:	001a      	movs	r2, r3
 8006da8:	2304      	movs	r3, #4
 8006daa:	4013      	ands	r3, r2
 8006dac:	d110      	bne.n	8006dd0 <plan_compute_profile_nominal_speed+0x6c>
 8006dae:	4b15      	ldr	r3, [pc, #84]	; (8006e04 <plan_compute_profile_nominal_speed+0xa0>)
 8006db0:	79db      	ldrb	r3, [r3, #7]
 8006db2:	0018      	movs	r0, r3
 8006db4:	f7fa f962 	bl	800107c <__aeabi_i2f>
 8006db8:	1c03      	adds	r3, r0, #0
 8006dba:	4913      	ldr	r1, [pc, #76]	; (8006e08 <plan_compute_profile_nominal_speed+0xa4>)
 8006dbc:	1c18      	adds	r0, r3, #0
 8006dbe:	f7f9 fe69 	bl	8000a94 <__aeabi_fmul>
 8006dc2:	1c03      	adds	r3, r0, #0
 8006dc4:	1c19      	adds	r1, r3, #0
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	f7f9 fe64 	bl	8000a94 <__aeabi_fmul>
 8006dcc:	1c03      	adds	r3, r0, #0
 8006dce:	60fb      	str	r3, [r7, #12]
    if (nominal_speed > block->rapid_rate) { nominal_speed = block->rapid_rate; }
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd4:	68f9      	ldr	r1, [r7, #12]
 8006dd6:	1c18      	adds	r0, r3, #0
 8006dd8:	f7f9 fa7c 	bl	80002d4 <__aeabi_fcmplt>
 8006ddc:	1e03      	subs	r3, r0, #0
 8006dde:	d002      	beq.n	8006de6 <plan_compute_profile_nominal_speed+0x82>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006de4:	60fb      	str	r3, [r7, #12]
  }
  if (nominal_speed > MINIMUM_FEED_RATE) { return(nominal_speed); }
 8006de6:	21fe      	movs	r1, #254	; 0xfe
 8006de8:	0589      	lsls	r1, r1, #22
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f7f9 fa86 	bl	80002fc <__aeabi_fcmpgt>
 8006df0:	1e03      	subs	r3, r0, #0
 8006df2:	d001      	beq.n	8006df8 <plan_compute_profile_nominal_speed+0x94>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	e001      	b.n	8006dfc <plan_compute_profile_nominal_speed+0x98>
  return(MINIMUM_FEED_RATE);
 8006df8:	23fe      	movs	r3, #254	; 0xfe
 8006dfa:	059b      	lsls	r3, r3, #22
}
 8006dfc:	1c18      	adds	r0, r3, #0
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	b004      	add	sp, #16
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	20000b2c 	.word	0x20000b2c
 8006e08:	3c23d70a 	.word	0x3c23d70a

08006e0c <plan_compute_profile_parameters>:


// Computes and updates the max entry speed (sqr) of the block, based on the minimum of the junction's
// previous and current nominal speeds and max junction speed.
static void plan_compute_profile_parameters(plan_block_t *block, float nominal_speed, float prev_nominal_speed)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
  // Compute the junction maximum entry based on the minimum of the junction speed and neighboring nominal speeds.
  if (nominal_speed > prev_nominal_speed) { block->max_entry_speed_sqr = prev_nominal_speed*prev_nominal_speed; }
 8006e18:	6879      	ldr	r1, [r7, #4]
 8006e1a:	68b8      	ldr	r0, [r7, #8]
 8006e1c:	f7f9 fa6e 	bl	80002fc <__aeabi_fcmpgt>
 8006e20:	1e03      	subs	r3, r0, #0
 8006e22:	d008      	beq.n	8006e36 <plan_compute_profile_parameters+0x2a>
 8006e24:	6879      	ldr	r1, [r7, #4]
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7f9 fe34 	bl	8000a94 <__aeabi_fmul>
 8006e2c:	1c03      	adds	r3, r0, #0
 8006e2e:	1c1a      	adds	r2, r3, #0
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	619a      	str	r2, [r3, #24]
 8006e34:	e007      	b.n	8006e46 <plan_compute_profile_parameters+0x3a>
  else { block->max_entry_speed_sqr = nominal_speed*nominal_speed; }
 8006e36:	68b9      	ldr	r1, [r7, #8]
 8006e38:	68b8      	ldr	r0, [r7, #8]
 8006e3a:	f7f9 fe2b 	bl	8000a94 <__aeabi_fmul>
 8006e3e:	1c03      	adds	r3, r0, #0
 8006e40:	1c1a      	adds	r2, r3, #0
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	619a      	str	r2, [r3, #24]
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) { block->max_entry_speed_sqr = block->max_junction_speed_sqr; }
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	699a      	ldr	r2, [r3, #24]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e4e:	1c19      	adds	r1, r3, #0
 8006e50:	1c10      	adds	r0, r2, #0
 8006e52:	f7f9 fa53 	bl	80002fc <__aeabi_fcmpgt>
 8006e56:	1e03      	subs	r3, r0, #0
 8006e58:	d100      	bne.n	8006e5c <plan_compute_profile_parameters+0x50>
}
 8006e5a:	e003      	b.n	8006e64 <plan_compute_profile_parameters+0x58>
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) { block->max_entry_speed_sqr = block->max_junction_speed_sqr; }
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	619a      	str	r2, [r3, #24]
}
 8006e64:	46c0      	nop			; (mov r8, r8)
 8006e66:	46bd      	mov	sp, r7
 8006e68:	b004      	add	sp, #16
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <plan_update_velocity_profile_parameters>:


// Re-calculates buffered motions profile parameters upon a motion-based override change.
void plan_update_velocity_profile_parameters()
{
 8006e6c:	b590      	push	{r4, r7, lr}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
  uint8_t block_index = block_buffer_tail;
 8006e72:	230f      	movs	r3, #15
 8006e74:	18fb      	adds	r3, r7, r3
 8006e76:	4a1a      	ldr	r2, [pc, #104]	; (8006ee0 <plan_update_velocity_profile_parameters+0x74>)
 8006e78:	7812      	ldrb	r2, [r2, #0]
 8006e7a:	701a      	strb	r2, [r3, #0]
  plan_block_t *block;
  float nominal_speed;
  float prev_nominal_speed = SOME_LARGE_VALUE; // Set high for first block nominal speed calculation.
 8006e7c:	4b19      	ldr	r3, [pc, #100]	; (8006ee4 <plan_update_velocity_profile_parameters+0x78>)
 8006e7e:	60bb      	str	r3, [r7, #8]
  while (block_index != block_buffer_head) {
 8006e80:	e01f      	b.n	8006ec2 <plan_update_velocity_profile_parameters+0x56>
    block = &block_buffer[block_index];
 8006e82:	230f      	movs	r3, #15
 8006e84:	18fb      	adds	r3, r7, r3
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	2234      	movs	r2, #52	; 0x34
 8006e8a:	435a      	muls	r2, r3
 8006e8c:	4b16      	ldr	r3, [pc, #88]	; (8006ee8 <plan_update_velocity_profile_parameters+0x7c>)
 8006e8e:	18d3      	adds	r3, r2, r3
 8006e90:	607b      	str	r3, [r7, #4]
    nominal_speed = plan_compute_profile_nominal_speed(block);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	0018      	movs	r0, r3
 8006e96:	f7ff ff65 	bl	8006d64 <plan_compute_profile_nominal_speed>
 8006e9a:	1c03      	adds	r3, r0, #0
 8006e9c:	603b      	str	r3, [r7, #0]
    plan_compute_profile_parameters(block, nominal_speed, prev_nominal_speed);
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	6839      	ldr	r1, [r7, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	0018      	movs	r0, r3
 8006ea6:	f7ff ffb1 	bl	8006e0c <plan_compute_profile_parameters>
    prev_nominal_speed = nominal_speed;
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	60bb      	str	r3, [r7, #8]
    block_index = plan_next_block_index(block_index);
 8006eae:	230f      	movs	r3, #15
 8006eb0:	18fc      	adds	r4, r7, r3
 8006eb2:	230f      	movs	r3, #15
 8006eb4:	18fb      	adds	r3, r7, r3
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	0018      	movs	r0, r3
 8006eba:	f7ff fd39 	bl	8006930 <plan_next_block_index>
 8006ebe:	0003      	movs	r3, r0
 8006ec0:	7023      	strb	r3, [r4, #0]
  while (block_index != block_buffer_head) {
 8006ec2:	4b0a      	ldr	r3, [pc, #40]	; (8006eec <plan_update_velocity_profile_parameters+0x80>)
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	220f      	movs	r2, #15
 8006ec8:	18ba      	adds	r2, r7, r2
 8006eca:	7812      	ldrb	r2, [r2, #0]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d1d8      	bne.n	8006e82 <plan_update_velocity_profile_parameters+0x16>
  }
  pl.previous_nominal_speed = prev_nominal_speed; // Update prev nominal speed for next incoming block.
 8006ed0:	4b07      	ldr	r3, [pc, #28]	; (8006ef0 <plan_update_velocity_profile_parameters+0x84>)
 8006ed2:	68ba      	ldr	r2, [r7, #8]
 8006ed4:	619a      	str	r2, [r3, #24]
}
 8006ed6:	46c0      	nop			; (mov r8, r8)
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	b005      	add	sp, #20
 8006edc:	bd90      	pop	{r4, r7, pc}
 8006ede:	46c0      	nop			; (mov r8, r8)
 8006ee0:	200003d8 	.word	0x200003d8
 8006ee4:	7f7fffff 	.word	0x7f7fffff
 8006ee8:	20000098 	.word	0x20000098
 8006eec:	200003d9 	.word	0x200003d9
 8006ef0:	200003dc 	.word	0x200003dc

08006ef4 <plan_buffer_line>:
   The system motion condition tells the planner to plan a motion in the always unused block buffer
   head. It avoids changing the planner state and preserves the buffer to ensure subsequent gcode
   motions are still planned correctly, while the stepper module only points to the block buffer head
   to execute the special system motion. */
uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data)
{
 8006ef4:	b590      	push	{r4, r7, lr}
 8006ef6:	b097      	sub	sp, #92	; 0x5c
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  // Prepare and initialize new block. Copy relevant pl_data for block execution.
  plan_block_t *block = &block_buffer[block_buffer_head];
 8006efe:	4be7      	ldr	r3, [pc, #924]	; (800729c <plan_buffer_line+0x3a8>)
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	001a      	movs	r2, r3
 8006f04:	2334      	movs	r3, #52	; 0x34
 8006f06:	435a      	muls	r2, r3
 8006f08:	4be5      	ldr	r3, [pc, #916]	; (80072a0 <plan_buffer_line+0x3ac>)
 8006f0a:	18d3      	adds	r3, r2, r3
 8006f0c:	64bb      	str	r3, [r7, #72]	; 0x48
  memset(block,0,sizeof(plan_block_t)); // Zero all block values.
 8006f0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f10:	2234      	movs	r2, #52	; 0x34
 8006f12:	2100      	movs	r1, #0
 8006f14:	0018      	movs	r0, r3
 8006f16:	f005 fa93 	bl	800c440 <memset>
  block->condition = pl_data->condition;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	7a1a      	ldrb	r2, [r3, #8]
 8006f1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f20:	745a      	strb	r2, [r3, #17]
  #ifdef VARIABLE_SPINDLE
    block->spindle_speed = pl_data->spindle_speed;
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f28:	631a      	str	r2, [r3, #48]	; 0x30
  int32_t target_steps[N_AXIS], position_steps[N_AXIS];
  float unit_vec[N_AXIS], delta_mm;
  uint8_t idx;

  // Copy position data based on type of motion being planned.
  if (block->condition & PL_COND_FLAG_SYSTEM_MOTION) {
 8006f2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f2c:	7c5b      	ldrb	r3, [r3, #17]
 8006f2e:	001a      	movs	r2, r3
 8006f30:	2302      	movs	r3, #2
 8006f32:	4013      	ands	r3, r2
 8006f34:	d015      	beq.n	8006f62 <plan_buffer_line+0x6e>
#ifdef COREXY
    position_steps[X_AXIS] = system_convert_corexy_to_x_axis_steps(sys_position);
 8006f36:	4bdb      	ldr	r3, [pc, #876]	; (80072a4 <plan_buffer_line+0x3b0>)
 8006f38:	0018      	movs	r0, r3
 8006f3a:	f004 feed 	bl	800bd18 <system_convert_corexy_to_x_axis_steps>
 8006f3e:	0002      	movs	r2, r0
 8006f40:	2324      	movs	r3, #36	; 0x24
 8006f42:	18fb      	adds	r3, r7, r3
 8006f44:	601a      	str	r2, [r3, #0]
    position_steps[Y_AXIS] = system_convert_corexy_to_y_axis_steps(sys_position);
 8006f46:	4bd7      	ldr	r3, [pc, #860]	; (80072a4 <plan_buffer_line+0x3b0>)
 8006f48:	0018      	movs	r0, r3
 8006f4a:	f004 fef7 	bl	800bd3c <system_convert_corexy_to_y_axis_steps>
 8006f4e:	0002      	movs	r2, r0
 8006f50:	2324      	movs	r3, #36	; 0x24
 8006f52:	18fb      	adds	r3, r7, r3
 8006f54:	605a      	str	r2, [r3, #4]
    position_steps[Z_AXIS] = sys_position[Z_AXIS];
 8006f56:	4bd3      	ldr	r3, [pc, #844]	; (80072a4 <plan_buffer_line+0x3b0>)
 8006f58:	689a      	ldr	r2, [r3, #8]
 8006f5a:	2324      	movs	r3, #36	; 0x24
 8006f5c:	18fb      	adds	r3, r7, r3
 8006f5e:	609a      	str	r2, [r3, #8]
 8006f60:	e004      	b.n	8006f6c <plan_buffer_line+0x78>
#else
    memcpy(position_steps, sys_position, sizeof(sys_position));
#endif
  }
  else { memcpy(position_steps, pl.position, sizeof(pl.position)); }
 8006f62:	2324      	movs	r3, #36	; 0x24
 8006f64:	18fb      	adds	r3, r7, r3
 8006f66:	4ad0      	ldr	r2, [pc, #832]	; (80072a8 <plan_buffer_line+0x3b4>)
 8006f68:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006f6a:	c313      	stmia	r3!, {r0, r1, r4}

  #ifdef COREXY
    target_steps[A_MOTOR] = lround(target[A_MOTOR]*settings.steps_per_mm[A_MOTOR]);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	4bce      	ldr	r3, [pc, #824]	; (80072ac <plan_buffer_line+0x3b8>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	1c19      	adds	r1, r3, #0
 8006f76:	1c10      	adds	r0, r2, #0
 8006f78:	f7f9 fd8c 	bl	8000a94 <__aeabi_fmul>
 8006f7c:	1c03      	adds	r3, r0, #0
 8006f7e:	1c18      	adds	r0, r3, #0
 8006f80:	f7fb fba0 	bl	80026c4 <__aeabi_f2d>
 8006f84:	0003      	movs	r3, r0
 8006f86:	000c      	movs	r4, r1
 8006f88:	0018      	movs	r0, r3
 8006f8a:	0021      	movs	r1, r4
 8006f8c:	f005 fa60 	bl	800c450 <lround>
 8006f90:	0002      	movs	r2, r0
 8006f92:	2330      	movs	r3, #48	; 0x30
 8006f94:	18fb      	adds	r3, r7, r3
 8006f96:	601a      	str	r2, [r3, #0]
    target_steps[B_MOTOR] = lround(target[B_MOTOR]*settings.steps_per_mm[B_MOTOR]);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3304      	adds	r3, #4
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	4bc3      	ldr	r3, [pc, #780]	; (80072ac <plan_buffer_line+0x3b8>)
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	1c19      	adds	r1, r3, #0
 8006fa4:	1c10      	adds	r0, r2, #0
 8006fa6:	f7f9 fd75 	bl	8000a94 <__aeabi_fmul>
 8006faa:	1c03      	adds	r3, r0, #0
 8006fac:	1c18      	adds	r0, r3, #0
 8006fae:	f7fb fb89 	bl	80026c4 <__aeabi_f2d>
 8006fb2:	0003      	movs	r3, r0
 8006fb4:	000c      	movs	r4, r1
 8006fb6:	0018      	movs	r0, r3
 8006fb8:	0021      	movs	r1, r4
 8006fba:	f005 fa49 	bl	800c450 <lround>
 8006fbe:	0002      	movs	r2, r0
 8006fc0:	2330      	movs	r3, #48	; 0x30
 8006fc2:	18fb      	adds	r3, r7, r3
 8006fc4:	605a      	str	r2, [r3, #4]
    block->steps[A_MOTOR] = labs((target_steps[X_AXIS]-position_steps[X_AXIS]) + (target_steps[Y_AXIS]-position_steps[Y_AXIS]));
 8006fc6:	2330      	movs	r3, #48	; 0x30
 8006fc8:	18fb      	adds	r3, r7, r3
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	2324      	movs	r3, #36	; 0x24
 8006fce:	18fb      	adds	r3, r7, r3
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	1ad2      	subs	r2, r2, r3
 8006fd4:	2330      	movs	r3, #48	; 0x30
 8006fd6:	18fb      	adds	r3, r7, r3
 8006fd8:	6859      	ldr	r1, [r3, #4]
 8006fda:	2324      	movs	r3, #36	; 0x24
 8006fdc:	18fb      	adds	r3, r7, r3
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	1acb      	subs	r3, r1, r3
 8006fe2:	18d3      	adds	r3, r2, r3
 8006fe4:	17da      	asrs	r2, r3, #31
 8006fe6:	189b      	adds	r3, r3, r2
 8006fe8:	4053      	eors	r3, r2
 8006fea:	001a      	movs	r2, r3
 8006fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fee:	601a      	str	r2, [r3, #0]
    block->steps[B_MOTOR] = labs((target_steps[X_AXIS]-position_steps[X_AXIS]) - (target_steps[Y_AXIS]-position_steps[Y_AXIS]));
 8006ff0:	2330      	movs	r3, #48	; 0x30
 8006ff2:	18fb      	adds	r3, r7, r3
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	2324      	movs	r3, #36	; 0x24
 8006ff8:	18fb      	adds	r3, r7, r3
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	1ad2      	subs	r2, r2, r3
 8006ffe:	2330      	movs	r3, #48	; 0x30
 8007000:	18fb      	adds	r3, r7, r3
 8007002:	6859      	ldr	r1, [r3, #4]
 8007004:	2324      	movs	r3, #36	; 0x24
 8007006:	18fb      	adds	r3, r7, r3
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	1acb      	subs	r3, r1, r3
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	17da      	asrs	r2, r3, #31
 8007010:	189b      	adds	r3, r3, r2
 8007012:	4053      	eors	r3, r2
 8007014:	001a      	movs	r2, r3
 8007016:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007018:	605a      	str	r2, [r3, #4]
  #endif

  for (idx=0; idx<N_AXIS; idx++) {
 800701a:	2353      	movs	r3, #83	; 0x53
 800701c:	18fb      	adds	r3, r7, r3
 800701e:	2200      	movs	r2, #0
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	e0d7      	b.n	80071d4 <plan_buffer_line+0x2e0>
    // Calculate target position in absolute steps, number of steps for each axis, and determine max step events.
    // Also, compute individual axes distance for move and prep unit vector calculations.
    // NOTE: Computes true distance from converted step values.
    #ifdef COREXY
      if ( !(idx == A_MOTOR) && !(idx == B_MOTOR) ) {
 8007024:	2353      	movs	r3, #83	; 0x53
 8007026:	18fb      	adds	r3, r7, r3
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d03f      	beq.n	80070ae <plan_buffer_line+0x1ba>
 800702e:	2353      	movs	r3, #83	; 0x53
 8007030:	18fb      	adds	r3, r7, r3
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	2b01      	cmp	r3, #1
 8007036:	d03a      	beq.n	80070ae <plan_buffer_line+0x1ba>
        target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
 8007038:	2353      	movs	r3, #83	; 0x53
 800703a:	18fb      	adds	r3, r7, r3
 800703c:	781c      	ldrb	r4, [r3, #0]
 800703e:	2353      	movs	r3, #83	; 0x53
 8007040:	18fb      	adds	r3, r7, r3
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	18d3      	adds	r3, r2, r3
 800704a:	6818      	ldr	r0, [r3, #0]
 800704c:	2353      	movs	r3, #83	; 0x53
 800704e:	18fb      	adds	r3, r7, r3
 8007050:	781a      	ldrb	r2, [r3, #0]
 8007052:	4b96      	ldr	r3, [pc, #600]	; (80072ac <plan_buffer_line+0x3b8>)
 8007054:	0092      	lsls	r2, r2, #2
 8007056:	58d3      	ldr	r3, [r2, r3]
 8007058:	1c19      	adds	r1, r3, #0
 800705a:	f7f9 fd1b 	bl	8000a94 <__aeabi_fmul>
 800705e:	1c03      	adds	r3, r0, #0
 8007060:	1c18      	adds	r0, r3, #0
 8007062:	f7fb fb2f 	bl	80026c4 <__aeabi_f2d>
 8007066:	0002      	movs	r2, r0
 8007068:	000b      	movs	r3, r1
 800706a:	0010      	movs	r0, r2
 800706c:	0019      	movs	r1, r3
 800706e:	f005 f9ef 	bl	800c450 <lround>
 8007072:	0001      	movs	r1, r0
 8007074:	2330      	movs	r3, #48	; 0x30
 8007076:	18fb      	adds	r3, r7, r3
 8007078:	00a2      	lsls	r2, r4, #2
 800707a:	50d1      	str	r1, [r2, r3]
        block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
 800707c:	2353      	movs	r3, #83	; 0x53
 800707e:	18fb      	adds	r3, r7, r3
 8007080:	781a      	ldrb	r2, [r3, #0]
 8007082:	2353      	movs	r3, #83	; 0x53
 8007084:	18fb      	adds	r3, r7, r3
 8007086:	7819      	ldrb	r1, [r3, #0]
 8007088:	2330      	movs	r3, #48	; 0x30
 800708a:	18fb      	adds	r3, r7, r3
 800708c:	0089      	lsls	r1, r1, #2
 800708e:	58c9      	ldr	r1, [r1, r3]
 8007090:	2353      	movs	r3, #83	; 0x53
 8007092:	18fb      	adds	r3, r7, r3
 8007094:	7818      	ldrb	r0, [r3, #0]
 8007096:	2324      	movs	r3, #36	; 0x24
 8007098:	18fb      	adds	r3, r7, r3
 800709a:	0080      	lsls	r0, r0, #2
 800709c:	58c3      	ldr	r3, [r0, r3]
 800709e:	1acb      	subs	r3, r1, r3
 80070a0:	17d9      	asrs	r1, r3, #31
 80070a2:	185b      	adds	r3, r3, r1
 80070a4:	404b      	eors	r3, r1
 80070a6:	0019      	movs	r1, r3
 80070a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070aa:	0092      	lsls	r2, r2, #2
 80070ac:	50d1      	str	r1, [r2, r3]
      }
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
 80070ae:	2353      	movs	r3, #83	; 0x53
 80070b0:	18fb      	adds	r3, r7, r3
 80070b2:	781a      	ldrb	r2, [r3, #0]
 80070b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070b6:	0092      	lsls	r2, r2, #2
 80070b8:	58d1      	ldr	r1, [r2, r3]
 80070ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070bc:	68da      	ldr	r2, [r3, #12]
 80070be:	000b      	movs	r3, r1
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d200      	bcs.n	80070c6 <plan_buffer_line+0x1d2>
 80070c4:	0013      	movs	r3, r2
 80070c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80070c8:	60d3      	str	r3, [r2, #12]
      if (idx == A_MOTOR) {
 80070ca:	2353      	movs	r3, #83	; 0x53
 80070cc:	18fb      	adds	r3, r7, r3
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d11d      	bne.n	8007110 <plan_buffer_line+0x21c>
        delta_mm = (target_steps[X_AXIS]-position_steps[X_AXIS] + target_steps[Y_AXIS]-position_steps[Y_AXIS])/settings.steps_per_mm[idx];
 80070d4:	2330      	movs	r3, #48	; 0x30
 80070d6:	18fb      	adds	r3, r7, r3
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	2324      	movs	r3, #36	; 0x24
 80070dc:	18fb      	adds	r3, r7, r3
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	1ad2      	subs	r2, r2, r3
 80070e2:	2330      	movs	r3, #48	; 0x30
 80070e4:	18fb      	adds	r3, r7, r3
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	18d2      	adds	r2, r2, r3
 80070ea:	2324      	movs	r3, #36	; 0x24
 80070ec:	18fb      	adds	r3, r7, r3
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	0018      	movs	r0, r3
 80070f4:	f7f9 ffc2 	bl	800107c <__aeabi_i2f>
 80070f8:	2353      	movs	r3, #83	; 0x53
 80070fa:	18fb      	adds	r3, r7, r3
 80070fc:	781a      	ldrb	r2, [r3, #0]
 80070fe:	4b6b      	ldr	r3, [pc, #428]	; (80072ac <plan_buffer_line+0x3b8>)
 8007100:	0092      	lsls	r2, r2, #2
 8007102:	58d3      	ldr	r3, [r2, r3]
 8007104:	1c19      	adds	r1, r3, #0
 8007106:	f7f9 fad5 	bl	80006b4 <__aeabi_fdiv>
 800710a:	1c03      	adds	r3, r0, #0
 800710c:	657b      	str	r3, [r7, #84]	; 0x54
 800710e:	e03f      	b.n	8007190 <plan_buffer_line+0x29c>
      } else if (idx == B_MOTOR) {
 8007110:	2353      	movs	r3, #83	; 0x53
 8007112:	18fb      	adds	r3, r7, r3
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d11d      	bne.n	8007156 <plan_buffer_line+0x262>
        delta_mm = (target_steps[X_AXIS]-position_steps[X_AXIS] - target_steps[Y_AXIS]+position_steps[Y_AXIS])/settings.steps_per_mm[idx];
 800711a:	2330      	movs	r3, #48	; 0x30
 800711c:	18fb      	adds	r3, r7, r3
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	2324      	movs	r3, #36	; 0x24
 8007122:	18fb      	adds	r3, r7, r3
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	1ad2      	subs	r2, r2, r3
 8007128:	2330      	movs	r3, #48	; 0x30
 800712a:	18fb      	adds	r3, r7, r3
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	1ad2      	subs	r2, r2, r3
 8007130:	2324      	movs	r3, #36	; 0x24
 8007132:	18fb      	adds	r3, r7, r3
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	18d3      	adds	r3, r2, r3
 8007138:	0018      	movs	r0, r3
 800713a:	f7f9 ff9f 	bl	800107c <__aeabi_i2f>
 800713e:	2353      	movs	r3, #83	; 0x53
 8007140:	18fb      	adds	r3, r7, r3
 8007142:	781a      	ldrb	r2, [r3, #0]
 8007144:	4b59      	ldr	r3, [pc, #356]	; (80072ac <plan_buffer_line+0x3b8>)
 8007146:	0092      	lsls	r2, r2, #2
 8007148:	58d3      	ldr	r3, [r2, r3]
 800714a:	1c19      	adds	r1, r3, #0
 800714c:	f7f9 fab2 	bl	80006b4 <__aeabi_fdiv>
 8007150:	1c03      	adds	r3, r0, #0
 8007152:	657b      	str	r3, [r7, #84]	; 0x54
 8007154:	e01c      	b.n	8007190 <plan_buffer_line+0x29c>
      } else {
        delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
 8007156:	2353      	movs	r3, #83	; 0x53
 8007158:	18fb      	adds	r3, r7, r3
 800715a:	781a      	ldrb	r2, [r3, #0]
 800715c:	2330      	movs	r3, #48	; 0x30
 800715e:	18fb      	adds	r3, r7, r3
 8007160:	0092      	lsls	r2, r2, #2
 8007162:	58d2      	ldr	r2, [r2, r3]
 8007164:	2353      	movs	r3, #83	; 0x53
 8007166:	18fb      	adds	r3, r7, r3
 8007168:	7819      	ldrb	r1, [r3, #0]
 800716a:	2324      	movs	r3, #36	; 0x24
 800716c:	18fb      	adds	r3, r7, r3
 800716e:	0089      	lsls	r1, r1, #2
 8007170:	58cb      	ldr	r3, [r1, r3]
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	0018      	movs	r0, r3
 8007176:	f7f9 ff81 	bl	800107c <__aeabi_i2f>
 800717a:	2353      	movs	r3, #83	; 0x53
 800717c:	18fb      	adds	r3, r7, r3
 800717e:	781a      	ldrb	r2, [r3, #0]
 8007180:	4b4a      	ldr	r3, [pc, #296]	; (80072ac <plan_buffer_line+0x3b8>)
 8007182:	0092      	lsls	r2, r2, #2
 8007184:	58d3      	ldr	r3, [r2, r3]
 8007186:	1c19      	adds	r1, r3, #0
 8007188:	f7f9 fa94 	bl	80006b4 <__aeabi_fdiv>
 800718c:	1c03      	adds	r3, r0, #0
 800718e:	657b      	str	r3, [r7, #84]	; 0x54
      target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
      block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
      block->step_event_count = max(block->step_event_count, block->steps[idx]);
      delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
	  #endif
    unit_vec[idx] = delta_mm; // Store unit vector numerator
 8007190:	2353      	movs	r3, #83	; 0x53
 8007192:	18fb      	adds	r3, r7, r3
 8007194:	781a      	ldrb	r2, [r3, #0]
 8007196:	2318      	movs	r3, #24
 8007198:	18fb      	adds	r3, r7, r3
 800719a:	0092      	lsls	r2, r2, #2
 800719c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800719e:	50d1      	str	r1, [r2, r3]

    // Set direction bits. Bit enabled always means direction is negative.
    if (delta_mm < 0.0f ) { block->direction_bits |= direction_pin_mask[idx]; }
 80071a0:	2100      	movs	r1, #0
 80071a2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80071a4:	f7f9 f896 	bl	80002d4 <__aeabi_fcmplt>
 80071a8:	1e03      	subs	r3, r0, #0
 80071aa:	d00c      	beq.n	80071c6 <plan_buffer_line+0x2d2>
 80071ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071ae:	7c1a      	ldrb	r2, [r3, #16]
 80071b0:	2353      	movs	r3, #83	; 0x53
 80071b2:	18fb      	adds	r3, r7, r3
 80071b4:	7819      	ldrb	r1, [r3, #0]
 80071b6:	4b3e      	ldr	r3, [pc, #248]	; (80072b0 <plan_buffer_line+0x3bc>)
 80071b8:	0049      	lsls	r1, r1, #1
 80071ba:	5acb      	ldrh	r3, [r1, r3]
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	4313      	orrs	r3, r2
 80071c0:	b2da      	uxtb	r2, r3
 80071c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071c4:	741a      	strb	r2, [r3, #16]
  for (idx=0; idx<N_AXIS; idx++) {
 80071c6:	2353      	movs	r3, #83	; 0x53
 80071c8:	18fb      	adds	r3, r7, r3
 80071ca:	781a      	ldrb	r2, [r3, #0]
 80071cc:	2353      	movs	r3, #83	; 0x53
 80071ce:	18fb      	adds	r3, r7, r3
 80071d0:	3201      	adds	r2, #1
 80071d2:	701a      	strb	r2, [r3, #0]
 80071d4:	2353      	movs	r3, #83	; 0x53
 80071d6:	18fb      	adds	r3, r7, r3
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d800      	bhi.n	80071e0 <plan_buffer_line+0x2ec>
 80071de:	e721      	b.n	8007024 <plan_buffer_line+0x130>
  }

  // Bail if this is a zero-length block. Highly unlikely to occur.
  if (block->step_event_count == 0) { return(PLAN_EMPTY_BLOCK); }
 80071e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d101      	bne.n	80071ec <plan_buffer_line+0x2f8>
 80071e8:	2300      	movs	r3, #0
 80071ea:	e14a      	b.n	8007482 <plan_buffer_line+0x58e>

  // Calculate the unit vector of the line move and the block maximum feed rate and acceleration scaled
  // down such that no individual axes maximum values are exceeded with respect to the line direction.
  // NOTE: This calculation assumes all axes are orthogonal (Cartesian) and works with ABC-axes,
  // if they are also orthogonal/independent. Operates on the absolute value of the unit vector.
  block->millimeters = convert_delta_vector_to_unit_vector(unit_vec);
 80071ec:	2318      	movs	r3, #24
 80071ee:	18fb      	adds	r3, r7, r3
 80071f0:	0018      	movs	r0, r3
 80071f2:	f7ff facd 	bl	8006790 <convert_delta_vector_to_unit_vector>
 80071f6:	1c02      	adds	r2, r0, #0
 80071f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071fa:	621a      	str	r2, [r3, #32]
  block->acceleration = limit_value_by_axis_maximum(settings.acceleration, unit_vec);
 80071fc:	2318      	movs	r3, #24
 80071fe:	18fa      	adds	r2, r7, r3
 8007200:	4b2c      	ldr	r3, [pc, #176]	; (80072b4 <plan_buffer_line+0x3c0>)
 8007202:	0011      	movs	r1, r2
 8007204:	0018      	movs	r0, r3
 8007206:	f7ff fb35 	bl	8006874 <limit_value_by_axis_maximum>
 800720a:	1c02      	adds	r2, r0, #0
 800720c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800720e:	61da      	str	r2, [r3, #28]
  block->rapid_rate = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 8007210:	2318      	movs	r3, #24
 8007212:	18fa      	adds	r2, r7, r3
 8007214:	4b28      	ldr	r3, [pc, #160]	; (80072b8 <plan_buffer_line+0x3c4>)
 8007216:	0011      	movs	r1, r2
 8007218:	0018      	movs	r0, r3
 800721a:	f7ff fb2b 	bl	8006874 <limit_value_by_axis_maximum>
 800721e:	1c02      	adds	r2, r0, #0
 8007220:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007222:	629a      	str	r2, [r3, #40]	; 0x28

  // Store programmed rate.
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) { block->programmed_rate = block->rapid_rate; }
 8007224:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007226:	7c5b      	ldrb	r3, [r3, #17]
 8007228:	001a      	movs	r2, r3
 800722a:	2301      	movs	r3, #1
 800722c:	4013      	ands	r3, r2
 800722e:	d004      	beq.n	800723a <plan_buffer_line+0x346>
 8007230:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007232:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007236:	62da      	str	r2, [r3, #44]	; 0x2c
 8007238:	e015      	b.n	8007266 <plan_buffer_line+0x372>
  else { 
    block->programmed_rate = pl_data->feed_rate;
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007240:	62da      	str	r2, [r3, #44]	; 0x2c
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) { block->programmed_rate *= block->millimeters; }
 8007242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007244:	7c5b      	ldrb	r3, [r3, #17]
 8007246:	001a      	movs	r2, r3
 8007248:	2308      	movs	r3, #8
 800724a:	4013      	ands	r3, r2
 800724c:	d00b      	beq.n	8007266 <plan_buffer_line+0x372>
 800724e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007252:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	1c19      	adds	r1, r3, #0
 8007258:	1c10      	adds	r0, r2, #0
 800725a:	f7f9 fc1b 	bl	8000a94 <__aeabi_fmul>
 800725e:	1c03      	adds	r3, r0, #0
 8007260:	1c1a      	adds	r2, r3, #0
 8007262:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007264:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  // TODO: Need to check this method handling zero junction speeds when starting from rest.
  if ((block_buffer_head == block_buffer_tail) || (block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8007266:	4b0d      	ldr	r3, [pc, #52]	; (800729c <plan_buffer_line+0x3a8>)
 8007268:	781a      	ldrb	r2, [r3, #0]
 800726a:	4b14      	ldr	r3, [pc, #80]	; (80072bc <plan_buffer_line+0x3c8>)
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	429a      	cmp	r2, r3
 8007270:	d005      	beq.n	800727e <plan_buffer_line+0x38a>
 8007272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007274:	7c5b      	ldrb	r3, [r3, #17]
 8007276:	001a      	movs	r2, r3
 8007278:	2302      	movs	r3, #2
 800727a:	4013      	ands	r3, r2
 800727c:	d006      	beq.n	800728c <plan_buffer_line+0x398>

    // Initialize block entry speed as zero. Assume it will be starting from rest. Planner will correct this later.
    // If system motion, the system motion block always is assumed to start from rest and end at a complete stop.
    block->entry_speed_sqr = 0.0f;
 800727e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007280:	2200      	movs	r2, #0
 8007282:	615a      	str	r2, [r3, #20]
    block->max_junction_speed_sqr = 0.0f; // Starting from rest. Enforce start from zero velocity.
 8007284:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007286:	2200      	movs	r2, #0
 8007288:	625a      	str	r2, [r3, #36]	; 0x24
 800728a:	e0c9      	b.n	8007420 <plan_buffer_line+0x52c>
    // changed dynamically during operation nor can the line move geometry. This must be kept in
    // memory in the event of a feedrate override changing the nominal speeds of blocks, which can
    // change the overall maximum entry speed conditions of all blocks.

    float junction_unit_vec[N_AXIS];
    float junction_cos_theta = 0.0f;
 800728c:	2300      	movs	r3, #0
 800728e:	64fb      	str	r3, [r7, #76]	; 0x4c
    for (idx=0; idx<N_AXIS; idx++) {
 8007290:	2353      	movs	r3, #83	; 0x53
 8007292:	18fb      	adds	r3, r7, r3
 8007294:	2200      	movs	r2, #0
 8007296:	701a      	strb	r2, [r3, #0]
 8007298:	e04f      	b.n	800733a <plan_buffer_line+0x446>
 800729a:	46c0      	nop			; (mov r8, r8)
 800729c:	200003d9 	.word	0x200003d9
 80072a0:	20000098 	.word	0x20000098
 80072a4:	20000b50 	.word	0x20000b50
 80072a8:	200003dc 	.word	0x200003dc
 80072ac:	20000acc 	.word	0x20000acc
 80072b0:	0800dddc 	.word	0x0800dddc
 80072b4:	20000ae4 	.word	0x20000ae4
 80072b8:	20000ad8 	.word	0x20000ad8
 80072bc:	200003d8 	.word	0x200003d8
      junction_cos_theta -= pl.previous_unit_vec[idx]*unit_vec[idx];
 80072c0:	2353      	movs	r3, #83	; 0x53
 80072c2:	18fb      	adds	r3, r7, r3
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	4a71      	ldr	r2, [pc, #452]	; (800748c <plan_buffer_line+0x598>)
 80072c8:	3302      	adds	r3, #2
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	18d3      	adds	r3, r2, r3
 80072ce:	3304      	adds	r3, #4
 80072d0:	6818      	ldr	r0, [r3, #0]
 80072d2:	2353      	movs	r3, #83	; 0x53
 80072d4:	18fb      	adds	r3, r7, r3
 80072d6:	781a      	ldrb	r2, [r3, #0]
 80072d8:	2318      	movs	r3, #24
 80072da:	18fb      	adds	r3, r7, r3
 80072dc:	0092      	lsls	r2, r2, #2
 80072de:	58d3      	ldr	r3, [r2, r3]
 80072e0:	1c19      	adds	r1, r3, #0
 80072e2:	f7f9 fbd7 	bl	8000a94 <__aeabi_fmul>
 80072e6:	1c03      	adds	r3, r0, #0
 80072e8:	1c19      	adds	r1, r3, #0
 80072ea:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80072ec:	f7f9 fcf2 	bl	8000cd4 <__aeabi_fsub>
 80072f0:	1c03      	adds	r3, r0, #0
 80072f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 80072f4:	2353      	movs	r3, #83	; 0x53
 80072f6:	18fb      	adds	r3, r7, r3
 80072f8:	781c      	ldrb	r4, [r3, #0]
 80072fa:	2353      	movs	r3, #83	; 0x53
 80072fc:	18fb      	adds	r3, r7, r3
 80072fe:	781a      	ldrb	r2, [r3, #0]
 8007300:	2318      	movs	r3, #24
 8007302:	18fb      	adds	r3, r7, r3
 8007304:	0092      	lsls	r2, r2, #2
 8007306:	58d0      	ldr	r0, [r2, r3]
 8007308:	2353      	movs	r3, #83	; 0x53
 800730a:	18fb      	adds	r3, r7, r3
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	4a5f      	ldr	r2, [pc, #380]	; (800748c <plan_buffer_line+0x598>)
 8007310:	3302      	adds	r3, #2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	18d3      	adds	r3, r2, r3
 8007316:	3304      	adds	r3, #4
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	1c19      	adds	r1, r3, #0
 800731c:	f7f9 fcda 	bl	8000cd4 <__aeabi_fsub>
 8007320:	1c03      	adds	r3, r0, #0
 8007322:	1c19      	adds	r1, r3, #0
 8007324:	230c      	movs	r3, #12
 8007326:	18fb      	adds	r3, r7, r3
 8007328:	00a2      	lsls	r2, r4, #2
 800732a:	50d1      	str	r1, [r2, r3]
    for (idx=0; idx<N_AXIS; idx++) {
 800732c:	2353      	movs	r3, #83	; 0x53
 800732e:	18fb      	adds	r3, r7, r3
 8007330:	781a      	ldrb	r2, [r3, #0]
 8007332:	2353      	movs	r3, #83	; 0x53
 8007334:	18fb      	adds	r3, r7, r3
 8007336:	3201      	adds	r2, #1
 8007338:	701a      	strb	r2, [r3, #0]
 800733a:	2353      	movs	r3, #83	; 0x53
 800733c:	18fb      	adds	r3, r7, r3
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	2b02      	cmp	r3, #2
 8007342:	d9bd      	bls.n	80072c0 <plan_buffer_line+0x3cc>
    }

    // NOTE: Computed without any expensive trig, sin() or acos(), by trig half angle identity of cos(theta).
    if (junction_cos_theta > 0.999999f) {
 8007344:	4952      	ldr	r1, [pc, #328]	; (8007490 <plan_buffer_line+0x59c>)
 8007346:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007348:	f7f8 ffd8 	bl	80002fc <__aeabi_fcmpgt>
 800734c:	1e03      	subs	r3, r0, #0
 800734e:	d003      	beq.n	8007358 <plan_buffer_line+0x464>
      //  For a 0 degree acute junction, just set minimum junction speed.
      block->max_junction_speed_sqr = MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED;
 8007350:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007352:	2200      	movs	r2, #0
 8007354:	625a      	str	r2, [r3, #36]	; 0x24
 8007356:	e063      	b.n	8007420 <plan_buffer_line+0x52c>
    } else {
      if (junction_cos_theta < -0.999999f) {
 8007358:	494e      	ldr	r1, [pc, #312]	; (8007494 <plan_buffer_line+0x5a0>)
 800735a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800735c:	f7f8 ffba 	bl	80002d4 <__aeabi_fcmplt>
 8007360:	1e03      	subs	r3, r0, #0
 8007362:	d003      	beq.n	800736c <plan_buffer_line+0x478>
        // Junction is a straight line or 180 degrees. Junction speed is infinite.
        block->max_junction_speed_sqr = SOME_LARGE_VALUE;
 8007364:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007366:	4a4c      	ldr	r2, [pc, #304]	; (8007498 <plan_buffer_line+0x5a4>)
 8007368:	625a      	str	r2, [r3, #36]	; 0x24
 800736a:	e059      	b.n	8007420 <plan_buffer_line+0x52c>
      } else {
        convert_delta_vector_to_unit_vector(junction_unit_vec);
 800736c:	230c      	movs	r3, #12
 800736e:	18fb      	adds	r3, r7, r3
 8007370:	0018      	movs	r0, r3
 8007372:	f7ff fa0d 	bl	8006790 <convert_delta_vector_to_unit_vector>
        float junction_acceleration = limit_value_by_axis_maximum(settings.acceleration, junction_unit_vec);
 8007376:	230c      	movs	r3, #12
 8007378:	18fa      	adds	r2, r7, r3
 800737a:	4b48      	ldr	r3, [pc, #288]	; (800749c <plan_buffer_line+0x5a8>)
 800737c:	0011      	movs	r1, r2
 800737e:	0018      	movs	r0, r3
 8007380:	f7ff fa78 	bl	8006874 <limit_value_by_axis_maximum>
 8007384:	1c03      	adds	r3, r0, #0
 8007386:	647b      	str	r3, [r7, #68]	; 0x44
        float sin_theta_d2 = sqrtf(0.5f*(1.0f-junction_cos_theta)); // Trig half angle identity. Always positive.
 8007388:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800738a:	20fe      	movs	r0, #254	; 0xfe
 800738c:	0580      	lsls	r0, r0, #22
 800738e:	f7f9 fca1 	bl	8000cd4 <__aeabi_fsub>
 8007392:	1c03      	adds	r3, r0, #0
 8007394:	21fc      	movs	r1, #252	; 0xfc
 8007396:	0589      	lsls	r1, r1, #22
 8007398:	1c18      	adds	r0, r3, #0
 800739a:	f7f9 fb7b 	bl	8000a94 <__aeabi_fmul>
 800739e:	1c03      	adds	r3, r0, #0
 80073a0:	1c18      	adds	r0, r3, #0
 80073a2:	f005 f9e5 	bl	800c770 <sqrtf>
 80073a6:	1c03      	adds	r3, r0, #0
 80073a8:	643b      	str	r3, [r7, #64]	; 0x40
        block->max_junction_speed_sqr = max( MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED,
 80073aa:	4b3d      	ldr	r3, [pc, #244]	; (80074a0 <plan_buffer_line+0x5ac>)
 80073ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073b0:	1c18      	adds	r0, r3, #0
 80073b2:	f7f9 fb6f 	bl	8000a94 <__aeabi_fmul>
 80073b6:	1c03      	adds	r3, r0, #0
 80073b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073ba:	1c18      	adds	r0, r3, #0
 80073bc:	f7f9 fb6a 	bl	8000a94 <__aeabi_fmul>
 80073c0:	1c03      	adds	r3, r0, #0
 80073c2:	1c1c      	adds	r4, r3, #0
 80073c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073c6:	20fe      	movs	r0, #254	; 0xfe
 80073c8:	0580      	lsls	r0, r0, #22
 80073ca:	f7f9 fc83 	bl	8000cd4 <__aeabi_fsub>
 80073ce:	1c03      	adds	r3, r0, #0
 80073d0:	1c19      	adds	r1, r3, #0
 80073d2:	1c20      	adds	r0, r4, #0
 80073d4:	f7f9 f96e 	bl	80006b4 <__aeabi_fdiv>
 80073d8:	1c03      	adds	r3, r0, #0
 80073da:	2100      	movs	r1, #0
 80073dc:	1c18      	adds	r0, r3, #0
 80073de:	f7f8 ff79 	bl	80002d4 <__aeabi_fcmplt>
 80073e2:	1e03      	subs	r3, r0, #0
 80073e4:	d001      	beq.n	80073ea <plan_buffer_line+0x4f6>
 80073e6:	2200      	movs	r2, #0
 80073e8:	e018      	b.n	800741c <plan_buffer_line+0x528>
 80073ea:	4b2d      	ldr	r3, [pc, #180]	; (80074a0 <plan_buffer_line+0x5ac>)
 80073ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073f0:	1c18      	adds	r0, r3, #0
 80073f2:	f7f9 fb4f 	bl	8000a94 <__aeabi_fmul>
 80073f6:	1c03      	adds	r3, r0, #0
 80073f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073fa:	1c18      	adds	r0, r3, #0
 80073fc:	f7f9 fb4a 	bl	8000a94 <__aeabi_fmul>
 8007400:	1c03      	adds	r3, r0, #0
 8007402:	1c1c      	adds	r4, r3, #0
 8007404:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007406:	20fe      	movs	r0, #254	; 0xfe
 8007408:	0580      	lsls	r0, r0, #22
 800740a:	f7f9 fc63 	bl	8000cd4 <__aeabi_fsub>
 800740e:	1c03      	adds	r3, r0, #0
 8007410:	1c19      	adds	r1, r3, #0
 8007412:	1c20      	adds	r0, r4, #0
 8007414:	f7f9 f94e 	bl	80006b4 <__aeabi_fdiv>
 8007418:	1c03      	adds	r3, r0, #0
 800741a:	1c1a      	adds	r2, r3, #0
 800741c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800741e:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
  }

  // Block system motion from updating this data to ensure next g-code motion is computed correctly.
  if (!(block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8007420:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007422:	7c5b      	ldrb	r3, [r3, #17]
 8007424:	001a      	movs	r2, r3
 8007426:	2302      	movs	r3, #2
 8007428:	4013      	ands	r3, r2
 800742a:	d129      	bne.n	8007480 <plan_buffer_line+0x58c>
    float nominal_speed = plan_compute_profile_nominal_speed(block);
 800742c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800742e:	0018      	movs	r0, r3
 8007430:	f7ff fc98 	bl	8006d64 <plan_compute_profile_nominal_speed>
 8007434:	1c03      	adds	r3, r0, #0
 8007436:	63fb      	str	r3, [r7, #60]	; 0x3c
    plan_compute_profile_parameters(block, nominal_speed, pl.previous_nominal_speed);
 8007438:	4b14      	ldr	r3, [pc, #80]	; (800748c <plan_buffer_line+0x598>)
 800743a:	699a      	ldr	r2, [r3, #24]
 800743c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800743e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007440:	0018      	movs	r0, r3
 8007442:	f7ff fce3 	bl	8006e0c <plan_compute_profile_parameters>
    pl.previous_nominal_speed = nominal_speed;
 8007446:	4b11      	ldr	r3, [pc, #68]	; (800748c <plan_buffer_line+0x598>)
 8007448:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800744a:	619a      	str	r2, [r3, #24]

    // Update previous path unit_vector and planner position.
    memcpy(pl.previous_unit_vec, unit_vec, sizeof(unit_vec)); // pl.previous_unit_vec[] = unit_vec[]
 800744c:	4b0f      	ldr	r3, [pc, #60]	; (800748c <plan_buffer_line+0x598>)
 800744e:	2218      	movs	r2, #24
 8007450:	18ba      	adds	r2, r7, r2
 8007452:	330c      	adds	r3, #12
 8007454:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007456:	c313      	stmia	r3!, {r0, r1, r4}
    memcpy(pl.position, target_steps, sizeof(target_steps)); // pl.position[] = target_steps[]
 8007458:	4b0c      	ldr	r3, [pc, #48]	; (800748c <plan_buffer_line+0x598>)
 800745a:	2230      	movs	r2, #48	; 0x30
 800745c:	18ba      	adds	r2, r7, r2
 800745e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007460:	c313      	stmia	r3!, {r0, r1, r4}

    // New block is all set. Update buffer head and next buffer head indices.
    block_buffer_head = next_buffer_head;
 8007462:	4b10      	ldr	r3, [pc, #64]	; (80074a4 <plan_buffer_line+0x5b0>)
 8007464:	781a      	ldrb	r2, [r3, #0]
 8007466:	4b10      	ldr	r3, [pc, #64]	; (80074a8 <plan_buffer_line+0x5b4>)
 8007468:	701a      	strb	r2, [r3, #0]
    next_buffer_head = plan_next_block_index(block_buffer_head);
 800746a:	4b0f      	ldr	r3, [pc, #60]	; (80074a8 <plan_buffer_line+0x5b4>)
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	0018      	movs	r0, r3
 8007470:	f7ff fa5e 	bl	8006930 <plan_next_block_index>
 8007474:	0003      	movs	r3, r0
 8007476:	001a      	movs	r2, r3
 8007478:	4b0a      	ldr	r3, [pc, #40]	; (80074a4 <plan_buffer_line+0x5b0>)
 800747a:	701a      	strb	r2, [r3, #0]

    // Finish up by recalculating the plan with the new block.
    planner_recalculate();
 800747c:	f7ff fa88 	bl	8006990 <planner_recalculate>
  }
  return(PLAN_OK);
 8007480:	2301      	movs	r3, #1
}
 8007482:	0018      	movs	r0, r3
 8007484:	46bd      	mov	sp, r7
 8007486:	b017      	add	sp, #92	; 0x5c
 8007488:	bd90      	pop	{r4, r7, pc}
 800748a:	46c0      	nop			; (mov r8, r8)
 800748c:	200003dc 	.word	0x200003dc
 8007490:	3f7fffef 	.word	0x3f7fffef
 8007494:	bf7fffef 	.word	0xbf7fffef
 8007498:	7f7fffff 	.word	0x7f7fffff
 800749c:	20000ae4 	.word	0x20000ae4
 80074a0:	20000acc 	.word	0x20000acc
 80074a4:	200003da 	.word	0x200003da
 80074a8:	200003d9 	.word	0x200003d9

080074ac <plan_sync_position>:


// Reset the planner position vectors. Called by the system abort/initialization routine.
void plan_sync_position()
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
  // TODO: For motor configurations not in the same coordinate frame as the machine position,
  // this function needs to be updated to accomodate the difference.
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 80074b2:	1dfb      	adds	r3, r7, #7
 80074b4:	2200      	movs	r2, #0
 80074b6:	701a      	strb	r2, [r3, #0]
 80074b8:	e026      	b.n	8007508 <plan_sync_position+0x5c>
    #ifdef COREXY
      if (idx==X_AXIS) {
 80074ba:	1dfb      	adds	r3, r7, #7
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d107      	bne.n	80074d2 <plan_sync_position+0x26>
        pl.position[X_AXIS] = system_convert_corexy_to_x_axis_steps(sys_position);
 80074c2:	4b15      	ldr	r3, [pc, #84]	; (8007518 <plan_sync_position+0x6c>)
 80074c4:	0018      	movs	r0, r3
 80074c6:	f004 fc27 	bl	800bd18 <system_convert_corexy_to_x_axis_steps>
 80074ca:	0002      	movs	r2, r0
 80074cc:	4b13      	ldr	r3, [pc, #76]	; (800751c <plan_sync_position+0x70>)
 80074ce:	601a      	str	r2, [r3, #0]
 80074d0:	e015      	b.n	80074fe <plan_sync_position+0x52>
      } else if (idx==Y_AXIS) {
 80074d2:	1dfb      	adds	r3, r7, #7
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d107      	bne.n	80074ea <plan_sync_position+0x3e>
        pl.position[Y_AXIS] = system_convert_corexy_to_y_axis_steps(sys_position);
 80074da:	4b0f      	ldr	r3, [pc, #60]	; (8007518 <plan_sync_position+0x6c>)
 80074dc:	0018      	movs	r0, r3
 80074de:	f004 fc2d 	bl	800bd3c <system_convert_corexy_to_y_axis_steps>
 80074e2:	0002      	movs	r2, r0
 80074e4:	4b0d      	ldr	r3, [pc, #52]	; (800751c <plan_sync_position+0x70>)
 80074e6:	605a      	str	r2, [r3, #4]
 80074e8:	e009      	b.n	80074fe <plan_sync_position+0x52>
      } else {
        pl.position[idx] = sys_position[idx];
 80074ea:	1dfb      	adds	r3, r7, #7
 80074ec:	781a      	ldrb	r2, [r3, #0]
 80074ee:	1dfb      	adds	r3, r7, #7
 80074f0:	7819      	ldrb	r1, [r3, #0]
 80074f2:	4b09      	ldr	r3, [pc, #36]	; (8007518 <plan_sync_position+0x6c>)
 80074f4:	0089      	lsls	r1, r1, #2
 80074f6:	58c9      	ldr	r1, [r1, r3]
 80074f8:	4b08      	ldr	r3, [pc, #32]	; (800751c <plan_sync_position+0x70>)
 80074fa:	0092      	lsls	r2, r2, #2
 80074fc:	50d1      	str	r1, [r2, r3]
  for (idx=0; idx<N_AXIS; idx++) {
 80074fe:	1dfb      	adds	r3, r7, #7
 8007500:	781a      	ldrb	r2, [r3, #0]
 8007502:	1dfb      	adds	r3, r7, #7
 8007504:	3201      	adds	r2, #1
 8007506:	701a      	strb	r2, [r3, #0]
 8007508:	1dfb      	adds	r3, r7, #7
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	2b02      	cmp	r3, #2
 800750e:	d9d4      	bls.n	80074ba <plan_sync_position+0xe>
      }
    #else
      pl.position[idx] = sys_position[idx];
    #endif
  }
}
 8007510:	46c0      	nop			; (mov r8, r8)
 8007512:	46bd      	mov	sp, r7
 8007514:	b002      	add	sp, #8
 8007516:	bd80      	pop	{r7, pc}
 8007518:	20000b50 	.word	0x20000b50
 800751c:	200003dc 	.word	0x200003dc

08007520 <plan_get_block_buffer_available>:


// Returns the number of available blocks are in the planner buffer.
uint8_t plan_get_block_buffer_available()
{
 8007520:	b580      	push	{r7, lr}
 8007522:	af00      	add	r7, sp, #0
  if (block_buffer_head >= block_buffer_tail) { return((BLOCK_BUFFER_SIZE-1)-(block_buffer_head-block_buffer_tail)); }
 8007524:	4b0c      	ldr	r3, [pc, #48]	; (8007558 <plan_get_block_buffer_available+0x38>)
 8007526:	781a      	ldrb	r2, [r3, #0]
 8007528:	4b0c      	ldr	r3, [pc, #48]	; (800755c <plan_get_block_buffer_available+0x3c>)
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	429a      	cmp	r2, r3
 800752e:	d308      	bcc.n	8007542 <plan_get_block_buffer_available+0x22>
 8007530:	4b0a      	ldr	r3, [pc, #40]	; (800755c <plan_get_block_buffer_available+0x3c>)
 8007532:	781a      	ldrb	r2, [r3, #0]
 8007534:	4b08      	ldr	r3, [pc, #32]	; (8007558 <plan_get_block_buffer_available+0x38>)
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	b2db      	uxtb	r3, r3
 800753c:	330f      	adds	r3, #15
 800753e:	b2db      	uxtb	r3, r3
 8007540:	e007      	b.n	8007552 <plan_get_block_buffer_available+0x32>
  return((block_buffer_tail-block_buffer_head-1));
 8007542:	4b06      	ldr	r3, [pc, #24]	; (800755c <plan_get_block_buffer_available+0x3c>)
 8007544:	781a      	ldrb	r2, [r3, #0]
 8007546:	4b04      	ldr	r3, [pc, #16]	; (8007558 <plan_get_block_buffer_available+0x38>)
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	b2db      	uxtb	r3, r3
 800754e:	3b01      	subs	r3, #1
 8007550:	b2db      	uxtb	r3, r3
}
 8007552:	0018      	movs	r0, r3
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}
 8007558:	200003d9 	.word	0x200003d9
 800755c:	200003d8 	.word	0x200003d8

08007560 <plan_cycle_reinitialize>:


// Re-initialize buffer plan with a partially completed block, assumed to exist at the buffer tail.
// Called after a steppers have come to a complete stop for a feed hold and the cycle is stopped.
void plan_cycle_reinitialize()
{
 8007560:	b580      	push	{r7, lr}
 8007562:	af00      	add	r7, sp, #0
  // Re-plan from a complete stop. Reset planner entry speeds and buffer planned pointer.
  st_update_plan_block_parameters();
 8007564:	f003 f98e 	bl	800a884 <st_update_plan_block_parameters>
  block_buffer_planned = block_buffer_tail;
 8007568:	4b04      	ldr	r3, [pc, #16]	; (800757c <plan_cycle_reinitialize+0x1c>)
 800756a:	781a      	ldrb	r2, [r3, #0]
 800756c:	4b04      	ldr	r3, [pc, #16]	; (8007580 <plan_cycle_reinitialize+0x20>)
 800756e:	701a      	strb	r2, [r3, #0]
  planner_recalculate();
 8007570:	f7ff fa0e 	bl	8006990 <planner_recalculate>
}
 8007574:	46c0      	nop			; (mov r8, r8)
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	46c0      	nop			; (mov r8, r8)
 800757c:	200003d8 	.word	0x200003d8
 8007580:	200003db 	.word	0x200003db

08007584 <printString>:

#include "grbl.h"


void printString(const char *s)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  while (*s)
 800758c:	e006      	b.n	800759c <printString+0x18>
    serial_write(*s++);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	1c5a      	adds	r2, r3, #1
 8007592:	607a      	str	r2, [r7, #4]
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	0018      	movs	r0, r3
 8007598:	f001 fea6 	bl	80092e8 <serial_write>
  while (*s)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d1f4      	bne.n	800758e <printString+0xa>
}
 80075a4:	46c0      	nop			; (mov r8, r8)
 80075a6:	46bd      	mov	sp, r7
 80075a8:	b002      	add	sp, #8
 80075aa:	bd80      	pop	{r7, pc}

080075ac <print_uint8_base10>:
// }


// Prints an uint8 variable in base 10.
void print_uint8_base10(uint8_t n)
{
 80075ac:	b590      	push	{r4, r7, lr}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	0002      	movs	r2, r0
 80075b4:	1dfb      	adds	r3, r7, #7
 80075b6:	701a      	strb	r2, [r3, #0]
  uint8_t digit_a = 0;
 80075b8:	230f      	movs	r3, #15
 80075ba:	18fb      	adds	r3, r7, r3
 80075bc:	2200      	movs	r2, #0
 80075be:	701a      	strb	r2, [r3, #0]
  uint8_t digit_b = 0;
 80075c0:	230e      	movs	r3, #14
 80075c2:	18fb      	adds	r3, r7, r3
 80075c4:	2200      	movs	r2, #0
 80075c6:	701a      	strb	r2, [r3, #0]
  if (n >= 100) { // 100-255
 80075c8:	1dfb      	adds	r3, r7, #7
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	2b63      	cmp	r3, #99	; 0x63
 80075ce:	d914      	bls.n	80075fa <print_uint8_base10+0x4e>
    digit_a = '0' + n % 10;
 80075d0:	1dfb      	adds	r3, r7, #7
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	210a      	movs	r1, #10
 80075d6:	0018      	movs	r0, r3
 80075d8:	f7f8 fe26 	bl	8000228 <__aeabi_uidivmod>
 80075dc:	000b      	movs	r3, r1
 80075de:	b2da      	uxtb	r2, r3
 80075e0:	230f      	movs	r3, #15
 80075e2:	18fb      	adds	r3, r7, r3
 80075e4:	3230      	adds	r2, #48	; 0x30
 80075e6:	701a      	strb	r2, [r3, #0]
    n /= 10;
 80075e8:	1dfc      	adds	r4, r7, #7
 80075ea:	1dfb      	adds	r3, r7, #7
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	210a      	movs	r1, #10
 80075f0:	0018      	movs	r0, r3
 80075f2:	f7f8 fd93 	bl	800011c <__udivsi3>
 80075f6:	0003      	movs	r3, r0
 80075f8:	7023      	strb	r3, [r4, #0]
  }
  if (n >= 10) { // 10-99
 80075fa:	1dfb      	adds	r3, r7, #7
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	2b09      	cmp	r3, #9
 8007600:	d914      	bls.n	800762c <print_uint8_base10+0x80>
    digit_b = '0' + n % 10;
 8007602:	1dfb      	adds	r3, r7, #7
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	210a      	movs	r1, #10
 8007608:	0018      	movs	r0, r3
 800760a:	f7f8 fe0d 	bl	8000228 <__aeabi_uidivmod>
 800760e:	000b      	movs	r3, r1
 8007610:	b2da      	uxtb	r2, r3
 8007612:	230e      	movs	r3, #14
 8007614:	18fb      	adds	r3, r7, r3
 8007616:	3230      	adds	r2, #48	; 0x30
 8007618:	701a      	strb	r2, [r3, #0]
    n /= 10;
 800761a:	1dfc      	adds	r4, r7, #7
 800761c:	1dfb      	adds	r3, r7, #7
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	210a      	movs	r1, #10
 8007622:	0018      	movs	r0, r3
 8007624:	f7f8 fd7a 	bl	800011c <__udivsi3>
 8007628:	0003      	movs	r3, r0
 800762a:	7023      	strb	r3, [r4, #0]
  }
  serial_write('0' + n);
 800762c:	1dfb      	adds	r3, r7, #7
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	3330      	adds	r3, #48	; 0x30
 8007632:	b2db      	uxtb	r3, r3
 8007634:	0018      	movs	r0, r3
 8007636:	f001 fe57 	bl	80092e8 <serial_write>
  if (digit_b) { serial_write(digit_b); }
 800763a:	230e      	movs	r3, #14
 800763c:	18fb      	adds	r3, r7, r3
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d005      	beq.n	8007650 <print_uint8_base10+0xa4>
 8007644:	230e      	movs	r3, #14
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	0018      	movs	r0, r3
 800764c:	f001 fe4c 	bl	80092e8 <serial_write>
  if (digit_a) { serial_write(digit_a); }
 8007650:	230f      	movs	r3, #15
 8007652:	18fb      	adds	r3, r7, r3
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d005      	beq.n	8007666 <print_uint8_base10+0xba>
 800765a:	230f      	movs	r3, #15
 800765c:	18fb      	adds	r3, r7, r3
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	0018      	movs	r0, r3
 8007662:	f001 fe41 	bl	80092e8 <serial_write>
}
 8007666:	46c0      	nop			; (mov r8, r8)
 8007668:	46bd      	mov	sp, r7
 800766a:	b005      	add	sp, #20
 800766c:	bd90      	pop	{r4, r7, pc}
	...

08007670 <printFloat>:
// more digits than a float. Number of decimal places, which are tracked by a counter,
// may be set by the user. The integer is then efficiently converted to a string.
// NOTE: AVR '%' and '/' integer operations are very efficient. Bitshifting speed-up
// techniques are actually just slightly slower. Found this out the hard way.
void printFloat(float n, uint8_t decimal_places)
{
 8007670:	b590      	push	{r4, r7, lr}
 8007672:	b089      	sub	sp, #36	; 0x24
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	000a      	movs	r2, r1
 800767a:	1cfb      	adds	r3, r7, #3
 800767c:	701a      	strb	r2, [r3, #0]
  if (n < 0) {
 800767e:	2100      	movs	r1, #0
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f7f8 fe27 	bl	80002d4 <__aeabi_fcmplt>
 8007686:	1e03      	subs	r3, r0, #0
 8007688:	d007      	beq.n	800769a <printFloat+0x2a>
    serial_write('-');
 800768a:	202d      	movs	r0, #45	; 0x2d
 800768c:	f001 fe2c 	bl	80092e8 <serial_write>
    n = -n;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2280      	movs	r2, #128	; 0x80
 8007694:	0612      	lsls	r2, r2, #24
 8007696:	4053      	eors	r3, r2
 8007698:	607b      	str	r3, [r7, #4]
  }

  uint8_t decimals = decimal_places;
 800769a:	231f      	movs	r3, #31
 800769c:	18fb      	adds	r3, r7, r3
 800769e:	1cfa      	adds	r2, r7, #3
 80076a0:	7812      	ldrb	r2, [r2, #0]
 80076a2:	701a      	strb	r2, [r3, #0]
  while (decimals >= 2) { // Quickly convert values expected to be E0 to E-4.
 80076a4:	e00c      	b.n	80076c0 <printFloat+0x50>
    n *= 100;
 80076a6:	494c      	ldr	r1, [pc, #304]	; (80077d8 <printFloat+0x168>)
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f7f9 f9f3 	bl	8000a94 <__aeabi_fmul>
 80076ae:	1c03      	adds	r3, r0, #0
 80076b0:	607b      	str	r3, [r7, #4]
    decimals -= 2;
 80076b2:	231f      	movs	r3, #31
 80076b4:	18fb      	adds	r3, r7, r3
 80076b6:	221f      	movs	r2, #31
 80076b8:	18ba      	adds	r2, r7, r2
 80076ba:	7812      	ldrb	r2, [r2, #0]
 80076bc:	3a02      	subs	r2, #2
 80076be:	701a      	strb	r2, [r3, #0]
  while (decimals >= 2) { // Quickly convert values expected to be E0 to E-4.
 80076c0:	231f      	movs	r3, #31
 80076c2:	18fb      	adds	r3, r7, r3
 80076c4:	781b      	ldrb	r3, [r3, #0]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d8ed      	bhi.n	80076a6 <printFloat+0x36>
  }
  if (decimals) { n *= 10; }
 80076ca:	231f      	movs	r3, #31
 80076cc:	18fb      	adds	r3, r7, r3
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d005      	beq.n	80076e0 <printFloat+0x70>
 80076d4:	4941      	ldr	r1, [pc, #260]	; (80077dc <printFloat+0x16c>)
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7f9 f9dc 	bl	8000a94 <__aeabi_fmul>
 80076dc:	1c03      	adds	r3, r0, #0
 80076de:	607b      	str	r3, [r7, #4]
  n += 0.5; // Add rounding factor. Ensures carryover through entire value.
 80076e0:	21fc      	movs	r1, #252	; 0xfc
 80076e2:	0589      	lsls	r1, r1, #22
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f7f8 fe53 	bl	8000390 <__aeabi_fadd>
 80076ea:	1c03      	adds	r3, r0, #0
 80076ec:	607b      	str	r3, [r7, #4]

  // Generate digits backwards and store in string.
  unsigned char buf[13];
  uint8_t i = 0;
 80076ee:	231e      	movs	r3, #30
 80076f0:	18fb      	adds	r3, r7, r3
 80076f2:	2200      	movs	r2, #0
 80076f4:	701a      	strb	r2, [r3, #0]
  uint32_t a = (long)n;
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7f9 fca0 	bl	800103c <__aeabi_f2iz>
 80076fc:	0003      	movs	r3, r0
 80076fe:	61bb      	str	r3, [r7, #24]
  while(a > 0) {
 8007700:	e01a      	b.n	8007738 <printFloat+0xc8>
    buf[i++] = (a % 10) + '0'; // Get digit
 8007702:	231e      	movs	r3, #30
 8007704:	18fb      	adds	r3, r7, r3
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	221e      	movs	r2, #30
 800770a:	18ba      	adds	r2, r7, r2
 800770c:	1c59      	adds	r1, r3, #1
 800770e:	7011      	strb	r1, [r2, #0]
 8007710:	001c      	movs	r4, r3
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	210a      	movs	r1, #10
 8007716:	0018      	movs	r0, r3
 8007718:	f7f8 fd86 	bl	8000228 <__aeabi_uidivmod>
 800771c:	000b      	movs	r3, r1
 800771e:	b2db      	uxtb	r3, r3
 8007720:	3330      	adds	r3, #48	; 0x30
 8007722:	b2da      	uxtb	r2, r3
 8007724:	2308      	movs	r3, #8
 8007726:	18fb      	adds	r3, r7, r3
 8007728:	551a      	strb	r2, [r3, r4]
    a /= 10;
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	210a      	movs	r1, #10
 800772e:	0018      	movs	r0, r3
 8007730:	f7f8 fcf4 	bl	800011c <__udivsi3>
 8007734:	0003      	movs	r3, r0
 8007736:	61bb      	str	r3, [r7, #24]
  while(a > 0) {
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1e1      	bne.n	8007702 <printFloat+0x92>
  }
  while (i < decimal_places) {
 800773e:	e00b      	b.n	8007758 <printFloat+0xe8>
     buf[i++] = '0'; // Fill in zeros to decimal point for (n < 1)
 8007740:	231e      	movs	r3, #30
 8007742:	18fb      	adds	r3, r7, r3
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	221e      	movs	r2, #30
 8007748:	18ba      	adds	r2, r7, r2
 800774a:	1c59      	adds	r1, r3, #1
 800774c:	7011      	strb	r1, [r2, #0]
 800774e:	001a      	movs	r2, r3
 8007750:	2308      	movs	r3, #8
 8007752:	18fb      	adds	r3, r7, r3
 8007754:	2130      	movs	r1, #48	; 0x30
 8007756:	5499      	strb	r1, [r3, r2]
  while (i < decimal_places) {
 8007758:	231e      	movs	r3, #30
 800775a:	18fa      	adds	r2, r7, r3
 800775c:	1cfb      	adds	r3, r7, #3
 800775e:	7812      	ldrb	r2, [r2, #0]
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	429a      	cmp	r2, r3
 8007764:	d3ec      	bcc.n	8007740 <printFloat+0xd0>
  }
  if (i == decimal_places) { // Fill in leading zero, if needed.
 8007766:	231e      	movs	r3, #30
 8007768:	18fa      	adds	r2, r7, r3
 800776a:	1cfb      	adds	r3, r7, #3
 800776c:	7812      	ldrb	r2, [r2, #0]
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	429a      	cmp	r2, r3
 8007772:	d127      	bne.n	80077c4 <printFloat+0x154>
    buf[i++] = '0';
 8007774:	231e      	movs	r3, #30
 8007776:	18fb      	adds	r3, r7, r3
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	221e      	movs	r2, #30
 800777c:	18ba      	adds	r2, r7, r2
 800777e:	1c59      	adds	r1, r3, #1
 8007780:	7011      	strb	r1, [r2, #0]
 8007782:	001a      	movs	r2, r3
 8007784:	2308      	movs	r3, #8
 8007786:	18fb      	adds	r3, r7, r3
 8007788:	2130      	movs	r1, #48	; 0x30
 800778a:	5499      	strb	r1, [r3, r2]
  }

  // Print the generated string.
  for (; i > 0; i--) {
 800778c:	e01a      	b.n	80077c4 <printFloat+0x154>
    if (i == decimal_places) { serial_write('.'); } // Insert decimal point in right place.
 800778e:	231e      	movs	r3, #30
 8007790:	18fa      	adds	r2, r7, r3
 8007792:	1cfb      	adds	r3, r7, #3
 8007794:	7812      	ldrb	r2, [r2, #0]
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	429a      	cmp	r2, r3
 800779a:	d102      	bne.n	80077a2 <printFloat+0x132>
 800779c:	202e      	movs	r0, #46	; 0x2e
 800779e:	f001 fda3 	bl	80092e8 <serial_write>
    serial_write(buf[i-1]);
 80077a2:	231e      	movs	r3, #30
 80077a4:	18fb      	adds	r3, r7, r3
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	3b01      	subs	r3, #1
 80077aa:	2208      	movs	r2, #8
 80077ac:	18ba      	adds	r2, r7, r2
 80077ae:	5cd3      	ldrb	r3, [r2, r3]
 80077b0:	0018      	movs	r0, r3
 80077b2:	f001 fd99 	bl	80092e8 <serial_write>
  for (; i > 0; i--) {
 80077b6:	231e      	movs	r3, #30
 80077b8:	18fb      	adds	r3, r7, r3
 80077ba:	781a      	ldrb	r2, [r3, #0]
 80077bc:	231e      	movs	r3, #30
 80077be:	18fb      	adds	r3, r7, r3
 80077c0:	3a01      	subs	r2, #1
 80077c2:	701a      	strb	r2, [r3, #0]
 80077c4:	231e      	movs	r3, #30
 80077c6:	18fb      	adds	r3, r7, r3
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1df      	bne.n	800778e <printFloat+0x11e>
  }
}
 80077ce:	46c0      	nop			; (mov r8, r8)
 80077d0:	46bd      	mov	sp, r7
 80077d2:	b009      	add	sp, #36	; 0x24
 80077d4:	bd90      	pop	{r4, r7, pc}
 80077d6:	46c0      	nop			; (mov r8, r8)
 80077d8:	42c80000 	.word	0x42c80000
 80077dc:	41200000 	.word	0x41200000

080077e0 <printFloat_CoordValue>:

// Floating value printing handlers for special variables types used in Grbl and are defined
// in the config.h.
//  - CoordValue: Handles all position or coordinate values in inches or mm reporting.
//  - RateValue: Handles feed rate and current velocity in inches or mm reporting.
void printFloat_CoordValue(float n) {
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  if (bit_istrue(settings.flags,BITFLAG_REPORT_INCHES)) {
 80077e8:	4b0c      	ldr	r3, [pc, #48]	; (800781c <printFloat_CoordValue+0x3c>)
 80077ea:	2248      	movs	r2, #72	; 0x48
 80077ec:	5c9b      	ldrb	r3, [r3, r2]
 80077ee:	001a      	movs	r2, r3
 80077f0:	2301      	movs	r3, #1
 80077f2:	4013      	ands	r3, r2
 80077f4:	d009      	beq.n	800780a <printFloat_CoordValue+0x2a>
    printFloat(n*INCH_PER_MM,N_DECIMAL_COORDVALUE_INCH);
 80077f6:	490a      	ldr	r1, [pc, #40]	; (8007820 <printFloat_CoordValue+0x40>)
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7f9 f94b 	bl	8000a94 <__aeabi_fmul>
 80077fe:	1c03      	adds	r3, r0, #0
 8007800:	2104      	movs	r1, #4
 8007802:	1c18      	adds	r0, r3, #0
 8007804:	f7ff ff34 	bl	8007670 <printFloat>
  } else {
    printFloat(n,N_DECIMAL_COORDVALUE_MM);
  }
}
 8007808:	e004      	b.n	8007814 <printFloat_CoordValue+0x34>
    printFloat(n,N_DECIMAL_COORDVALUE_MM);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2103      	movs	r1, #3
 800780e:	1c18      	adds	r0, r3, #0
 8007810:	f7ff ff2e 	bl	8007670 <printFloat>
}
 8007814:	46c0      	nop			; (mov r8, r8)
 8007816:	46bd      	mov	sp, r7
 8007818:	b002      	add	sp, #8
 800781a:	bd80      	pop	{r7, pc}
 800781c:	20000acc 	.word	0x20000acc
 8007820:	3d21428b 	.word	0x3d21428b

08007824 <printFloat_RateValue>:

void printFloat_RateValue(float n) {
 8007824:	b580      	push	{r7, lr}
 8007826:	b082      	sub	sp, #8
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  if (bit_istrue(settings.flags,BITFLAG_REPORT_INCHES)) {
 800782c:	4b0c      	ldr	r3, [pc, #48]	; (8007860 <printFloat_RateValue+0x3c>)
 800782e:	2248      	movs	r2, #72	; 0x48
 8007830:	5c9b      	ldrb	r3, [r3, r2]
 8007832:	001a      	movs	r2, r3
 8007834:	2301      	movs	r3, #1
 8007836:	4013      	ands	r3, r2
 8007838:	d009      	beq.n	800784e <printFloat_RateValue+0x2a>
    printFloat(n*INCH_PER_MM,N_DECIMAL_RATEVALUE_INCH);
 800783a:	490a      	ldr	r1, [pc, #40]	; (8007864 <printFloat_RateValue+0x40>)
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f7f9 f929 	bl	8000a94 <__aeabi_fmul>
 8007842:	1c03      	adds	r3, r0, #0
 8007844:	2101      	movs	r1, #1
 8007846:	1c18      	adds	r0, r3, #0
 8007848:	f7ff ff12 	bl	8007670 <printFloat>
  } else {
    printFloat(n,N_DECIMAL_RATEVALUE_MM);
  }
}
 800784c:	e004      	b.n	8007858 <printFloat_RateValue+0x34>
    printFloat(n,N_DECIMAL_RATEVALUE_MM);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2100      	movs	r1, #0
 8007852:	1c18      	adds	r0, r3, #0
 8007854:	f7ff ff0c 	bl	8007670 <printFloat>
}
 8007858:	46c0      	nop			; (mov r8, r8)
 800785a:	46bd      	mov	sp, r7
 800785c:	b002      	add	sp, #8
 800785e:	bd80      	pop	{r7, pc}
 8007860:	20000acc 	.word	0x20000acc
 8007864:	3d21428b 	.word	0x3d21428b

08007868 <probe_init>:
uint8_t probe_invert_mask;


// Probe pin initialization routine.
void probe_init()
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
	GPIO_InitStructure.GPIO_Pin = PROBE_MASK;
	GPIO_Init(PROBE_PORT, &GPIO_InitStructure);
#endif
#ifdef STM32F0DISCOVERY
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_PROBE_PORT, ENABLE);
 800786e:	2380      	movs	r3, #128	; 0x80
 8007870:	029b      	lsls	r3, r3, #10
 8007872:	2101      	movs	r1, #1
 8007874:	0018      	movs	r0, r3
 8007876:	f7fb fbe5 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800787a:	003b      	movs	r3, r7
 800787c:	2203      	movs	r2, #3
 800787e:	715a      	strb	r2, [r3, #5]
#ifdef DISABLE_PROBE_PIN_PULL_UP
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
#else
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8007880:	003b      	movs	r3, r7
 8007882:	2200      	movs	r2, #0
 8007884:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8007886:	003b      	movs	r3, r7
 8007888:	2201      	movs	r2, #1
 800788a:	71da      	strb	r2, [r3, #7]
#endif
	GPIO_InitStructure.GPIO_Pin = PROBE_MASK;
 800788c:	003b      	movs	r3, r7
 800788e:	2280      	movs	r2, #128	; 0x80
 8007890:	0212      	lsls	r2, r2, #8
 8007892:	601a      	str	r2, [r3, #0]
	GPIO_Init(PROBE_PORT, &GPIO_InitStructure);
 8007894:	003a      	movs	r2, r7
 8007896:	2390      	movs	r3, #144	; 0x90
 8007898:	05db      	lsls	r3, r3, #23
 800789a:	0011      	movs	r1, r2
 800789c:	0018      	movs	r0, r3
 800789e:	f7fb f8a9 	bl	80029f4 <GPIO_Init>
#endif
  probe_configure_invert_mask(false); // Initialize invert mask.
 80078a2:	2000      	movs	r0, #0
 80078a4:	f000 f804 	bl	80078b0 <probe_configure_invert_mask>
}
 80078a8:	46c0      	nop			; (mov r8, r8)
 80078aa:	46bd      	mov	sp, r7
 80078ac:	b002      	add	sp, #8
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <probe_configure_invert_mask>:

// Called by probe_init() and the mc_probe() routines. Sets up the probe pin invert mask to
// appropriately set the pin logic according to setting for normal-high/normal-low operation
// and the probing cycle modes for toward-workpiece/away-from-workpiece.
void probe_configure_invert_mask(uint8_t is_probe_away)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	0002      	movs	r2, r0
 80078b8:	1dfb      	adds	r3, r7, #7
 80078ba:	701a      	strb	r2, [r3, #0]
  probe_invert_mask = 0; // Initialize as zero.
 80078bc:	4b0c      	ldr	r3, [pc, #48]	; (80078f0 <probe_configure_invert_mask+0x40>)
 80078be:	2200      	movs	r2, #0
 80078c0:	701a      	strb	r2, [r3, #0]
  if (bit_isfalse(settings.flags,BITFLAG_INVERT_PROBE_PIN)) { probe_invert_mask ^= PROBE_MASK; }
 80078c2:	4b0c      	ldr	r3, [pc, #48]	; (80078f4 <probe_configure_invert_mask+0x44>)
 80078c4:	2248      	movs	r2, #72	; 0x48
 80078c6:	5c9b      	ldrb	r3, [r3, r2]
 80078c8:	b25b      	sxtb	r3, r3
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	db03      	blt.n	80078d6 <probe_configure_invert_mask+0x26>
 80078ce:	4b08      	ldr	r3, [pc, #32]	; (80078f0 <probe_configure_invert_mask+0x40>)
 80078d0:	781a      	ldrb	r2, [r3, #0]
 80078d2:	4b07      	ldr	r3, [pc, #28]	; (80078f0 <probe_configure_invert_mask+0x40>)
 80078d4:	701a      	strb	r2, [r3, #0]
  if (is_probe_away) { probe_invert_mask ^= PROBE_MASK; }
 80078d6:	1dfb      	adds	r3, r7, #7
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <probe_configure_invert_mask+0x36>
 80078de:	4b04      	ldr	r3, [pc, #16]	; (80078f0 <probe_configure_invert_mask+0x40>)
 80078e0:	781a      	ldrb	r2, [r3, #0]
 80078e2:	4b03      	ldr	r3, [pc, #12]	; (80078f0 <probe_configure_invert_mask+0x40>)
 80078e4:	701a      	strb	r2, [r3, #0]
}
 80078e6:	46c0      	nop			; (mov r8, r8)
 80078e8:	46bd      	mov	sp, r7
 80078ea:	b002      	add	sp, #8
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	46c0      	nop			; (mov r8, r8)
 80078f0:	200009e0 	.word	0x200009e0
 80078f4:	20000acc 	.word	0x20000acc

080078f8 <probe_get_state>:


// Returns the probe pin state. Triggered = true. Called by gcode parser and probe state monitor.
uint8_t probe_get_state() 
{ 
 80078f8:	b580      	push	{r7, lr}
 80078fa:	af00      	add	r7, sp, #0
#endif
#ifdef STM32F103C8
	return ((GPIO_ReadInputData(PROBE_PORT) & PROBE_MASK) ^ probe_invert_mask) != 0;
#endif
#ifdef STM32F0DISCOVERY
	return ((GPIO_ReadInputData(PROBE_PORT) & PROBE_MASK) ^ probe_invert_mask) != 0;
 80078fc:	2390      	movs	r3, #144	; 0x90
 80078fe:	05db      	lsls	r3, r3, #23
 8007900:	0018      	movs	r0, r3
 8007902:	f7fb f90a 	bl	8002b1a <GPIO_ReadInputData>
 8007906:	0003      	movs	r3, r0
 8007908:	001a      	movs	r2, r3
 800790a:	2380      	movs	r3, #128	; 0x80
 800790c:	021b      	lsls	r3, r3, #8
 800790e:	4013      	ands	r3, r2
 8007910:	4a04      	ldr	r2, [pc, #16]	; (8007924 <probe_get_state+0x2c>)
 8007912:	7812      	ldrb	r2, [r2, #0]
 8007914:	1a9b      	subs	r3, r3, r2
 8007916:	1e5a      	subs	r2, r3, #1
 8007918:	4193      	sbcs	r3, r2
 800791a:	b2db      	uxtb	r3, r3
#endif
}
 800791c:	0018      	movs	r0, r3
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	46c0      	nop			; (mov r8, r8)
 8007924:	200009e0 	.word	0x200009e0

08007928 <probe_state_monitor>:

// Monitors probe pin state and records the system position when detected. Called by the
// stepper ISR per ISR tick.
// NOTE: This function must be extremely efficient as to not bog down the stepper ISR.
void probe_state_monitor()
{
 8007928:	b5b0      	push	{r4, r5, r7, lr}
 800792a:	af00      	add	r7, sp, #0
  if (probe_get_state()) {
 800792c:	f7ff ffe4 	bl	80078f8 <probe_get_state>
 8007930:	1e03      	subs	r3, r0, #0
 8007932:	d00e      	beq.n	8007952 <probe_state_monitor+0x2a>
    sys_probe_state = PROBE_OFF;
 8007934:	4b08      	ldr	r3, [pc, #32]	; (8007958 <probe_state_monitor+0x30>)
 8007936:	2200      	movs	r2, #0
 8007938:	701a      	strb	r2, [r3, #0]
    memcpy(sys_probe_position, sys_position, sizeof(sys_position));
 800793a:	4b08      	ldr	r3, [pc, #32]	; (800795c <probe_state_monitor+0x34>)
 800793c:	4a08      	ldr	r2, [pc, #32]	; (8007960 <probe_state_monitor+0x38>)
 800793e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007940:	c313      	stmia	r3!, {r0, r1, r4}
    bit_true(sys_rt_exec_state, EXEC_MOTION_CANCEL);
 8007942:	4b08      	ldr	r3, [pc, #32]	; (8007964 <probe_state_monitor+0x3c>)
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2240      	movs	r2, #64	; 0x40
 800794a:	4313      	orrs	r3, r2
 800794c:	b2da      	uxtb	r2, r3
 800794e:	4b05      	ldr	r3, [pc, #20]	; (8007964 <probe_state_monitor+0x3c>)
 8007950:	701a      	strb	r2, [r3, #0]
  }
}
 8007952:	46c0      	nop			; (mov r8, r8)
 8007954:	46bd      	mov	sp, r7
 8007956:	bdb0      	pop	{r4, r5, r7, pc}
 8007958:	20000b42 	.word	0x20000b42
 800795c:	20000b44 	.word	0x20000b44
 8007960:	20000b50 	.word	0x20000b50
 8007964:	20000b41 	.word	0x20000b41

08007968 <protocol_main_loop>:

/*
  GRBL PRIMARY LOOP:
*/
void protocol_main_loop()
{
 8007968:	b590      	push	{r4, r7, lr}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
  // Perform some machine checks to make sure everything is good to go.
  #ifdef CHECK_LIMITS_AT_INIT
    if (bit_istrue(settings.flags, BITFLAG_HARD_LIMIT_ENABLE)) {
 800796e:	4b91      	ldr	r3, [pc, #580]	; (8007bb4 <protocol_main_loop+0x24c>)
 8007970:	2248      	movs	r2, #72	; 0x48
 8007972:	5c9b      	ldrb	r3, [r3, r2]
 8007974:	001a      	movs	r2, r3
 8007976:	2308      	movs	r3, #8
 8007978:	4013      	ands	r3, r2
 800797a:	d009      	beq.n	8007990 <protocol_main_loop+0x28>
      if (limits_get_state()) {
 800797c:	f7fd fe38 	bl	80055f0 <limits_get_state>
 8007980:	1e03      	subs	r3, r0, #0
 8007982:	d005      	beq.n	8007990 <protocol_main_loop+0x28>
        sys.state = STATE_ALARM; // Ensure alarm state is active.
 8007984:	4b8c      	ldr	r3, [pc, #560]	; (8007bb8 <protocol_main_loop+0x250>)
 8007986:	2201      	movs	r2, #1
 8007988:	701a      	strb	r2, [r3, #0]
        report_feedback_message(MESSAGE_CHECK_LIMITS);
 800798a:	2007      	movs	r0, #7
 800798c:	f000 fe88 	bl	80086a0 <report_feedback_message>
    }
  #endif
  // Check for and report alarm state after a reset, error, or an initial power up.
  // NOTE: Sleep mode disables the stepper drivers and position can't be guaranteed.
  // Re-initialize the sleep state as an ALARM mode to ensure user homes or acknowledges.
  if (sys.state & (STATE_ALARM | STATE_SLEEP)) {
 8007990:	4b89      	ldr	r3, [pc, #548]	; (8007bb8 <protocol_main_loop+0x250>)
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	001a      	movs	r2, r3
 8007996:	2381      	movs	r3, #129	; 0x81
 8007998:	4013      	ands	r3, r2
 800799a:	d006      	beq.n	80079aa <protocol_main_loop+0x42>
    report_feedback_message(MESSAGE_ALARM_LOCK);
 800799c:	2002      	movs	r0, #2
 800799e:	f000 fe7f 	bl	80086a0 <report_feedback_message>
    sys.state = STATE_ALARM; // Ensure alarm state is set.
 80079a2:	4b85      	ldr	r3, [pc, #532]	; (8007bb8 <protocol_main_loop+0x250>)
 80079a4:	2201      	movs	r2, #1
 80079a6:	701a      	strb	r2, [r3, #0]
 80079a8:	e014      	b.n	80079d4 <protocol_main_loop+0x6c>
  } else {
    // Check if the safety door is open.
    sys.state = STATE_IDLE;
 80079aa:	4b83      	ldr	r3, [pc, #524]	; (8007bb8 <protocol_main_loop+0x250>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	701a      	strb	r2, [r3, #0]
    if (system_check_safety_door_ajar()) {
 80079b0:	f003 fe78 	bl	800b6a4 <system_check_safety_door_ajar>
 80079b4:	1e03      	subs	r3, r0, #0
 80079b6:	d009      	beq.n	80079cc <protocol_main_loop+0x64>
      bit_true(sys_rt_exec_state, EXEC_SAFETY_DOOR);
 80079b8:	4b80      	ldr	r3, [pc, #512]	; (8007bbc <protocol_main_loop+0x254>)
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2220      	movs	r2, #32
 80079c0:	4313      	orrs	r3, r2
 80079c2:	b2da      	uxtb	r2, r3
 80079c4:	4b7d      	ldr	r3, [pc, #500]	; (8007bbc <protocol_main_loop+0x254>)
 80079c6:	701a      	strb	r2, [r3, #0]
      protocol_execute_realtime(); // Enter safety door mode. Should return as IDLE state.
 80079c8:	f000 f920 	bl	8007c0c <protocol_execute_realtime>
    }
    // All systems go!
    system_execute_startup(line); // Execute startup script.
 80079cc:	4b7c      	ldr	r3, [pc, #496]	; (8007bc0 <protocol_main_loop+0x258>)
 80079ce:	0018      	movs	r0, r3
 80079d0:	f003 fe6e 	bl	800b6b0 <system_execute_startup>
  // ---------------------------------------------------------------------------------
  // Primary loop! Upon a system abort, this exits back to main() to reset the system.
  // This is also where Grbl idles while waiting for something to do.
  // ---------------------------------------------------------------------------------

  uint8_t line_flags = 0;
 80079d4:	1dfb      	adds	r3, r7, #7
 80079d6:	2200      	movs	r2, #0
 80079d8:	701a      	strb	r2, [r3, #0]
  uint8_t char_counter = 0;
 80079da:	1dbb      	adds	r3, r7, #6
 80079dc:	2200      	movs	r2, #0
 80079de:	701a      	strb	r2, [r3, #0]
  uint8_t c;
  for (;;) {

    // Process one line of incoming serial data, as the data becomes available. Performs an
    // initial filtering by removing spaces and comments and capitalizing all letters.
    while((c = serial_read()) != SERIAL_NO_DATA) {
 80079e0:	e0ce      	b.n	8007b80 <protocol_main_loop+0x218>
      if ((c == '\n') || (c == '\r')) { // End of line reached
 80079e2:	1d7b      	adds	r3, r7, #5
 80079e4:	781b      	ldrb	r3, [r3, #0]
 80079e6:	2b0a      	cmp	r3, #10
 80079e8:	d003      	beq.n	80079f2 <protocol_main_loop+0x8a>
 80079ea:	1d7b      	adds	r3, r7, #5
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	2b0d      	cmp	r3, #13
 80079f0:	d142      	bne.n	8007a78 <protocol_main_loop+0x110>

        protocol_execute_realtime(); // Runtime command check point.
 80079f2:	f000 f90b 	bl	8007c0c <protocol_execute_realtime>
        if (sys.abort) { return; } // Bail to calling function upon system abort
 80079f6:	4b70      	ldr	r3, [pc, #448]	; (8007bb8 <protocol_main_loop+0x250>)
 80079f8:	785b      	ldrb	r3, [r3, #1]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d000      	beq.n	8007a00 <protocol_main_loop+0x98>
 80079fe:	e0d2      	b.n	8007ba6 <protocol_main_loop+0x23e>

        line[char_counter] = 0; // Set string termination character.
 8007a00:	1dbb      	adds	r3, r7, #6
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	4a6e      	ldr	r2, [pc, #440]	; (8007bc0 <protocol_main_loop+0x258>)
 8007a06:	2100      	movs	r1, #0
 8007a08:	54d1      	strb	r1, [r2, r3]
				#ifdef REPORT_ECHO_LINE_RECEIVED
          report_echo_line_received(line);
        #endif

        // Direct and execute one line of formatted input, and report status of execution.
        if (line_flags & LINE_FLAG_OVERFLOW) {
 8007a0a:	1dfb      	adds	r3, r7, #7
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	4013      	ands	r3, r2
 8007a12:	d003      	beq.n	8007a1c <protocol_main_loop+0xb4>
          // Report line overflow error.
          report_status_message(STATUS_OVERFLOW);
 8007a14:	200b      	movs	r0, #11
 8007a16:	f000 fe05 	bl	8008624 <report_status_message>
 8007a1a:	e026      	b.n	8007a6a <protocol_main_loop+0x102>
        } else if (line[0] == 0) {
 8007a1c:	4b68      	ldr	r3, [pc, #416]	; (8007bc0 <protocol_main_loop+0x258>)
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d103      	bne.n	8007a2c <protocol_main_loop+0xc4>
          // Empty or comment line. For syncing purposes.
          report_status_message(STATUS_OK);
 8007a24:	2000      	movs	r0, #0
 8007a26:	f000 fdfd 	bl	8008624 <report_status_message>
 8007a2a:	e01e      	b.n	8007a6a <protocol_main_loop+0x102>
        } else if (line[0] == '$') {
 8007a2c:	4b64      	ldr	r3, [pc, #400]	; (8007bc0 <protocol_main_loop+0x258>)
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	2b24      	cmp	r3, #36	; 0x24
 8007a32:	d108      	bne.n	8007a46 <protocol_main_loop+0xde>
          // Grbl '$' system command
          report_status_message(system_execute_line(line));
 8007a34:	4b62      	ldr	r3, [pc, #392]	; (8007bc0 <protocol_main_loop+0x258>)
 8007a36:	0018      	movs	r0, r3
 8007a38:	f003 fe7a 	bl	800b730 <system_execute_line>
 8007a3c:	0003      	movs	r3, r0
 8007a3e:	0018      	movs	r0, r3
 8007a40:	f000 fdf0 	bl	8008624 <report_status_message>
 8007a44:	e011      	b.n	8007a6a <protocol_main_loop+0x102>
        } else if (sys.state & (STATE_ALARM | STATE_JOG)) {
 8007a46:	4b5c      	ldr	r3, [pc, #368]	; (8007bb8 <protocol_main_loop+0x250>)
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	001a      	movs	r2, r3
 8007a4c:	2321      	movs	r3, #33	; 0x21
 8007a4e:	4013      	ands	r3, r2
 8007a50:	d003      	beq.n	8007a5a <protocol_main_loop+0xf2>
          // Everything else is gcode. Block if in alarm or jog mode.
          report_status_message(STATUS_SYSTEM_GC_LOCK);
 8007a52:	2009      	movs	r0, #9
 8007a54:	f000 fde6 	bl	8008624 <report_status_message>
 8007a58:	e007      	b.n	8007a6a <protocol_main_loop+0x102>
        } else {
          // Parse and execute g-code block.
          report_status_message(gc_execute_line(line));
 8007a5a:	4b59      	ldr	r3, [pc, #356]	; (8007bc0 <protocol_main_loop+0x258>)
 8007a5c:	0018      	movs	r0, r3
 8007a5e:	f7fb ffbf 	bl	80039e0 <gc_execute_line>
 8007a62:	0003      	movs	r3, r0
 8007a64:	0018      	movs	r0, r3
 8007a66:	f000 fddd 	bl	8008624 <report_status_message>
        }

        // Reset tracking data for next line.
        line_flags = 0;
 8007a6a:	1dfb      	adds	r3, r7, #7
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	701a      	strb	r2, [r3, #0]
        char_counter = 0;
 8007a70:	1dbb      	adds	r3, r7, #6
 8007a72:	2200      	movs	r2, #0
 8007a74:	701a      	strb	r2, [r3, #0]
 8007a76:	e083      	b.n	8007b80 <protocol_main_loop+0x218>

      } else {

        if (line_flags) {
 8007a78:	1dfb      	adds	r3, r7, #7
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d013      	beq.n	8007aa8 <protocol_main_loop+0x140>
          // Throw away all (except EOL) comment characters and overflow characters.
          if (c == ')') {
 8007a80:	1d7b      	adds	r3, r7, #5
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	2b29      	cmp	r3, #41	; 0x29
 8007a86:	d10a      	bne.n	8007a9e <protocol_main_loop+0x136>
            // End of '()' comment. Resume line allowed.
            if (line_flags & LINE_FLAG_COMMENT_PARENTHESES) { line_flags &= ~(LINE_FLAG_COMMENT_PARENTHESES); }
 8007a88:	1dfb      	adds	r3, r7, #7
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	2202      	movs	r2, #2
 8007a8e:	4013      	ands	r3, r2
 8007a90:	d005      	beq.n	8007a9e <protocol_main_loop+0x136>
 8007a92:	1dfb      	adds	r3, r7, #7
 8007a94:	1dfa      	adds	r2, r7, #7
 8007a96:	7812      	ldrb	r2, [r2, #0]
 8007a98:	2102      	movs	r1, #2
 8007a9a:	438a      	bics	r2, r1
 8007a9c:	701a      	strb	r2, [r3, #0]
 8007a9e:	1dbb      	adds	r3, r7, #6
 8007aa0:	1dba      	adds	r2, r7, #6
 8007aa2:	7812      	ldrb	r2, [r2, #0]
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	e06b      	b.n	8007b80 <protocol_main_loop+0x218>
 8007aa8:	1dfb      	adds	r3, r7, #7
 8007aaa:	1dfa      	adds	r2, r7, #7
 8007aac:	7812      	ldrb	r2, [r2, #0]
 8007aae:	701a      	strb	r2, [r3, #0]
 8007ab0:	1dbb      	adds	r3, r7, #6
 8007ab2:	1dba      	adds	r2, r7, #6
 8007ab4:	7812      	ldrb	r2, [r2, #0]
 8007ab6:	701a      	strb	r2, [r3, #0]
          }
        } else {
          if (c <= ' ') {
 8007ab8:	1d7b      	adds	r3, r7, #5
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	2b20      	cmp	r3, #32
 8007abe:	d95f      	bls.n	8007b80 <protocol_main_loop+0x218>
 8007ac0:	1dfb      	adds	r3, r7, #7
 8007ac2:	1dfa      	adds	r2, r7, #7
 8007ac4:	7812      	ldrb	r2, [r2, #0]
 8007ac6:	701a      	strb	r2, [r3, #0]
 8007ac8:	1dbb      	adds	r3, r7, #6
 8007aca:	1dba      	adds	r2, r7, #6
 8007acc:	7812      	ldrb	r2, [r2, #0]
 8007ace:	701a      	strb	r2, [r3, #0]
            // Throw away whitepace and control characters
          } else if (c == '/') {
 8007ad0:	1d7b      	adds	r3, r7, #5
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	2b2f      	cmp	r3, #47	; 0x2f
 8007ad6:	d053      	beq.n	8007b80 <protocol_main_loop+0x218>
            // Block delete NOT SUPPORTED. Ignore character.
            // NOTE: If supported, would simply need to check the system if block delete is enabled.
          } else if (c == '(') {
 8007ad8:	1d7b      	adds	r3, r7, #5
 8007ada:	781b      	ldrb	r3, [r3, #0]
 8007adc:	2b28      	cmp	r3, #40	; 0x28
 8007ade:	d10a      	bne.n	8007af6 <protocol_main_loop+0x18e>
            // Enable comments flag and ignore all characters until ')' or EOL.
            // NOTE: This doesn't follow the NIST definition exactly, but is good enough for now.
            // In the future, we could simply remove the items within the comments, but retain the
            // comment control characters, so that the g-code parser can error-check it.
            line_flags |= LINE_FLAG_COMMENT_PARENTHESES;
 8007ae0:	1dfb      	adds	r3, r7, #7
 8007ae2:	1dfa      	adds	r2, r7, #7
 8007ae4:	7812      	ldrb	r2, [r2, #0]
 8007ae6:	2102      	movs	r1, #2
 8007ae8:	430a      	orrs	r2, r1
 8007aea:	701a      	strb	r2, [r3, #0]
 8007aec:	1dbb      	adds	r3, r7, #6
 8007aee:	1dba      	adds	r2, r7, #6
 8007af0:	7812      	ldrb	r2, [r2, #0]
 8007af2:	701a      	strb	r2, [r3, #0]
 8007af4:	e044      	b.n	8007b80 <protocol_main_loop+0x218>
          } else if (c == ';') {
 8007af6:	1d7b      	adds	r3, r7, #5
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	2b3b      	cmp	r3, #59	; 0x3b
 8007afc:	d10a      	bne.n	8007b14 <protocol_main_loop+0x1ac>
            // NOTE: ';' comment to EOL is a LinuxCNC definition. Not NIST.
            line_flags |= LINE_FLAG_COMMENT_SEMICOLON;
 8007afe:	1dfb      	adds	r3, r7, #7
 8007b00:	1dfa      	adds	r2, r7, #7
 8007b02:	7812      	ldrb	r2, [r2, #0]
 8007b04:	2104      	movs	r1, #4
 8007b06:	430a      	orrs	r2, r1
 8007b08:	701a      	strb	r2, [r3, #0]
 8007b0a:	1dbb      	adds	r3, r7, #6
 8007b0c:	1dba      	adds	r2, r7, #6
 8007b0e:	7812      	ldrb	r2, [r2, #0]
 8007b10:	701a      	strb	r2, [r3, #0]
 8007b12:	e035      	b.n	8007b80 <protocol_main_loop+0x218>
            // Program start-end percent sign NOT SUPPORTED.
            // NOTE: This maybe installed to tell Grbl when a program is running vs manual input,
            // where, during a program, the system auto-cycle start will continue to execute
            // everything until the next '%' sign. This will help fix resuming issues with certain
            // functions that empty the planner buffer to execute its task on-time.
          } else if (char_counter >= (LINE_BUFFER_SIZE-1)) {
 8007b14:	1dbb      	adds	r3, r7, #6
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	2b4e      	cmp	r3, #78	; 0x4e
 8007b1a:	d90a      	bls.n	8007b32 <protocol_main_loop+0x1ca>
            // Detect line buffer overflow and set flag.
            line_flags |= LINE_FLAG_OVERFLOW;
 8007b1c:	1dfb      	adds	r3, r7, #7
 8007b1e:	1dfa      	adds	r2, r7, #7
 8007b20:	7812      	ldrb	r2, [r2, #0]
 8007b22:	2101      	movs	r1, #1
 8007b24:	430a      	orrs	r2, r1
 8007b26:	701a      	strb	r2, [r3, #0]
 8007b28:	1dbb      	adds	r3, r7, #6
 8007b2a:	1dba      	adds	r2, r7, #6
 8007b2c:	7812      	ldrb	r2, [r2, #0]
 8007b2e:	701a      	strb	r2, [r3, #0]
 8007b30:	e026      	b.n	8007b80 <protocol_main_loop+0x218>
          } else if (c >= 'a' && c <= 'z') { // Upcase lowercase
 8007b32:	1d7b      	adds	r3, r7, #5
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	2b60      	cmp	r3, #96	; 0x60
 8007b38:	d914      	bls.n	8007b64 <protocol_main_loop+0x1fc>
 8007b3a:	1d7b      	adds	r3, r7, #5
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	2b7a      	cmp	r3, #122	; 0x7a
 8007b40:	d810      	bhi.n	8007b64 <protocol_main_loop+0x1fc>
            line[char_counter++] = c-'a'+'A';
 8007b42:	1dbb      	adds	r3, r7, #6
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	1dba      	adds	r2, r7, #6
 8007b48:	1c59      	adds	r1, r3, #1
 8007b4a:	7011      	strb	r1, [r2, #0]
 8007b4c:	001a      	movs	r2, r3
 8007b4e:	1d7b      	adds	r3, r7, #5
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	3b20      	subs	r3, #32
 8007b54:	b2d9      	uxtb	r1, r3
 8007b56:	4b1a      	ldr	r3, [pc, #104]	; (8007bc0 <protocol_main_loop+0x258>)
 8007b58:	5499      	strb	r1, [r3, r2]
 8007b5a:	1dfb      	adds	r3, r7, #7
 8007b5c:	1dfa      	adds	r2, r7, #7
 8007b5e:	7812      	ldrb	r2, [r2, #0]
 8007b60:	701a      	strb	r2, [r3, #0]
 8007b62:	e00d      	b.n	8007b80 <protocol_main_loop+0x218>
          } else {
            line[char_counter++] = c;
 8007b64:	1dbb      	adds	r3, r7, #6
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	1dba      	adds	r2, r7, #6
 8007b6a:	1c59      	adds	r1, r3, #1
 8007b6c:	7011      	strb	r1, [r2, #0]
 8007b6e:	0019      	movs	r1, r3
 8007b70:	4b13      	ldr	r3, [pc, #76]	; (8007bc0 <protocol_main_loop+0x258>)
 8007b72:	1d7a      	adds	r2, r7, #5
 8007b74:	7812      	ldrb	r2, [r2, #0]
 8007b76:	545a      	strb	r2, [r3, r1]
 8007b78:	1dfb      	adds	r3, r7, #7
 8007b7a:	1dfa      	adds	r2, r7, #7
 8007b7c:	7812      	ldrb	r2, [r2, #0]
 8007b7e:	701a      	strb	r2, [r3, #0]
    while((c = serial_read()) != SERIAL_NO_DATA) {
 8007b80:	1d7c      	adds	r4, r7, #5
 8007b82:	f001 fbd3 	bl	800932c <serial_read>
 8007b86:	0003      	movs	r3, r0
 8007b88:	7023      	strb	r3, [r4, #0]
 8007b8a:	1d7b      	adds	r3, r7, #5
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	2bff      	cmp	r3, #255	; 0xff
 8007b90:	d000      	beq.n	8007b94 <protocol_main_loop+0x22c>
 8007b92:	e726      	b.n	80079e2 <protocol_main_loop+0x7a>
    }

    // If there are no more characters in the serial read buffer to be processed and executed,
    // this indicates that g-code streaming has either filled the planner buffer or has
    // completed. In either case, auto-cycle start, if enabled, any queued moves.
    protocol_auto_cycle_start();
 8007b94:	f000 f82e 	bl	8007bf4 <protocol_auto_cycle_start>

    protocol_execute_realtime();  // Runtime command check point.
 8007b98:	f000 f838 	bl	8007c0c <protocol_execute_realtime>
    if (sys.abort) { return; } // Bail to main() program loop to reset system.
 8007b9c:	4b06      	ldr	r3, [pc, #24]	; (8007bb8 <protocol_main_loop+0x250>)
 8007b9e:	785b      	ldrb	r3, [r3, #1]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d102      	bne.n	8007baa <protocol_main_loop+0x242>
    while((c = serial_read()) != SERIAL_NO_DATA) {
 8007ba4:	e7ec      	b.n	8007b80 <protocol_main_loop+0x218>
        if (sys.abort) { return; } // Bail to calling function upon system abort
 8007ba6:	46c0      	nop			; (mov r8, r8)
 8007ba8:	e000      	b.n	8007bac <protocol_main_loop+0x244>
    if (sys.abort) { return; } // Bail to main() program loop to reset system.
 8007baa:	46c0      	nop			; (mov r8, r8)
  }

  return; /* Never reached */
}
 8007bac:	46bd      	mov	sp, r7
 8007bae:	b003      	add	sp, #12
 8007bb0:	bd90      	pop	{r4, r7, pc}
 8007bb2:	46c0      	nop			; (mov r8, r8)
 8007bb4:	20000acc 	.word	0x20000acc
 8007bb8:	20000b2c 	.word	0x20000b2c
 8007bbc:	20000b41 	.word	0x20000b41
 8007bc0:	200003f8 	.word	0x200003f8

08007bc4 <protocol_buffer_synchronize>:


// Block until all buffered steps are executed or in a cycle state. Works with feed hold
// during a synchronize call, if it should happen. Also, waits for clean cycle end.
void protocol_buffer_synchronize()
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	af00      	add	r7, sp, #0
  // If system is queued, ensure cycle resumes if the auto start flag is present.
  protocol_auto_cycle_start();
 8007bc8:	f000 f814 	bl	8007bf4 <protocol_auto_cycle_start>
  do {
    protocol_execute_realtime();   // Check and execute run-time commands
 8007bcc:	f000 f81e 	bl	8007c0c <protocol_execute_realtime>
    if (sys.abort) { return; } // Check for system abort
 8007bd0:	4b07      	ldr	r3, [pc, #28]	; (8007bf0 <protocol_buffer_synchronize+0x2c>)
 8007bd2:	785b      	ldrb	r3, [r3, #1]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d108      	bne.n	8007bea <protocol_buffer_synchronize+0x26>
  } while (plan_get_current_block() || (sys.state == STATE_CYCLE));
 8007bd8:	f7ff f872 	bl	8006cc0 <plan_get_current_block>
 8007bdc:	1e03      	subs	r3, r0, #0
 8007bde:	d1f5      	bne.n	8007bcc <protocol_buffer_synchronize+0x8>
 8007be0:	4b03      	ldr	r3, [pc, #12]	; (8007bf0 <protocol_buffer_synchronize+0x2c>)
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	2b08      	cmp	r3, #8
 8007be6:	d0f1      	beq.n	8007bcc <protocol_buffer_synchronize+0x8>
 8007be8:	e000      	b.n	8007bec <protocol_buffer_synchronize+0x28>
    if (sys.abort) { return; } // Check for system abort
 8007bea:	46c0      	nop			; (mov r8, r8)
}
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}
 8007bf0:	20000b2c 	.word	0x20000b2c

08007bf4 <protocol_auto_cycle_start>:
// NOTE: This function is called from the main loop, buffer sync, and mc_line() only and executes
// when one of these conditions exist respectively: There are no more blocks sent (i.e. streaming
// is finished, single commands), a command that needs to wait for the motions in the buffer to
// execute calls a buffer sync, or the planner buffer is full and ready to go.
void protocol_auto_cycle_start()
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	af00      	add	r7, sp, #0
  if (plan_get_current_block() != NULL) { // Check if there are any blocks in the buffer.
 8007bf8:	f7ff f862 	bl	8006cc0 <plan_get_current_block>
 8007bfc:	1e03      	subs	r3, r0, #0
 8007bfe:	d002      	beq.n	8007c06 <protocol_auto_cycle_start+0x12>
    system_set_exec_state_flag(EXEC_CYCLE_START); // If so, execute them!
 8007c00:	2002      	movs	r0, #2
 8007c02:	f004 f8ed 	bl	800bde0 <system_set_exec_state_flag>
  }
}
 8007c06:	46c0      	nop			; (mov r8, r8)
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <protocol_execute_realtime>:
// also provides a controlled way to execute certain tasks without having two or more instances of
// the same task, such as the planner recalculating the buffer upon a feedhold or overrides.
// NOTE: The sys_rt_exec_state variable flags are set by any process, step or serial interrupts, pinouts,
// limit switches, or the main program.
void protocol_execute_realtime()
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	af00      	add	r7, sp, #0
  protocol_exec_rt_system();
 8007c10:	f000 f80c 	bl	8007c2c <protocol_exec_rt_system>
  if (sys.suspend) { protocol_exec_rt_suspend(); }
 8007c14:	4b04      	ldr	r3, [pc, #16]	; (8007c28 <protocol_execute_realtime+0x1c>)
 8007c16:	789b      	ldrb	r3, [r3, #2]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <protocol_execute_realtime+0x14>
 8007c1c:	f000 fb04 	bl	8008228 <protocol_exec_rt_suspend>
}
 8007c20:	46c0      	nop			; (mov r8, r8)
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	46c0      	nop			; (mov r8, r8)
 8007c28:	20000b2c 	.word	0x20000b2c

08007c2c <protocol_exec_rt_system>:

// Executes run-time commands, when required. This function primarily operates as Grbl's state
// machine and controls the various real-time features Grbl has to offer.
// NOTE: Do not alter this unless you know exactly what you are doing!
void protocol_exec_rt_system()
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
  uint8_t rt_exec; // Temp variable to avoid calling volatile multiple times.
  rt_exec = sys_rt_exec_alarm; // Copy volatile sys_rt_exec_alarm.
 8007c32:	1cfb      	adds	r3, r7, #3
 8007c34:	4abc      	ldr	r2, [pc, #752]	; (8007f28 <protocol_exec_rt_system+0x2fc>)
 8007c36:	7812      	ldrb	r2, [r2, #0]
 8007c38:	701a      	strb	r2, [r3, #0]
  if (rt_exec) { // Enter only if any bit flag is true
 8007c3a:	1cfb      	adds	r3, r7, #3
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d01e      	beq.n	8007c80 <protocol_exec_rt_system+0x54>
    // System alarm. Everything has shutdown by something that has gone severely wrong. Report
    // the source of the error to the user. If critical, Grbl disables by entering an infinite
    // loop until system reset/abort.
    sys.state = STATE_ALARM; // Set system alarm state
 8007c42:	4bba      	ldr	r3, [pc, #744]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007c44:	2201      	movs	r2, #1
 8007c46:	701a      	strb	r2, [r3, #0]
    report_alarm_message(rt_exec);
 8007c48:	1cfb      	adds	r3, r7, #3
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	0018      	movs	r0, r3
 8007c4e:	f000 fd0b 	bl	8008668 <report_alarm_message>
    // Halt everything upon a critical event flag. Currently hard and soft limits flag this.
    if ((rt_exec == EXEC_ALARM_HARD_LIMIT) || (rt_exec == EXEC_ALARM_SOFT_LIMIT)) {
 8007c52:	1cfb      	adds	r3, r7, #3
 8007c54:	781b      	ldrb	r3, [r3, #0]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d003      	beq.n	8007c62 <protocol_exec_rt_system+0x36>
 8007c5a:	1cfb      	adds	r3, r7, #3
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d10c      	bne.n	8007c7c <protocol_exec_rt_system+0x50>
      report_feedback_message(MESSAGE_CRITICAL_EVENT);
 8007c62:	2001      	movs	r0, #1
 8007c64:	f000 fd1c 	bl	80086a0 <report_feedback_message>
      system_clear_exec_state_flag(EXEC_RESET); // Disable any existing reset
 8007c68:	2010      	movs	r0, #16
 8007c6a:	f004 f8d1 	bl	800be10 <system_clear_exec_state_flag>
        // Block everything, except reset and status reports, until user issues reset or power
        // cycles. Hard limits typically occur while unattended or not paying attention. Gives
        // the user and a GUI time to do what is needed before resetting, like killing the
        // incoming stream. The same could be said about soft limits. While the position is not
        // lost, continued streaming could cause a serious crash if by chance it gets executed.
      } while (bit_isfalse(sys_rt_exec_state,EXEC_RESET));
 8007c6e:	4bb0      	ldr	r3, [pc, #704]	; (8007f30 <protocol_exec_rt_system+0x304>)
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	001a      	movs	r2, r3
 8007c76:	2310      	movs	r3, #16
 8007c78:	4013      	ands	r3, r2
 8007c7a:	d0f8      	beq.n	8007c6e <protocol_exec_rt_system+0x42>
    }
    system_clear_exec_alarm(); // Clear alarm
 8007c7c:	f004 f8fc 	bl	800be78 <system_clear_exec_alarm>
  }

  rt_exec = sys_rt_exec_state; // Copy volatile sys_rt_exec_state.
 8007c80:	1cfb      	adds	r3, r7, #3
 8007c82:	4aab      	ldr	r2, [pc, #684]	; (8007f30 <protocol_exec_rt_system+0x304>)
 8007c84:	7812      	ldrb	r2, [r2, #0]
 8007c86:	701a      	strb	r2, [r3, #0]
  if (rt_exec) {
 8007c88:	1cfb      	adds	r3, r7, #3
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d100      	bne.n	8007c92 <protocol_exec_rt_system+0x66>
 8007c90:	e181      	b.n	8007f96 <protocol_exec_rt_system+0x36a>

    // Execute system abort.
    if (rt_exec & EXEC_RESET) {
 8007c92:	1cfb      	adds	r3, r7, #3
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	2210      	movs	r2, #16
 8007c98:	4013      	ands	r3, r2
 8007c9a:	d003      	beq.n	8007ca4 <protocol_exec_rt_system+0x78>
      sys.abort = true;  // Only place this is set true.
 8007c9c:	4ba3      	ldr	r3, [pc, #652]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	705a      	strb	r2, [r3, #1]
      return; // Nothing else to do but exit.
 8007ca2:	e2b5      	b.n	8008210 <protocol_exec_rt_system+0x5e4>
    }

    // Execute and serial print status
    if (rt_exec & EXEC_STATUS_REPORT) {
 8007ca4:	1cfb      	adds	r3, r7, #3
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	4013      	ands	r3, r2
 8007cac:	d004      	beq.n	8007cb8 <protocol_exec_rt_system+0x8c>
      report_realtime_status();
 8007cae:	f001 f87f 	bl	8008db0 <report_realtime_status>
      system_clear_exec_state_flag(EXEC_STATUS_REPORT);
 8007cb2:	2001      	movs	r0, #1
 8007cb4:	f004 f8ac 	bl	800be10 <system_clear_exec_state_flag>
    }

    // NOTE: Once hold is initiated, the system immediately enters a suspend state to block all
    // main program processes until either reset or resumed. This ensures a hold completes safely.
    if (rt_exec & (EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_SLEEP)) {
 8007cb8:	1cfb      	adds	r3, r7, #3
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	22e8      	movs	r2, #232	; 0xe8
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	d100      	bne.n	8007cc4 <protocol_exec_rt_system+0x98>
 8007cc2:	e098      	b.n	8007df6 <protocol_exec_rt_system+0x1ca>

      // State check for allowable states for hold methods.
      if (!(sys.state & (STATE_ALARM | STATE_CHECK_MODE))) {
 8007cc4:	4b99      	ldr	r3, [pc, #612]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	001a      	movs	r2, r3
 8007cca:	2303      	movs	r3, #3
 8007ccc:	4013      	ands	r3, r2
 8007cce:	d000      	beq.n	8007cd2 <protocol_exec_rt_system+0xa6>
 8007cd0:	e07b      	b.n	8007dca <protocol_exec_rt_system+0x19e>
      
        // If in CYCLE or JOG states, immediately initiate a motion HOLD.
        if (sys.state & (STATE_CYCLE | STATE_JOG)) {
 8007cd2:	4b96      	ldr	r3, [pc, #600]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	001a      	movs	r2, r3
 8007cd8:	2328      	movs	r3, #40	; 0x28
 8007cda:	4013      	ands	r3, r2
 8007cdc:	d01b      	beq.n	8007d16 <protocol_exec_rt_system+0xea>
          if (!(sys.suspend & (SUSPEND_MOTION_CANCEL | SUSPEND_JOG_CANCEL))) { // Block, if already holding.
 8007cde:	4b93      	ldr	r3, [pc, #588]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007ce0:	789b      	ldrb	r3, [r3, #2]
 8007ce2:	001a      	movs	r2, r3
 8007ce4:	23c0      	movs	r3, #192	; 0xc0
 8007ce6:	4013      	ands	r3, r2
 8007ce8:	d115      	bne.n	8007d16 <protocol_exec_rt_system+0xea>
            st_update_plan_block_parameters(); // Notify stepper module to recompute for hold deceleration.
 8007cea:	f002 fdcb 	bl	800a884 <st_update_plan_block_parameters>
            sys.step_control = STEP_CONTROL_EXECUTE_HOLD; // Initiate suspend state with active flag.
 8007cee:	4b8f      	ldr	r3, [pc, #572]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007cf0:	2202      	movs	r2, #2
 8007cf2:	711a      	strb	r2, [r3, #4]
            if (sys.state == STATE_JOG) { // Jog cancelled upon any hold event, except for sleeping.
 8007cf4:	4b8d      	ldr	r3, [pc, #564]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	2b20      	cmp	r3, #32
 8007cfa:	d10c      	bne.n	8007d16 <protocol_exec_rt_system+0xea>
              if (!(rt_exec & EXEC_SLEEP)) { sys.suspend |= SUSPEND_JOG_CANCEL; } 
 8007cfc:	1cfb      	adds	r3, r7, #3
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	b25b      	sxtb	r3, r3
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	db07      	blt.n	8007d16 <protocol_exec_rt_system+0xea>
 8007d06:	4b89      	ldr	r3, [pc, #548]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d08:	789b      	ldrb	r3, [r3, #2]
 8007d0a:	2280      	movs	r2, #128	; 0x80
 8007d0c:	4252      	negs	r2, r2
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	b2da      	uxtb	r2, r3
 8007d12:	4b86      	ldr	r3, [pc, #536]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d14:	709a      	strb	r2, [r3, #2]
            }
          }
        }
        // If IDLE, Grbl is not in motion. Simply indicate suspend state and hold is complete.
        if (sys.state == STATE_IDLE) { sys.suspend = SUSPEND_HOLD_COMPLETE; }
 8007d16:	4b85      	ldr	r3, [pc, #532]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d102      	bne.n	8007d24 <protocol_exec_rt_system+0xf8>
 8007d1e:	4b83      	ldr	r3, [pc, #524]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d20:	2201      	movs	r2, #1
 8007d22:	709a      	strb	r2, [r3, #2]

        // Execute and flag a motion cancel with deceleration and return to idle. Used primarily by probing cycle
        // to halt and cancel the remainder of the motion.
        if (rt_exec & EXEC_MOTION_CANCEL) {
 8007d24:	1cfb      	adds	r3, r7, #3
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	2240      	movs	r2, #64	; 0x40
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	d00c      	beq.n	8007d48 <protocol_exec_rt_system+0x11c>
          // MOTION_CANCEL only occurs during a CYCLE, but a HOLD and SAFETY_DOOR may been initiated beforehand
          // to hold the CYCLE. Motion cancel is valid for a single planner block motion only, while jog cancel
          // will handle and clear multiple planner block motions.
          if (!(sys.state & STATE_JOG)) { sys.suspend |= SUSPEND_MOTION_CANCEL; } // NOTE: State is STATE_CYCLE.
 8007d2e:	4b7f      	ldr	r3, [pc, #508]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	001a      	movs	r2, r3
 8007d34:	2320      	movs	r3, #32
 8007d36:	4013      	ands	r3, r2
 8007d38:	d106      	bne.n	8007d48 <protocol_exec_rt_system+0x11c>
 8007d3a:	4b7c      	ldr	r3, [pc, #496]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d3c:	789b      	ldrb	r3, [r3, #2]
 8007d3e:	2240      	movs	r2, #64	; 0x40
 8007d40:	4313      	orrs	r3, r2
 8007d42:	b2da      	uxtb	r2, r3
 8007d44:	4b79      	ldr	r3, [pc, #484]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d46:	709a      	strb	r2, [r3, #2]
        }

        // Execute a feed hold with deceleration, if required. Then, suspend system.
        if (rt_exec & EXEC_FEED_HOLD) {
 8007d48:	1cfb      	adds	r3, r7, #3
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	2208      	movs	r2, #8
 8007d4e:	4013      	ands	r3, r2
 8007d50:	d008      	beq.n	8007d64 <protocol_exec_rt_system+0x138>
          // Block SAFETY_DOOR, JOG, and SLEEP states from changing to HOLD state.
          if (!(sys.state & (STATE_SAFETY_DOOR | STATE_JOG | STATE_SLEEP))) { sys.state = STATE_HOLD; }
 8007d52:	4b76      	ldr	r3, [pc, #472]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	001a      	movs	r2, r3
 8007d58:	23e0      	movs	r3, #224	; 0xe0
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	d102      	bne.n	8007d64 <protocol_exec_rt_system+0x138>
 8007d5e:	4b73      	ldr	r3, [pc, #460]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d60:	2210      	movs	r2, #16
 8007d62:	701a      	strb	r2, [r3, #0]
        }

        // Execute a safety door stop with a feed hold and disable spindle/coolant.
        // NOTE: Safety door differs from feed holds by stopping everything no matter state, disables powered
        // devices (spindle/coolant), and blocks resuming until switch is re-engaged.
        if (rt_exec & EXEC_SAFETY_DOOR) {
 8007d64:	1cfb      	adds	r3, r7, #3
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	2220      	movs	r2, #32
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	d02d      	beq.n	8007dca <protocol_exec_rt_system+0x19e>
          report_feedback_message(MESSAGE_SAFETY_DOOR_AJAR);
 8007d6e:	2006      	movs	r0, #6
 8007d70:	f000 fc96 	bl	80086a0 <report_feedback_message>
          // If jogging, block safety door methods until jog cancel is complete. Just flag that it happened.
          if (!(sys.suspend & SUSPEND_JOG_CANCEL)) {
 8007d74:	4b6d      	ldr	r3, [pc, #436]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d76:	789b      	ldrb	r3, [r3, #2]
 8007d78:	b25b      	sxtb	r3, r3
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	db1e      	blt.n	8007dbc <protocol_exec_rt_system+0x190>
            // Check if the safety re-opened during a restore parking motion only. Ignore if
            // already retracting, parked or in sleep state.
            if (sys.state == STATE_SAFETY_DOOR) {
 8007d7e:	4b6b      	ldr	r3, [pc, #428]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	2b40      	cmp	r3, #64	; 0x40
 8007d84:	d113      	bne.n	8007dae <protocol_exec_rt_system+0x182>
              if (sys.suspend & SUSPEND_INITIATE_RESTORE) { // Actively restoring
 8007d86:	4b69      	ldr	r3, [pc, #420]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d88:	789b      	ldrb	r3, [r3, #2]
 8007d8a:	001a      	movs	r2, r3
 8007d8c:	2308      	movs	r3, #8
 8007d8e:	4013      	ands	r3, r2
 8007d90:	d00d      	beq.n	8007dae <protocol_exec_rt_system+0x182>
                    st_update_plan_block_parameters(); // Notify stepper module to recompute for hold deceleration.
                    sys.step_control = (STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION);
                    sys.suspend &= ~(SUSPEND_HOLD_COMPLETE);
                  } // else NO_MOTION is active.
                #endif
                sys.suspend &= ~(SUSPEND_RETRACT_COMPLETE | SUSPEND_INITIATE_RESTORE | SUSPEND_RESTORE_COMPLETE);
 8007d92:	4b66      	ldr	r3, [pc, #408]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d94:	789b      	ldrb	r3, [r3, #2]
 8007d96:	221c      	movs	r2, #28
 8007d98:	4393      	bics	r3, r2
 8007d9a:	b2da      	uxtb	r2, r3
 8007d9c:	4b63      	ldr	r3, [pc, #396]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007d9e:	709a      	strb	r2, [r3, #2]
                sys.suspend |= SUSPEND_RESTART_RETRACT;
 8007da0:	4b62      	ldr	r3, [pc, #392]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007da2:	789b      	ldrb	r3, [r3, #2]
 8007da4:	2202      	movs	r2, #2
 8007da6:	4313      	orrs	r3, r2
 8007da8:	b2da      	uxtb	r2, r3
 8007daa:	4b60      	ldr	r3, [pc, #384]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007dac:	709a      	strb	r2, [r3, #2]
              }
            }
            if (sys.state != STATE_SLEEP) { sys.state = STATE_SAFETY_DOOR; }
 8007dae:	4b5f      	ldr	r3, [pc, #380]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	2b80      	cmp	r3, #128	; 0x80
 8007db4:	d002      	beq.n	8007dbc <protocol_exec_rt_system+0x190>
 8007db6:	4b5d      	ldr	r3, [pc, #372]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007db8:	2240      	movs	r2, #64	; 0x40
 8007dba:	701a      	strb	r2, [r3, #0]
          }
          // NOTE: This flag doesn't change when the door closes, unlike sys.state. Ensures any parking motions
          // are executed if the door switch closes and the state returns to HOLD.
          sys.suspend |= SUSPEND_SAFETY_DOOR_AJAR;
 8007dbc:	4b5b      	ldr	r3, [pc, #364]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007dbe:	789b      	ldrb	r3, [r3, #2]
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	b2da      	uxtb	r2, r3
 8007dc6:	4b59      	ldr	r3, [pc, #356]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007dc8:	709a      	strb	r2, [r3, #2]
        }
        
      }

      if (rt_exec & EXEC_SLEEP) {
 8007dca:	1cfb      	adds	r3, r7, #3
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	b25b      	sxtb	r3, r3
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	da0d      	bge.n	8007df0 <protocol_exec_rt_system+0x1c4>
        if (sys.state == STATE_ALARM) { sys.suspend |= (SUSPEND_RETRACT_COMPLETE|SUSPEND_HOLD_COMPLETE); }
 8007dd4:	4b55      	ldr	r3, [pc, #340]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d106      	bne.n	8007dea <protocol_exec_rt_system+0x1be>
 8007ddc:	4b53      	ldr	r3, [pc, #332]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007dde:	789b      	ldrb	r3, [r3, #2]
 8007de0:	2205      	movs	r2, #5
 8007de2:	4313      	orrs	r3, r2
 8007de4:	b2da      	uxtb	r2, r3
 8007de6:	4b51      	ldr	r3, [pc, #324]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007de8:	709a      	strb	r2, [r3, #2]
        sys.state = STATE_SLEEP; 
 8007dea:	4b50      	ldr	r3, [pc, #320]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007dec:	2280      	movs	r2, #128	; 0x80
 8007dee:	701a      	strb	r2, [r3, #0]
      }

      system_clear_exec_state_flag((EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_SLEEP));
 8007df0:	20e8      	movs	r0, #232	; 0xe8
 8007df2:	f004 f80d 	bl	800be10 <system_clear_exec_state_flag>
    }

    // Execute a cycle start by starting the stepper interrupt to begin executing the blocks in queue.
    if (rt_exec & EXEC_CYCLE_START) {
 8007df6:	1cfb      	adds	r3, r7, #3
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	d100      	bne.n	8007e02 <protocol_exec_rt_system+0x1d6>
 8007e00:	e066      	b.n	8007ed0 <protocol_exec_rt_system+0x2a4>
      // Block if called at same time as the hold commands: feed hold, motion cancel, and safety door.
      // Ensures auto-cycle-start doesn't resume a hold without an explicit user-input.
      if (!(rt_exec & (EXEC_FEED_HOLD | EXEC_MOTION_CANCEL | EXEC_SAFETY_DOOR))) {
 8007e02:	1cfb      	adds	r3, r7, #3
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	2268      	movs	r2, #104	; 0x68
 8007e08:	4013      	ands	r3, r2
 8007e0a:	d15e      	bne.n	8007eca <protocol_exec_rt_system+0x29e>
        // Resume door state when parking motion has retracted and door has been closed.
        if ((sys.state == STATE_SAFETY_DOOR) && !(sys.suspend & SUSPEND_SAFETY_DOOR_AJAR)) {
 8007e0c:	4b47      	ldr	r3, [pc, #284]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	2b40      	cmp	r3, #64	; 0x40
 8007e12:	d11c      	bne.n	8007e4e <protocol_exec_rt_system+0x222>
 8007e14:	4b45      	ldr	r3, [pc, #276]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e16:	789b      	ldrb	r3, [r3, #2]
 8007e18:	001a      	movs	r2, r3
 8007e1a:	2320      	movs	r3, #32
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	d116      	bne.n	8007e4e <protocol_exec_rt_system+0x222>
          if (sys.suspend & SUSPEND_RESTORE_COMPLETE) {
 8007e20:	4b42      	ldr	r3, [pc, #264]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e22:	789b      	ldrb	r3, [r3, #2]
 8007e24:	001a      	movs	r2, r3
 8007e26:	2310      	movs	r3, #16
 8007e28:	4013      	ands	r3, r2
 8007e2a:	d003      	beq.n	8007e34 <protocol_exec_rt_system+0x208>
            sys.state = STATE_IDLE; // Set to IDLE to immediately resume the cycle.
 8007e2c:	4b3f      	ldr	r3, [pc, #252]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e2e:	2200      	movs	r2, #0
 8007e30:	701a      	strb	r2, [r3, #0]
 8007e32:	e00c      	b.n	8007e4e <protocol_exec_rt_system+0x222>
          } else if (sys.suspend & SUSPEND_RETRACT_COMPLETE) {
 8007e34:	4b3d      	ldr	r3, [pc, #244]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e36:	789b      	ldrb	r3, [r3, #2]
 8007e38:	001a      	movs	r2, r3
 8007e3a:	2304      	movs	r3, #4
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	d006      	beq.n	8007e4e <protocol_exec_rt_system+0x222>
            // Flag to re-energize powered components and restore original position, if disabled by SAFETY_DOOR.
            // NOTE: For a safety door to resume, the switch must be closed, as indicated by HOLD state, and
            // the retraction execution is complete, which implies the initial feed hold is not active. To
            // restore normal operation, the restore procedures must be initiated by the following flag. Once,
            // they are complete, it will call CYCLE_START automatically to resume and exit the suspend.
            sys.suspend |= SUSPEND_INITIATE_RESTORE;
 8007e40:	4b3a      	ldr	r3, [pc, #232]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e42:	789b      	ldrb	r3, [r3, #2]
 8007e44:	2208      	movs	r2, #8
 8007e46:	4313      	orrs	r3, r2
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	4b38      	ldr	r3, [pc, #224]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e4c:	709a      	strb	r2, [r3, #2]
          }
        }
        // Cycle start only when IDLE or when a hold is complete and ready to resume.
        if ((sys.state == STATE_IDLE) || ((sys.state & STATE_HOLD) && (sys.suspend & SUSPEND_HOLD_COMPLETE))) {
 8007e4e:	4b37      	ldr	r3, [pc, #220]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00b      	beq.n	8007e6e <protocol_exec_rt_system+0x242>
 8007e56:	4b35      	ldr	r3, [pc, #212]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	001a      	movs	r2, r3
 8007e5c:	2310      	movs	r3, #16
 8007e5e:	4013      	ands	r3, r2
 8007e60:	d033      	beq.n	8007eca <protocol_exec_rt_system+0x29e>
 8007e62:	4b32      	ldr	r3, [pc, #200]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e64:	789b      	ldrb	r3, [r3, #2]
 8007e66:	001a      	movs	r2, r3
 8007e68:	2301      	movs	r3, #1
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	d02d      	beq.n	8007eca <protocol_exec_rt_system+0x29e>
          if (sys.state == STATE_HOLD && sys.spindle_stop_ovr) {
 8007e6e:	4b2f      	ldr	r3, [pc, #188]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	2b10      	cmp	r3, #16
 8007e74:	d10b      	bne.n	8007e8e <protocol_exec_rt_system+0x262>
 8007e76:	4b2d      	ldr	r3, [pc, #180]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e78:	7a9b      	ldrb	r3, [r3, #10]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d007      	beq.n	8007e8e <protocol_exec_rt_system+0x262>
            sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE_CYCLE; // Set to restore in suspend routine and cycle start after.
 8007e7e:	4b2b      	ldr	r3, [pc, #172]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e80:	7a9b      	ldrb	r3, [r3, #10]
 8007e82:	2208      	movs	r2, #8
 8007e84:	4313      	orrs	r3, r2
 8007e86:	b2da      	uxtb	r2, r3
 8007e88:	4b28      	ldr	r3, [pc, #160]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e8a:	729a      	strb	r2, [r3, #10]
 8007e8c:	e01d      	b.n	8007eca <protocol_exec_rt_system+0x29e>
          } else {
            // Start cycle only if queued motions exist in planner buffer and the motion is not canceled.
            sys.step_control = STEP_CONTROL_NORMAL_OP; // Restore step control to normal operation
 8007e8e:	4b27      	ldr	r3, [pc, #156]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e90:	2200      	movs	r2, #0
 8007e92:	711a      	strb	r2, [r3, #4]
            if (plan_get_current_block() && bit_isfalse(sys.suspend,SUSPEND_MOTION_CANCEL)) {
 8007e94:	f7fe ff14 	bl	8006cc0 <plan_get_current_block>
 8007e98:	1e03      	subs	r3, r0, #0
 8007e9a:	d010      	beq.n	8007ebe <protocol_exec_rt_system+0x292>
 8007e9c:	4b23      	ldr	r3, [pc, #140]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007e9e:	789b      	ldrb	r3, [r3, #2]
 8007ea0:	001a      	movs	r2, r3
 8007ea2:	2340      	movs	r3, #64	; 0x40
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	d10a      	bne.n	8007ebe <protocol_exec_rt_system+0x292>
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 8007ea8:	4b20      	ldr	r3, [pc, #128]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007eaa:	2200      	movs	r2, #0
 8007eac:	709a      	strb	r2, [r3, #2]
              sys.state = STATE_CYCLE;
 8007eae:	4b1f      	ldr	r3, [pc, #124]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007eb0:	2208      	movs	r2, #8
 8007eb2:	701a      	strb	r2, [r3, #0]
              st_prep_buffer(); // Initialize step segment buffer before beginning cycle.
 8007eb4:	f002 fd22 	bl	800a8fc <st_prep_buffer>
              st_wake_up();
 8007eb8:	f002 f91e 	bl	800a0f8 <st_wake_up>
 8007ebc:	e005      	b.n	8007eca <protocol_exec_rt_system+0x29e>
            } else { // Otherwise, do nothing. Set and resume IDLE state.
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 8007ebe:	4b1b      	ldr	r3, [pc, #108]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	709a      	strb	r2, [r3, #2]
              sys.state = STATE_IDLE;
 8007ec4:	4b19      	ldr	r3, [pc, #100]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	701a      	strb	r2, [r3, #0]
            }
          }
        }
      }
      system_clear_exec_state_flag(EXEC_CYCLE_START);
 8007eca:	2002      	movs	r0, #2
 8007ecc:	f003 ffa0 	bl	800be10 <system_clear_exec_state_flag>
    }

    if (rt_exec & EXEC_CYCLE_STOP) {
 8007ed0:	1cfb      	adds	r3, r7, #3
 8007ed2:	781b      	ldrb	r3, [r3, #0]
 8007ed4:	2204      	movs	r2, #4
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	d05d      	beq.n	8007f96 <protocol_exec_rt_system+0x36a>
      // Reinitializes the cycle plan and stepper system after a feed hold for a resume. Called by
      // realtime command execution in the main program, ensuring that the planner re-plans safely.
      // NOTE: Bresenham algorithm variables are still maintained through both the planner and stepper
      // cycle reinitializations. The stepper path should continue exactly as if nothing has happened.
      // NOTE: EXEC_CYCLE_STOP is set by the stepper subsystem when a cycle or feed hold completes.
      if ((sys.state & (STATE_HOLD|STATE_SAFETY_DOOR|STATE_SLEEP)) && !(sys.soft_limit) && !(sys.suspend & SUSPEND_JOG_CANCEL)) {
 8007eda:	4b14      	ldr	r3, [pc, #80]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	001a      	movs	r2, r3
 8007ee0:	23d0      	movs	r3, #208	; 0xd0
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	d026      	beq.n	8007f34 <protocol_exec_rt_system+0x308>
 8007ee6:	4b11      	ldr	r3, [pc, #68]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007ee8:	78db      	ldrb	r3, [r3, #3]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d122      	bne.n	8007f34 <protocol_exec_rt_system+0x308>
 8007eee:	4b0f      	ldr	r3, [pc, #60]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007ef0:	789b      	ldrb	r3, [r3, #2]
 8007ef2:	b25b      	sxtb	r3, r3
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	db1d      	blt.n	8007f34 <protocol_exec_rt_system+0x308>
        // Hold complete. Set to indicate ready to resume.  Remain in HOLD or DOOR states until user
        // has issued a resume command or reset.
        plan_cycle_reinitialize();
 8007ef8:	f7ff fb32 	bl	8007560 <plan_cycle_reinitialize>
        if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { sys.suspend |= SUSPEND_HOLD_COMPLETE; }
 8007efc:	4b0b      	ldr	r3, [pc, #44]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007efe:	791b      	ldrb	r3, [r3, #4]
 8007f00:	001a      	movs	r2, r3
 8007f02:	2302      	movs	r3, #2
 8007f04:	4013      	ands	r3, r2
 8007f06:	d006      	beq.n	8007f16 <protocol_exec_rt_system+0x2ea>
 8007f08:	4b08      	ldr	r3, [pc, #32]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007f0a:	789b      	ldrb	r3, [r3, #2]
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	b2da      	uxtb	r2, r3
 8007f12:	4b06      	ldr	r3, [pc, #24]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007f14:	709a      	strb	r2, [r3, #2]
        bit_false(sys.step_control,(STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION));
 8007f16:	4b05      	ldr	r3, [pc, #20]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007f18:	791b      	ldrb	r3, [r3, #4]
 8007f1a:	2206      	movs	r2, #6
 8007f1c:	4393      	bics	r3, r2
 8007f1e:	b2da      	uxtb	r2, r3
 8007f20:	4b02      	ldr	r3, [pc, #8]	; (8007f2c <protocol_exec_rt_system+0x300>)
 8007f22:	711a      	strb	r2, [r3, #4]
 8007f24:	e034      	b.n	8007f90 <protocol_exec_rt_system+0x364>
 8007f26:	46c0      	nop			; (mov r8, r8)
 8007f28:	20000b5c 	.word	0x20000b5c
 8007f2c:	20000b2c 	.word	0x20000b2c
 8007f30:	20000b41 	.word	0x20000b41
      } else {
        // Motion complete. Includes CYCLE/JOG/HOMING states and jog cancel/motion cancel/soft limit events.
        // NOTE: Motion and jog cancel both immediately return to idle after the hold completes.
        if (sys.suspend & SUSPEND_JOG_CANCEL) {   // For jog cancel, flush buffers and sync positions.
 8007f34:	4bb8      	ldr	r3, [pc, #736]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f36:	789b      	ldrb	r3, [r3, #2]
 8007f38:	b25b      	sxtb	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	da0a      	bge.n	8007f54 <protocol_exec_rt_system+0x328>
          sys.step_control = STEP_CONTROL_NORMAL_OP;
 8007f3e:	4bb6      	ldr	r3, [pc, #728]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f40:	2200      	movs	r2, #0
 8007f42:	711a      	strb	r2, [r3, #4]
          plan_reset();
 8007f44:	f7fe fe58 	bl	8006bf8 <plan_reset>
          st_reset();
 8007f48:	f002 fbc8 	bl	800a6dc <st_reset>
          gc_sync_position();
 8007f4c:	f7fb fd38 	bl	80039c0 <gc_sync_position>
          plan_sync_position();
 8007f50:	f7ff faac 	bl	80074ac <plan_sync_position>
        }
        if (sys.suspend & SUSPEND_SAFETY_DOOR_AJAR) { // Only occurs when safety door opens during jog.
 8007f54:	4bb0      	ldr	r3, [pc, #704]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f56:	789b      	ldrb	r3, [r3, #2]
 8007f58:	001a      	movs	r2, r3
 8007f5a:	2320      	movs	r3, #32
 8007f5c:	4013      	ands	r3, r2
 8007f5e:	d011      	beq.n	8007f84 <protocol_exec_rt_system+0x358>
          sys.suspend &= ~(SUSPEND_JOG_CANCEL);
 8007f60:	4bad      	ldr	r3, [pc, #692]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f62:	789b      	ldrb	r3, [r3, #2]
 8007f64:	227f      	movs	r2, #127	; 0x7f
 8007f66:	4013      	ands	r3, r2
 8007f68:	b2da      	uxtb	r2, r3
 8007f6a:	4bab      	ldr	r3, [pc, #684]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f6c:	709a      	strb	r2, [r3, #2]
          sys.suspend |= SUSPEND_HOLD_COMPLETE;
 8007f6e:	4baa      	ldr	r3, [pc, #680]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f70:	789b      	ldrb	r3, [r3, #2]
 8007f72:	2201      	movs	r2, #1
 8007f74:	4313      	orrs	r3, r2
 8007f76:	b2da      	uxtb	r2, r3
 8007f78:	4ba7      	ldr	r3, [pc, #668]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f7a:	709a      	strb	r2, [r3, #2]
          sys.state = STATE_SAFETY_DOOR;
 8007f7c:	4ba6      	ldr	r3, [pc, #664]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f7e:	2240      	movs	r2, #64	; 0x40
 8007f80:	701a      	strb	r2, [r3, #0]
 8007f82:	e005      	b.n	8007f90 <protocol_exec_rt_system+0x364>
        } else {
          sys.suspend = SUSPEND_DISABLE;
 8007f84:	4ba4      	ldr	r3, [pc, #656]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f86:	2200      	movs	r2, #0
 8007f88:	709a      	strb	r2, [r3, #2]
          sys.state = STATE_IDLE;
 8007f8a:	4ba3      	ldr	r3, [pc, #652]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	701a      	strb	r2, [r3, #0]
        }
      }
      system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 8007f90:	2004      	movs	r0, #4
 8007f92:	f003 ff3d 	bl	800be10 <system_clear_exec_state_flag>
    }
  }

  // Execute overrides.
  rt_exec = sys_rt_exec_motion_override; // Copy volatile sys_rt_exec_motion_override
 8007f96:	1cfb      	adds	r3, r7, #3
 8007f98:	4aa0      	ldr	r2, [pc, #640]	; (800821c <protocol_exec_rt_system+0x5f0>)
 8007f9a:	7812      	ldrb	r2, [r2, #0]
 8007f9c:	701a      	strb	r2, [r3, #0]
  if (rt_exec) {
 8007f9e:	1cfb      	adds	r3, r7, #3
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d100      	bne.n	8007fa8 <protocol_exec_rt_system+0x37c>
 8007fa6:	e07c      	b.n	80080a2 <protocol_exec_rt_system+0x476>
    system_clear_exec_motion_overrides(); // Clear all motion override flags.
 8007fa8:	f003 ffa2 	bl	800bef0 <system_clear_exec_motion_overrides>

    uint8_t new_f_override =  sys.f_override;
 8007fac:	1dfb      	adds	r3, r7, #7
 8007fae:	4a9a      	ldr	r2, [pc, #616]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8007fb0:	79d2      	ldrb	r2, [r2, #7]
 8007fb2:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_RESET) { new_f_override = DEFAULT_FEED_OVERRIDE; }
 8007fb4:	1cfb      	adds	r3, r7, #3
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	4013      	ands	r3, r2
 8007fbc:	d002      	beq.n	8007fc4 <protocol_exec_rt_system+0x398>
 8007fbe:	1dfb      	adds	r3, r7, #7
 8007fc0:	2264      	movs	r2, #100	; 0x64
 8007fc2:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_COARSE_PLUS) { new_f_override += FEED_OVERRIDE_COARSE_INCREMENT; }
 8007fc4:	1cfb      	adds	r3, r7, #3
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	2202      	movs	r2, #2
 8007fca:	4013      	ands	r3, r2
 8007fcc:	d004      	beq.n	8007fd8 <protocol_exec_rt_system+0x3ac>
 8007fce:	1dfb      	adds	r3, r7, #7
 8007fd0:	1dfa      	adds	r2, r7, #7
 8007fd2:	7812      	ldrb	r2, [r2, #0]
 8007fd4:	320a      	adds	r2, #10
 8007fd6:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_COARSE_MINUS) { new_f_override -= FEED_OVERRIDE_COARSE_INCREMENT; }
 8007fd8:	1cfb      	adds	r3, r7, #3
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	2204      	movs	r2, #4
 8007fde:	4013      	ands	r3, r2
 8007fe0:	d004      	beq.n	8007fec <protocol_exec_rt_system+0x3c0>
 8007fe2:	1dfb      	adds	r3, r7, #7
 8007fe4:	1dfa      	adds	r2, r7, #7
 8007fe6:	7812      	ldrb	r2, [r2, #0]
 8007fe8:	3a0a      	subs	r2, #10
 8007fea:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_FINE_PLUS) { new_f_override += FEED_OVERRIDE_FINE_INCREMENT; }
 8007fec:	1cfb      	adds	r3, r7, #3
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	2208      	movs	r2, #8
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	d004      	beq.n	8008000 <protocol_exec_rt_system+0x3d4>
 8007ff6:	1dfb      	adds	r3, r7, #7
 8007ff8:	1dfa      	adds	r2, r7, #7
 8007ffa:	7812      	ldrb	r2, [r2, #0]
 8007ffc:	3201      	adds	r2, #1
 8007ffe:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_FEED_OVR_FINE_MINUS) { new_f_override -= FEED_OVERRIDE_FINE_INCREMENT; }
 8008000:	1cfb      	adds	r3, r7, #3
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	2210      	movs	r2, #16
 8008006:	4013      	ands	r3, r2
 8008008:	d004      	beq.n	8008014 <protocol_exec_rt_system+0x3e8>
 800800a:	1dfb      	adds	r3, r7, #7
 800800c:	1dfa      	adds	r2, r7, #7
 800800e:	7812      	ldrb	r2, [r2, #0]
 8008010:	3a01      	subs	r2, #1
 8008012:	701a      	strb	r2, [r3, #0]
    new_f_override = min(new_f_override,MAX_FEED_RATE_OVERRIDE);
 8008014:	1dfa      	adds	r2, r7, #7
 8008016:	1dfb      	adds	r3, r7, #7
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	b2d9      	uxtb	r1, r3
 800801c:	29c8      	cmp	r1, #200	; 0xc8
 800801e:	d900      	bls.n	8008022 <protocol_exec_rt_system+0x3f6>
 8008020:	23c8      	movs	r3, #200	; 0xc8
 8008022:	7013      	strb	r3, [r2, #0]
    new_f_override = max(new_f_override,MIN_FEED_RATE_OVERRIDE);
 8008024:	1dfa      	adds	r2, r7, #7
 8008026:	1dfb      	adds	r3, r7, #7
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	b2d9      	uxtb	r1, r3
 800802c:	290a      	cmp	r1, #10
 800802e:	d200      	bcs.n	8008032 <protocol_exec_rt_system+0x406>
 8008030:	230a      	movs	r3, #10
 8008032:	7013      	strb	r3, [r2, #0]

    uint8_t new_r_override = sys.r_override;
 8008034:	1dbb      	adds	r3, r7, #6
 8008036:	4a78      	ldr	r2, [pc, #480]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008038:	7a12      	ldrb	r2, [r2, #8]
 800803a:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_RAPID_OVR_RESET) { new_r_override = DEFAULT_RAPID_OVERRIDE; }
 800803c:	1cfb      	adds	r3, r7, #3
 800803e:	781b      	ldrb	r3, [r3, #0]
 8008040:	2220      	movs	r2, #32
 8008042:	4013      	ands	r3, r2
 8008044:	d002      	beq.n	800804c <protocol_exec_rt_system+0x420>
 8008046:	1dbb      	adds	r3, r7, #6
 8008048:	2264      	movs	r2, #100	; 0x64
 800804a:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_RAPID_OVR_MEDIUM) { new_r_override = RAPID_OVERRIDE_MEDIUM; }
 800804c:	1cfb      	adds	r3, r7, #3
 800804e:	781b      	ldrb	r3, [r3, #0]
 8008050:	2240      	movs	r2, #64	; 0x40
 8008052:	4013      	ands	r3, r2
 8008054:	d002      	beq.n	800805c <protocol_exec_rt_system+0x430>
 8008056:	1dbb      	adds	r3, r7, #6
 8008058:	2232      	movs	r2, #50	; 0x32
 800805a:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_RAPID_OVR_LOW) { new_r_override = RAPID_OVERRIDE_LOW; }
 800805c:	1cfb      	adds	r3, r7, #3
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	b25b      	sxtb	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	da02      	bge.n	800806c <protocol_exec_rt_system+0x440>
 8008066:	1dbb      	adds	r3, r7, #6
 8008068:	2219      	movs	r2, #25
 800806a:	701a      	strb	r2, [r3, #0]

    if ((new_f_override != sys.f_override) || (new_r_override != sys.r_override)) {
 800806c:	4b6a      	ldr	r3, [pc, #424]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 800806e:	79db      	ldrb	r3, [r3, #7]
 8008070:	1dfa      	adds	r2, r7, #7
 8008072:	7812      	ldrb	r2, [r2, #0]
 8008074:	429a      	cmp	r2, r3
 8008076:	d105      	bne.n	8008084 <protocol_exec_rt_system+0x458>
 8008078:	4b67      	ldr	r3, [pc, #412]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 800807a:	7a1b      	ldrb	r3, [r3, #8]
 800807c:	1dba      	adds	r2, r7, #6
 800807e:	7812      	ldrb	r2, [r2, #0]
 8008080:	429a      	cmp	r2, r3
 8008082:	d00e      	beq.n	80080a2 <protocol_exec_rt_system+0x476>
      sys.f_override = new_f_override;
 8008084:	4b64      	ldr	r3, [pc, #400]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008086:	1dfa      	adds	r2, r7, #7
 8008088:	7812      	ldrb	r2, [r2, #0]
 800808a:	71da      	strb	r2, [r3, #7]
      sys.r_override = new_r_override;
 800808c:	4b62      	ldr	r3, [pc, #392]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 800808e:	1dba      	adds	r2, r7, #6
 8008090:	7812      	ldrb	r2, [r2, #0]
 8008092:	721a      	strb	r2, [r3, #8]
      sys.report_ovr_counter = 0; // Set to report change immediately
 8008094:	4b60      	ldr	r3, [pc, #384]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008096:	2200      	movs	r2, #0
 8008098:	72da      	strb	r2, [r3, #11]
      plan_update_velocity_profile_parameters();
 800809a:	f7fe fee7 	bl	8006e6c <plan_update_velocity_profile_parameters>
      plan_cycle_reinitialize();
 800809e:	f7ff fa5f 	bl	8007560 <plan_cycle_reinitialize>
    }
  }

  rt_exec = sys_rt_exec_accessory_override;
 80080a2:	1cfb      	adds	r3, r7, #3
 80080a4:	4a5e      	ldr	r2, [pc, #376]	; (8008220 <protocol_exec_rt_system+0x5f4>)
 80080a6:	7812      	ldrb	r2, [r2, #0]
 80080a8:	701a      	strb	r2, [r3, #0]
  if (rt_exec) {
 80080aa:	1cfb      	adds	r3, r7, #3
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d100      	bne.n	80080b4 <protocol_exec_rt_system+0x488>
 80080b2:	e0a5      	b.n	8008200 <protocol_exec_rt_system+0x5d4>
    system_clear_exec_accessory_overrides(); // Clear all accessory override flags.
 80080b4:	f003 ff28 	bl	800bf08 <system_clear_exec_accessory_overrides>

    // NOTE: Unlike motion overrides, spindle overrides do not require a planner reinitialization.
    uint8_t last_s_override =  sys.spindle_speed_ovr;
 80080b8:	1d7b      	adds	r3, r7, #5
 80080ba:	4a57      	ldr	r2, [pc, #348]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 80080bc:	7a52      	ldrb	r2, [r2, #9]
 80080be:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_RESET) { last_s_override = DEFAULT_SPINDLE_SPEED_OVERRIDE; }
 80080c0:	1cfb      	adds	r3, r7, #3
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	2201      	movs	r2, #1
 80080c6:	4013      	ands	r3, r2
 80080c8:	d002      	beq.n	80080d0 <protocol_exec_rt_system+0x4a4>
 80080ca:	1d7b      	adds	r3, r7, #5
 80080cc:	2264      	movs	r2, #100	; 0x64
 80080ce:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_PLUS) { last_s_override += SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 80080d0:	1cfb      	adds	r3, r7, #3
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2202      	movs	r2, #2
 80080d6:	4013      	ands	r3, r2
 80080d8:	d004      	beq.n	80080e4 <protocol_exec_rt_system+0x4b8>
 80080da:	1d7b      	adds	r3, r7, #5
 80080dc:	1d7a      	adds	r2, r7, #5
 80080de:	7812      	ldrb	r2, [r2, #0]
 80080e0:	320a      	adds	r2, #10
 80080e2:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_MINUS) { last_s_override -= SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 80080e4:	1cfb      	adds	r3, r7, #3
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	2204      	movs	r2, #4
 80080ea:	4013      	ands	r3, r2
 80080ec:	d004      	beq.n	80080f8 <protocol_exec_rt_system+0x4cc>
 80080ee:	1d7b      	adds	r3, r7, #5
 80080f0:	1d7a      	adds	r2, r7, #5
 80080f2:	7812      	ldrb	r2, [r2, #0]
 80080f4:	3a0a      	subs	r2, #10
 80080f6:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_PLUS) { last_s_override += SPINDLE_OVERRIDE_FINE_INCREMENT; }
 80080f8:	1cfb      	adds	r3, r7, #3
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	2208      	movs	r2, #8
 80080fe:	4013      	ands	r3, r2
 8008100:	d004      	beq.n	800810c <protocol_exec_rt_system+0x4e0>
 8008102:	1d7b      	adds	r3, r7, #5
 8008104:	1d7a      	adds	r2, r7, #5
 8008106:	7812      	ldrb	r2, [r2, #0]
 8008108:	3201      	adds	r2, #1
 800810a:	701a      	strb	r2, [r3, #0]
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_MINUS) { last_s_override -= SPINDLE_OVERRIDE_FINE_INCREMENT; }
 800810c:	1cfb      	adds	r3, r7, #3
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	2210      	movs	r2, #16
 8008112:	4013      	ands	r3, r2
 8008114:	d004      	beq.n	8008120 <protocol_exec_rt_system+0x4f4>
 8008116:	1d7b      	adds	r3, r7, #5
 8008118:	1d7a      	adds	r2, r7, #5
 800811a:	7812      	ldrb	r2, [r2, #0]
 800811c:	3a01      	subs	r2, #1
 800811e:	701a      	strb	r2, [r3, #0]
    last_s_override = min(last_s_override,MAX_SPINDLE_SPEED_OVERRIDE);
 8008120:	1d7a      	adds	r2, r7, #5
 8008122:	1d7b      	adds	r3, r7, #5
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	b2d9      	uxtb	r1, r3
 8008128:	29c8      	cmp	r1, #200	; 0xc8
 800812a:	d900      	bls.n	800812e <protocol_exec_rt_system+0x502>
 800812c:	23c8      	movs	r3, #200	; 0xc8
 800812e:	7013      	strb	r3, [r2, #0]
    last_s_override = max(last_s_override,MIN_SPINDLE_SPEED_OVERRIDE);
 8008130:	1d7a      	adds	r2, r7, #5
 8008132:	1d7b      	adds	r3, r7, #5
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	b2d9      	uxtb	r1, r3
 8008138:	290a      	cmp	r1, #10
 800813a:	d200      	bcs.n	800813e <protocol_exec_rt_system+0x512>
 800813c:	230a      	movs	r3, #10
 800813e:	7013      	strb	r3, [r2, #0]

    if (last_s_override != sys.spindle_speed_ovr) {
 8008140:	4b35      	ldr	r3, [pc, #212]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008142:	7a5b      	ldrb	r3, [r3, #9]
 8008144:	1d7a      	adds	r2, r7, #5
 8008146:	7812      	ldrb	r2, [r2, #0]
 8008148:	429a      	cmp	r2, r3
 800814a:	d00d      	beq.n	8008168 <protocol_exec_rt_system+0x53c>
      bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 800814c:	4b32      	ldr	r3, [pc, #200]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 800814e:	791b      	ldrb	r3, [r3, #4]
 8008150:	2208      	movs	r2, #8
 8008152:	4313      	orrs	r3, r2
 8008154:	b2da      	uxtb	r2, r3
 8008156:	4b30      	ldr	r3, [pc, #192]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008158:	711a      	strb	r2, [r3, #4]
      sys.spindle_speed_ovr = last_s_override;
 800815a:	4b2f      	ldr	r3, [pc, #188]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 800815c:	1d7a      	adds	r2, r7, #5
 800815e:	7812      	ldrb	r2, [r2, #0]
 8008160:	725a      	strb	r2, [r3, #9]
      sys.report_ovr_counter = 0; // Set to report change immediately
 8008162:	4b2d      	ldr	r3, [pc, #180]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008164:	2200      	movs	r2, #0
 8008166:	72da      	strb	r2, [r3, #11]
    }

    if (rt_exec & EXEC_SPINDLE_OVR_STOP) {
 8008168:	1cfb      	adds	r3, r7, #3
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	2220      	movs	r2, #32
 800816e:	4013      	ands	r3, r2
 8008170:	d018      	beq.n	80081a4 <protocol_exec_rt_system+0x578>
      // Spindle stop override allowed only while in HOLD state.
      // NOTE: Report counters are set in spindle_set_state() when spindle stop is executed.
      if (sys.state == STATE_HOLD) {
 8008172:	4b29      	ldr	r3, [pc, #164]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	2b10      	cmp	r3, #16
 8008178:	d114      	bne.n	80081a4 <protocol_exec_rt_system+0x578>
        if (!(sys.spindle_stop_ovr)) { sys.spindle_stop_ovr = SPINDLE_STOP_OVR_INITIATE; }
 800817a:	4b27      	ldr	r3, [pc, #156]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 800817c:	7a9b      	ldrb	r3, [r3, #10]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d103      	bne.n	800818a <protocol_exec_rt_system+0x55e>
 8008182:	4b25      	ldr	r3, [pc, #148]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008184:	2202      	movs	r2, #2
 8008186:	729a      	strb	r2, [r3, #10]
 8008188:	e00c      	b.n	80081a4 <protocol_exec_rt_system+0x578>
        else if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_ENABLED) { sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE; }
 800818a:	4b23      	ldr	r3, [pc, #140]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 800818c:	7a9b      	ldrb	r3, [r3, #10]
 800818e:	001a      	movs	r2, r3
 8008190:	2301      	movs	r3, #1
 8008192:	4013      	ands	r3, r2
 8008194:	d006      	beq.n	80081a4 <protocol_exec_rt_system+0x578>
 8008196:	4b20      	ldr	r3, [pc, #128]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008198:	7a9b      	ldrb	r3, [r3, #10]
 800819a:	2204      	movs	r2, #4
 800819c:	4313      	orrs	r3, r2
 800819e:	b2da      	uxtb	r2, r3
 80081a0:	4b1d      	ldr	r3, [pc, #116]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 80081a2:	729a      	strb	r2, [r3, #10]
      }
    }

    // NOTE: Since coolant state always performs a planner sync whenever it changes, the current
    // run state can be determined by checking the parser state.
    if (rt_exec & (EXEC_COOLANT_FLOOD_OVR_TOGGLE | EXEC_COOLANT_MIST_OVR_TOGGLE)) {
 80081a4:	1cfb      	adds	r3, r7, #3
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	22c0      	movs	r2, #192	; 0xc0
 80081aa:	4013      	ands	r3, r2
 80081ac:	d028      	beq.n	8008200 <protocol_exec_rt_system+0x5d4>
      if ((sys.state == STATE_IDLE) || (sys.state & (STATE_CYCLE | STATE_HOLD))) {
 80081ae:	4b1a      	ldr	r3, [pc, #104]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d005      	beq.n	80081c2 <protocol_exec_rt_system+0x596>
 80081b6:	4b18      	ldr	r3, [pc, #96]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	001a      	movs	r2, r3
 80081bc:	2318      	movs	r3, #24
 80081be:	4013      	ands	r3, r2
 80081c0:	d01e      	beq.n	8008200 <protocol_exec_rt_system+0x5d4>
        uint8_t coolant_state = gc_state.modal.coolant;
 80081c2:	1d3b      	adds	r3, r7, #4
 80081c4:	4a17      	ldr	r2, [pc, #92]	; (8008224 <protocol_exec_rt_system+0x5f8>)
 80081c6:	7a12      	ldrb	r2, [r2, #8]
 80081c8:	701a      	strb	r2, [r3, #0]
          if (rt_exec & EXEC_COOLANT_FLOOD_OVR_TOGGLE) {
            if (coolant_state & COOLANT_FLOOD_ENABLE) { bit_false(coolant_state,COOLANT_FLOOD_ENABLE); }
            else { coolant_state |= COOLANT_FLOOD_ENABLE; }
          }
        #else
          if (coolant_state & COOLANT_FLOOD_ENABLE) { bit_false(coolant_state,COOLANT_FLOOD_ENABLE); }
 80081ca:	1d3b      	adds	r3, r7, #4
 80081cc:	781b      	ldrb	r3, [r3, #0]
 80081ce:	2240      	movs	r2, #64	; 0x40
 80081d0:	4013      	ands	r3, r2
 80081d2:	d006      	beq.n	80081e2 <protocol_exec_rt_system+0x5b6>
 80081d4:	1d3b      	adds	r3, r7, #4
 80081d6:	1d3a      	adds	r2, r7, #4
 80081d8:	7812      	ldrb	r2, [r2, #0]
 80081da:	2140      	movs	r1, #64	; 0x40
 80081dc:	438a      	bics	r2, r1
 80081de:	701a      	strb	r2, [r3, #0]
 80081e0:	e005      	b.n	80081ee <protocol_exec_rt_system+0x5c2>
          else { coolant_state |= COOLANT_FLOOD_ENABLE; }
 80081e2:	1d3b      	adds	r3, r7, #4
 80081e4:	1d3a      	adds	r2, r7, #4
 80081e6:	7812      	ldrb	r2, [r2, #0]
 80081e8:	2140      	movs	r1, #64	; 0x40
 80081ea:	430a      	orrs	r2, r1
 80081ec:	701a      	strb	r2, [r3, #0]
        #endif
        coolant_set_state(coolant_state); // Report counter set in coolant_set_state().
 80081ee:	1d3b      	adds	r3, r7, #4
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	0018      	movs	r0, r3
 80081f4:	f7fb fae4 	bl	80037c0 <coolant_set_state>
        gc_state.modal.coolant = coolant_state;
 80081f8:	4b0a      	ldr	r3, [pc, #40]	; (8008224 <protocol_exec_rt_system+0x5f8>)
 80081fa:	1d3a      	adds	r2, r7, #4
 80081fc:	7812      	ldrb	r2, [r2, #0]
 80081fe:	721a      	strb	r2, [r3, #8]
      sys_rt_exec_debug = 0;
    }
  #endif

  // Reload step segment buffer
  if (sys.state & (STATE_CYCLE | STATE_HOLD | STATE_SAFETY_DOOR | STATE_HOMING | STATE_SLEEP| STATE_JOG)) {
 8008200:	4b05      	ldr	r3, [pc, #20]	; (8008218 <protocol_exec_rt_system+0x5ec>)
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	001a      	movs	r2, r3
 8008206:	23fc      	movs	r3, #252	; 0xfc
 8008208:	4013      	ands	r3, r2
 800820a:	d001      	beq.n	8008210 <protocol_exec_rt_system+0x5e4>
    st_prep_buffer();
 800820c:	f002 fb76 	bl	800a8fc <st_prep_buffer>
  }

}
 8008210:	46bd      	mov	sp, r7
 8008212:	b002      	add	sp, #8
 8008214:	bd80      	pop	{r7, pc}
 8008216:	46c0      	nop			; (mov r8, r8)
 8008218:	20000b2c 	.word	0x20000b2c
 800821c:	20000b28 	.word	0x20000b28
 8008220:	20000b40 	.word	0x20000b40
 8008224:	2000095c 	.word	0x2000095c

08008228 <protocol_exec_rt_suspend>:
// The system will enter this loop, create local variables for suspend tasks, and return to
// whatever function that invoked the suspend, such that Grbl resumes normal operation.
// This function is written in a way to promote custom parking motions. Simply use this as a
// template
static void protocol_exec_rt_suspend()
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
    #ifdef USE_LINE_NUMBERS
      pl_data->line_number = PARKING_MOTION_LINE_NUMBER;
    #endif
  #endif

  plan_block_t *block = plan_get_current_block();
 800822e:	f7fe fd47 	bl	8006cc0 <plan_get_current_block>
 8008232:	0003      	movs	r3, r0
 8008234:	607b      	str	r3, [r7, #4]
  uint8_t restore_condition;
  #ifdef VARIABLE_SPINDLE
    float restore_spindle_speed;
    if (block == NULL) {
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d10b      	bne.n	8008254 <protocol_exec_rt_suspend+0x2c>
      restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 800823c:	4ba4      	ldr	r3, [pc, #656]	; (80084d0 <protocol_exec_rt_suspend+0x2a8>)
 800823e:	7a59      	ldrb	r1, [r3, #9]
 8008240:	4ba3      	ldr	r3, [pc, #652]	; (80084d0 <protocol_exec_rt_suspend+0x2a8>)
 8008242:	7a1a      	ldrb	r2, [r3, #8]
 8008244:	230f      	movs	r3, #15
 8008246:	18fb      	adds	r3, r7, r3
 8008248:	430a      	orrs	r2, r1
 800824a:	701a      	strb	r2, [r3, #0]
      restore_spindle_speed = gc_state.spindle_speed;
 800824c:	4ba0      	ldr	r3, [pc, #640]	; (80084d0 <protocol_exec_rt_suspend+0x2a8>)
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	60bb      	str	r3, [r7, #8]
 8008252:	e007      	b.n	8008264 <protocol_exec_rt_suspend+0x3c>
    } else {
      restore_condition = block->condition;
 8008254:	230f      	movs	r3, #15
 8008256:	18fb      	adds	r3, r7, r3
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	7c52      	ldrb	r2, [r2, #17]
 800825c:	701a      	strb	r2, [r3, #0]
      restore_spindle_speed = block->spindle_speed;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008262:	60bb      	str	r3, [r7, #8]
    }
    #ifdef DISABLE_LASER_DURING_HOLD
      if (bit_istrue(settings.flags, BITFLAG_LASER_MODE)) {
 8008264:	4b9b      	ldr	r3, [pc, #620]	; (80084d4 <protocol_exec_rt_suspend+0x2ac>)
 8008266:	2248      	movs	r2, #72	; 0x48
 8008268:	5c9b      	ldrb	r3, [r3, r2]
 800826a:	001a      	movs	r2, r3
 800826c:	2302      	movs	r3, #2
 800826e:	4013      	ands	r3, r2
 8008270:	d100      	bne.n	8008274 <protocol_exec_rt_suspend+0x4c>
 8008272:	e123      	b.n	80084bc <protocol_exec_rt_suspend+0x294>
        system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP);
 8008274:	2020      	movs	r0, #32
 8008276:	f003 fe23 	bl	800bec0 <system_set_exec_accessory_override_flag>
  #else
    if (block == NULL) { restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant); }
    else { restore_condition = block->condition; }
  #endif

  while (sys.suspend) {
 800827a:	e11f      	b.n	80084bc <protocol_exec_rt_suspend+0x294>

    if (sys.abort) { return; }
 800827c:	4b96      	ldr	r3, [pc, #600]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800827e:	785b      	ldrb	r3, [r3, #1]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d000      	beq.n	8008286 <protocol_exec_rt_suspend+0x5e>
 8008284:	e120      	b.n	80084c8 <protocol_exec_rt_suspend+0x2a0>

    // Block until initial hold is complete and the machine has stopped motion.
    if (sys.suspend & SUSPEND_HOLD_COMPLETE) {
 8008286:	4b94      	ldr	r3, [pc, #592]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008288:	789b      	ldrb	r3, [r3, #2]
 800828a:	001a      	movs	r2, r3
 800828c:	2301      	movs	r3, #1
 800828e:	4013      	ands	r3, r2
 8008290:	d100      	bne.n	8008294 <protocol_exec_rt_suspend+0x6c>
 8008292:	e111      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>

      // Parking manager. Handles de/re-energizing, switch state checks, and parking motions for 
      // the safety door and sleep states.
      if (sys.state & (STATE_SAFETY_DOOR | STATE_SLEEP)) {
 8008294:	4b90      	ldr	r3, [pc, #576]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	001a      	movs	r2, r3
 800829a:	23c0      	movs	r3, #192	; 0xc0
 800829c:	4013      	ands	r3, r2
 800829e:	d100      	bne.n	80082a2 <protocol_exec_rt_suspend+0x7a>
 80082a0:	e0a3      	b.n	80083ea <protocol_exec_rt_suspend+0x1c2>
      
        // Handles retraction motions and de-energizing.
        if (bit_isfalse(sys.suspend,SUSPEND_RETRACT_COMPLETE)) {
 80082a2:	4b8d      	ldr	r3, [pc, #564]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80082a4:	789b      	ldrb	r3, [r3, #2]
 80082a6:	001a      	movs	r2, r3
 80082a8:	2304      	movs	r3, #4
 80082aa:	4013      	ands	r3, r2
 80082ac:	d119      	bne.n	80082e2 <protocol_exec_rt_suspend+0xba>

          // Ensure any prior spindle stop override is disabled at start of safety door routine.
          sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED;
 80082ae:	4b8a      	ldr	r3, [pc, #552]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	729a      	strb	r2, [r3, #10]

          #ifndef PARKING_ENABLE

            spindle_set_state(SPINDLE_DISABLE,0.0f); // De-energize
 80082b4:	2300      	movs	r3, #0
 80082b6:	1c19      	adds	r1, r3, #0
 80082b8:	2000      	movs	r0, #0
 80082ba:	f001 fe89 	bl	8009fd0 <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE);     // De-energize
 80082be:	2000      	movs	r0, #0
 80082c0:	f7fb fa7e 	bl	80037c0 <coolant_set_state>

            }

          #endif

          sys.suspend &= ~(SUSPEND_RESTART_RETRACT);
 80082c4:	4b84      	ldr	r3, [pc, #528]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80082c6:	789b      	ldrb	r3, [r3, #2]
 80082c8:	2202      	movs	r2, #2
 80082ca:	4393      	bics	r3, r2
 80082cc:	b2da      	uxtb	r2, r3
 80082ce:	4b82      	ldr	r3, [pc, #520]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80082d0:	709a      	strb	r2, [r3, #2]
          sys.suspend |= SUSPEND_RETRACT_COMPLETE;
 80082d2:	4b81      	ldr	r3, [pc, #516]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80082d4:	789b      	ldrb	r3, [r3, #2]
 80082d6:	2204      	movs	r2, #4
 80082d8:	4313      	orrs	r3, r2
 80082da:	b2da      	uxtb	r2, r3
 80082dc:	4b7e      	ldr	r3, [pc, #504]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80082de:	709a      	strb	r2, [r3, #2]
 80082e0:	e0ea      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>

        } else {

          
          if (sys.state == STATE_SLEEP) {
 80082e2:	4b7d      	ldr	r3, [pc, #500]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	2b80      	cmp	r3, #128	; 0x80
 80082e8:	d114      	bne.n	8008314 <protocol_exec_rt_suspend+0xec>
            report_feedback_message(MESSAGE_SLEEP_MODE);
 80082ea:	200b      	movs	r0, #11
 80082ec:	f000 f9d8 	bl	80086a0 <report_feedback_message>
            // Spindle and coolant should already be stopped, but do it again just to be sure.
            spindle_set_state(SPINDLE_DISABLE,0.0f); // De-energize
 80082f0:	2300      	movs	r3, #0
 80082f2:	1c19      	adds	r1, r3, #0
 80082f4:	2000      	movs	r0, #0
 80082f6:	f001 fe6b 	bl	8009fd0 <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE); // De-energize
 80082fa:	2000      	movs	r0, #0
 80082fc:	f7fb fa60 	bl	80037c0 <coolant_set_state>
            st_go_idle(); // Disable steppers
 8008300:	f001 ff4e 	bl	800a1a0 <st_go_idle>
            while (!(sys.abort)) { protocol_exec_rt_system(); } // Do nothing until reset.
 8008304:	e001      	b.n	800830a <protocol_exec_rt_suspend+0xe2>
 8008306:	f7ff fc91 	bl	8007c2c <protocol_exec_rt_system>
 800830a:	4b73      	ldr	r3, [pc, #460]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800830c:	785b      	ldrb	r3, [r3, #1]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d0f9      	beq.n	8008306 <protocol_exec_rt_suspend+0xde>
            return; // Abort received. Return to re-initialize.
 8008312:	e0da      	b.n	80084ca <protocol_exec_rt_suspend+0x2a2>
          }    
          
          // Allows resuming from parking/safety door. Actively checks if safety door is closed and ready to resume.
          if (sys.state == STATE_SAFETY_DOOR) {
 8008314:	4b70      	ldr	r3, [pc, #448]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	2b40      	cmp	r3, #64	; 0x40
 800831a:	d10a      	bne.n	8008332 <protocol_exec_rt_suspend+0x10a>
            if (!(system_check_safety_door_ajar())) {
 800831c:	f003 f9c2 	bl	800b6a4 <system_check_safety_door_ajar>
 8008320:	1e03      	subs	r3, r0, #0
 8008322:	d106      	bne.n	8008332 <protocol_exec_rt_suspend+0x10a>
              sys.suspend &= ~(SUSPEND_SAFETY_DOOR_AJAR); // Reset door ajar flag to denote ready to resume.
 8008324:	4b6c      	ldr	r3, [pc, #432]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008326:	789b      	ldrb	r3, [r3, #2]
 8008328:	2220      	movs	r2, #32
 800832a:	4393      	bics	r3, r2
 800832c:	b2da      	uxtb	r2, r3
 800832e:	4b6a      	ldr	r3, [pc, #424]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008330:	709a      	strb	r2, [r3, #2]
            }
          }

          // Handles parking restore and safety door resume.
          if (sys.suspend & SUSPEND_INITIATE_RESTORE) {
 8008332:	4b69      	ldr	r3, [pc, #420]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008334:	789b      	ldrb	r3, [r3, #2]
 8008336:	001a      	movs	r2, r3
 8008338:	2308      	movs	r3, #8
 800833a:	4013      	ands	r3, r2
 800833c:	d100      	bne.n	8008340 <protocol_exec_rt_suspend+0x118>
 800833e:	e0bb      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>
                }
              }
            #endif

            // Delayed Tasks: Restart spindle and coolant, delay to power-up, then resume cycle.
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8008340:	4b63      	ldr	r3, [pc, #396]	; (80084d0 <protocol_exec_rt_suspend+0x2a8>)
 8008342:	7a5b      	ldrb	r3, [r3, #9]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d025      	beq.n	8008394 <protocol_exec_rt_suspend+0x16c>
              // Block if safety door re-opened during prior restore actions.
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 8008348:	4b63      	ldr	r3, [pc, #396]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800834a:	789b      	ldrb	r3, [r3, #2]
 800834c:	001a      	movs	r2, r3
 800834e:	2302      	movs	r3, #2
 8008350:	4013      	ands	r3, r2
 8008352:	d11f      	bne.n	8008394 <protocol_exec_rt_suspend+0x16c>
                if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 8008354:	4b5f      	ldr	r3, [pc, #380]	; (80084d4 <protocol_exec_rt_suspend+0x2ac>)
 8008356:	2248      	movs	r2, #72	; 0x48
 8008358:	5c9b      	ldrb	r3, [r3, r2]
 800835a:	001a      	movs	r2, r3
 800835c:	2302      	movs	r3, #2
 800835e:	4013      	ands	r3, r2
 8008360:	d007      	beq.n	8008372 <protocol_exec_rt_suspend+0x14a>
                  // When in laser mode, ignore spindle spin-up delay. Set to turn on laser when cycle starts.
                  bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8008362:	4b5d      	ldr	r3, [pc, #372]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008364:	791b      	ldrb	r3, [r3, #4]
 8008366:	2208      	movs	r2, #8
 8008368:	4313      	orrs	r3, r2
 800836a:	b2da      	uxtb	r2, r3
 800836c:	4b5a      	ldr	r3, [pc, #360]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800836e:	711a      	strb	r2, [r3, #4]
 8008370:	e010      	b.n	8008394 <protocol_exec_rt_suspend+0x16c>
                } else {
                  spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8008372:	230f      	movs	r3, #15
 8008374:	18fb      	adds	r3, r7, r3
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	2230      	movs	r2, #48	; 0x30
 800837a:	4013      	ands	r3, r2
 800837c:	b2db      	uxtb	r3, r3
 800837e:	68ba      	ldr	r2, [r7, #8]
 8008380:	1c11      	adds	r1, r2, #0
 8008382:	0018      	movs	r0, r3
 8008384:	f001 fe24 	bl	8009fd0 <spindle_set_state>
                  delay_sec(SAFETY_DOOR_SPINDLE_DELAY, DELAY_MODE_SYS_SUSPEND);
 8008388:	2381      	movs	r3, #129	; 0x81
 800838a:	05db      	lsls	r3, r3, #23
 800838c:	2101      	movs	r1, #1
 800838e:	1c18      	adds	r0, r3, #0
 8008390:	f7fe f98a 	bl	80066a8 <delay_sec>
                }
              }
            }
            if (gc_state.modal.coolant != COOLANT_DISABLE) {
 8008394:	4b4e      	ldr	r3, [pc, #312]	; (80084d0 <protocol_exec_rt_suspend+0x2a8>)
 8008396:	7a1b      	ldrb	r3, [r3, #8]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d014      	beq.n	80083c6 <protocol_exec_rt_suspend+0x19e>
              // Block if safety door re-opened during prior restore actions.
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 800839c:	4b4e      	ldr	r3, [pc, #312]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800839e:	789b      	ldrb	r3, [r3, #2]
 80083a0:	001a      	movs	r2, r3
 80083a2:	2302      	movs	r3, #2
 80083a4:	4013      	ands	r3, r2
 80083a6:	d10e      	bne.n	80083c6 <protocol_exec_rt_suspend+0x19e>
                // NOTE: Laser mode will honor this delay. An exhaust system is often controlled by this pin.
                coolant_set_state((restore_condition & (PL_COND_FLAG_COOLANT_FLOOD | PL_COND_FLAG_COOLANT_FLOOD)));
 80083a8:	230f      	movs	r3, #15
 80083aa:	18fb      	adds	r3, r7, r3
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	2240      	movs	r2, #64	; 0x40
 80083b0:	4013      	ands	r3, r2
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	0018      	movs	r0, r3
 80083b6:	f7fb fa03 	bl	80037c0 <coolant_set_state>
                delay_sec(SAFETY_DOOR_COOLANT_DELAY, DELAY_MODE_SYS_SUSPEND);
 80083ba:	23fe      	movs	r3, #254	; 0xfe
 80083bc:	059b      	lsls	r3, r3, #22
 80083be:	2101      	movs	r1, #1
 80083c0:	1c18      	adds	r0, r3, #0
 80083c2:	f7fe f971 	bl	80066a8 <delay_sec>
                  mc_parking_motion(restore_target, pl_data);
                }
              }
            #endif

            if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 80083c6:	4b44      	ldr	r3, [pc, #272]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80083c8:	789b      	ldrb	r3, [r3, #2]
 80083ca:	001a      	movs	r2, r3
 80083cc:	2302      	movs	r3, #2
 80083ce:	4013      	ands	r3, r2
 80083d0:	d000      	beq.n	80083d4 <protocol_exec_rt_suspend+0x1ac>
 80083d2:	e071      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>
              sys.suspend |= SUSPEND_RESTORE_COMPLETE;
 80083d4:	4b40      	ldr	r3, [pc, #256]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80083d6:	789b      	ldrb	r3, [r3, #2]
 80083d8:	2210      	movs	r2, #16
 80083da:	4313      	orrs	r3, r2
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	4b3e      	ldr	r3, [pc, #248]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80083e0:	709a      	strb	r2, [r3, #2]
              system_set_exec_state_flag(EXEC_CYCLE_START); // Set to resume program.
 80083e2:	2002      	movs	r0, #2
 80083e4:	f003 fcfc 	bl	800bde0 <system_set_exec_state_flag>
 80083e8:	e066      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>

      } else {

        // Feed hold manager. Controls spindle stop override states.
        // NOTE: Hold ensured as completed by condition check at the beginning of suspend routine.
        if (sys.spindle_stop_ovr) {
 80083ea:	4b3b      	ldr	r3, [pc, #236]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80083ec:	7a9b      	ldrb	r3, [r3, #10]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d04a      	beq.n	8008488 <protocol_exec_rt_suspend+0x260>
          // Handles beginning of spindle stop
          if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_INITIATE) {
 80083f2:	4b39      	ldr	r3, [pc, #228]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80083f4:	7a9b      	ldrb	r3, [r3, #10]
 80083f6:	001a      	movs	r2, r3
 80083f8:	2302      	movs	r3, #2
 80083fa:	4013      	ands	r3, r2
 80083fc:	d010      	beq.n	8008420 <protocol_exec_rt_suspend+0x1f8>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 80083fe:	4b34      	ldr	r3, [pc, #208]	; (80084d0 <protocol_exec_rt_suspend+0x2a8>)
 8008400:	7a5b      	ldrb	r3, [r3, #9]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d008      	beq.n	8008418 <protocol_exec_rt_suspend+0x1f0>
              spindle_set_state(SPINDLE_DISABLE,0.0f); // De-energize
 8008406:	2300      	movs	r3, #0
 8008408:	1c19      	adds	r1, r3, #0
 800840a:	2000      	movs	r0, #0
 800840c:	f001 fde0 	bl	8009fd0 <spindle_set_state>
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_ENABLED; // Set stop override state to enabled, if de-energized.
 8008410:	4b31      	ldr	r3, [pc, #196]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008412:	2201      	movs	r2, #1
 8008414:	729a      	strb	r2, [r3, #10]
 8008416:	e04f      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>
            } else {
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 8008418:	4b2f      	ldr	r3, [pc, #188]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800841a:	2200      	movs	r2, #0
 800841c:	729a      	strb	r2, [r3, #10]
 800841e:	e04b      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>
            }
          // Handles restoring of spindle state
          } else if (sys.spindle_stop_ovr & (SPINDLE_STOP_OVR_RESTORE | SPINDLE_STOP_OVR_RESTORE_CYCLE)) {
 8008420:	4b2d      	ldr	r3, [pc, #180]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008422:	7a9b      	ldrb	r3, [r3, #10]
 8008424:	001a      	movs	r2, r3
 8008426:	230c      	movs	r3, #12
 8008428:	4013      	ands	r3, r2
 800842a:	d045      	beq.n	80084b8 <protocol_exec_rt_suspend+0x290>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 800842c:	4b28      	ldr	r3, [pc, #160]	; (80084d0 <protocol_exec_rt_suspend+0x2a8>)
 800842e:	7a5b      	ldrb	r3, [r3, #9]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d01c      	beq.n	800846e <protocol_exec_rt_suspend+0x246>
              report_feedback_message(MESSAGE_SPINDLE_RESTORE);
 8008434:	200a      	movs	r0, #10
 8008436:	f000 f933 	bl	80086a0 <report_feedback_message>
              if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 800843a:	4b26      	ldr	r3, [pc, #152]	; (80084d4 <protocol_exec_rt_suspend+0x2ac>)
 800843c:	2248      	movs	r2, #72	; 0x48
 800843e:	5c9b      	ldrb	r3, [r3, r2]
 8008440:	001a      	movs	r2, r3
 8008442:	2302      	movs	r3, #2
 8008444:	4013      	ands	r3, r2
 8008446:	d007      	beq.n	8008458 <protocol_exec_rt_suspend+0x230>
                // When in laser mode, ignore spindle spin-up delay. Set to turn on laser when cycle starts.
                bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8008448:	4b23      	ldr	r3, [pc, #140]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800844a:	791b      	ldrb	r3, [r3, #4]
 800844c:	2208      	movs	r2, #8
 800844e:	4313      	orrs	r3, r2
 8008450:	b2da      	uxtb	r2, r3
 8008452:	4b21      	ldr	r3, [pc, #132]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008454:	711a      	strb	r2, [r3, #4]
 8008456:	e00a      	b.n	800846e <protocol_exec_rt_suspend+0x246>
              } else {
                spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8008458:	230f      	movs	r3, #15
 800845a:	18fb      	adds	r3, r7, r3
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	2230      	movs	r2, #48	; 0x30
 8008460:	4013      	ands	r3, r2
 8008462:	b2db      	uxtb	r3, r3
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	1c11      	adds	r1, r2, #0
 8008468:	0018      	movs	r0, r3
 800846a:	f001 fdb1 	bl	8009fd0 <spindle_set_state>
              }
            }
            if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_RESTORE_CYCLE) {
 800846e:	4b1a      	ldr	r3, [pc, #104]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008470:	7a9b      	ldrb	r3, [r3, #10]
 8008472:	001a      	movs	r2, r3
 8008474:	2308      	movs	r3, #8
 8008476:	4013      	ands	r3, r2
 8008478:	d002      	beq.n	8008480 <protocol_exec_rt_suspend+0x258>
              system_set_exec_state_flag(EXEC_CYCLE_START);  // Set to resume program.
 800847a:	2002      	movs	r0, #2
 800847c:	f003 fcb0 	bl	800bde0 <system_set_exec_state_flag>
            }
            sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 8008480:	4b15      	ldr	r3, [pc, #84]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 8008482:	2200      	movs	r2, #0
 8008484:	729a      	strb	r2, [r3, #10]
 8008486:	e017      	b.n	80084b8 <protocol_exec_rt_suspend+0x290>
          }
        } else {
          // Handles spindle state during hold. NOTE: Spindle speed overrides may be altered during hold state.
          // NOTE: STEP_CONTROL_UPDATE_SPINDLE_PWM is automatically reset upon resume in step generator.
          if (bit_istrue(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM)) {
 8008488:	4b13      	ldr	r3, [pc, #76]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 800848a:	791b      	ldrb	r3, [r3, #4]
 800848c:	001a      	movs	r2, r3
 800848e:	2308      	movs	r3, #8
 8008490:	4013      	ands	r3, r2
 8008492:	d011      	beq.n	80084b8 <protocol_exec_rt_suspend+0x290>
            spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8008494:	230f      	movs	r3, #15
 8008496:	18fb      	adds	r3, r7, r3
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	2230      	movs	r2, #48	; 0x30
 800849c:	4013      	ands	r3, r2
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	1c11      	adds	r1, r2, #0
 80084a4:	0018      	movs	r0, r3
 80084a6:	f001 fd93 	bl	8009fd0 <spindle_set_state>
            bit_false(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 80084aa:	4b0b      	ldr	r3, [pc, #44]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80084ac:	791b      	ldrb	r3, [r3, #4]
 80084ae:	2208      	movs	r2, #8
 80084b0:	4393      	bics	r3, r2
 80084b2:	b2da      	uxtb	r2, r3
 80084b4:	4b08      	ldr	r3, [pc, #32]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80084b6:	711a      	strb	r2, [r3, #4]
        }

      }
    }

    protocol_exec_rt_system();
 80084b8:	f7ff fbb8 	bl	8007c2c <protocol_exec_rt_system>
  while (sys.suspend) {
 80084bc:	4b06      	ldr	r3, [pc, #24]	; (80084d8 <protocol_exec_rt_suspend+0x2b0>)
 80084be:	789b      	ldrb	r3, [r3, #2]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d000      	beq.n	80084c6 <protocol_exec_rt_suspend+0x29e>
 80084c4:	e6da      	b.n	800827c <protocol_exec_rt_suspend+0x54>
 80084c6:	e000      	b.n	80084ca <protocol_exec_rt_suspend+0x2a2>
    if (sys.abort) { return; }
 80084c8:	46c0      	nop			; (mov r8, r8)

  }
}
 80084ca:	46bd      	mov	sp, r7
 80084cc:	b004      	add	sp, #16
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	2000095c 	.word	0x2000095c
 80084d4:	20000acc 	.word	0x20000acc
 80084d8:	20000b2c 	.word	0x20000b2c

080084dc <report_util_setting_prefix>:

#include "grbl.h"


// Internal report utilities to reduce flash with repetitive tasks turned into functions.
void report_util_setting_prefix(uint8_t n) { serial_write('$'); print_uint8_base10(n); serial_write('='); }
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	0002      	movs	r2, r0
 80084e4:	1dfb      	adds	r3, r7, #7
 80084e6:	701a      	strb	r2, [r3, #0]
 80084e8:	2024      	movs	r0, #36	; 0x24
 80084ea:	f000 fefd 	bl	80092e8 <serial_write>
 80084ee:	1dfb      	adds	r3, r7, #7
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	0018      	movs	r0, r3
 80084f4:	f7ff f85a 	bl	80075ac <print_uint8_base10>
 80084f8:	203d      	movs	r0, #61	; 0x3d
 80084fa:	f000 fef5 	bl	80092e8 <serial_write>
 80084fe:	46c0      	nop			; (mov r8, r8)
 8008500:	46bd      	mov	sp, r7
 8008502:	b002      	add	sp, #8
 8008504:	bd80      	pop	{r7, pc}
	...

08008508 <report_util_line_feed>:
static void report_util_line_feed() { printPgmString(PSTR("\r\n")); }
 8008508:	b580      	push	{r7, lr}
 800850a:	af00      	add	r7, sp, #0
 800850c:	4b03      	ldr	r3, [pc, #12]	; (800851c <report_util_line_feed+0x14>)
 800850e:	0018      	movs	r0, r3
 8008510:	f7ff f838 	bl	8007584 <printString>
 8008514:	46c0      	nop			; (mov r8, r8)
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	46c0      	nop			; (mov r8, r8)
 800851c:	0800d740 	.word	0x0800d740

08008520 <report_util_feedback_line_feed>:
static void report_util_feedback_line_feed() { serial_write(']'); report_util_line_feed(); }
 8008520:	b580      	push	{r7, lr}
 8008522:	af00      	add	r7, sp, #0
 8008524:	205d      	movs	r0, #93	; 0x5d
 8008526:	f000 fedf 	bl	80092e8 <serial_write>
 800852a:	f7ff ffed 	bl	8008508 <report_util_line_feed>
 800852e:	46c0      	nop			; (mov r8, r8)
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <report_util_gcode_modes_G>:
static void report_util_gcode_modes_G() { printPgmString(PSTR(" G")); }
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
 8008538:	4b03      	ldr	r3, [pc, #12]	; (8008548 <report_util_gcode_modes_G+0x14>)
 800853a:	0018      	movs	r0, r3
 800853c:	f7ff f822 	bl	8007584 <printString>
 8008540:	46c0      	nop			; (mov r8, r8)
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	46c0      	nop			; (mov r8, r8)
 8008548:	0800d744 	.word	0x0800d744

0800854c <report_util_gcode_modes_M>:
static void report_util_gcode_modes_M() { printPgmString(PSTR(" M")); }
 800854c:	b580      	push	{r7, lr}
 800854e:	af00      	add	r7, sp, #0
 8008550:	4b03      	ldr	r3, [pc, #12]	; (8008560 <report_util_gcode_modes_M+0x14>)
 8008552:	0018      	movs	r0, r3
 8008554:	f7ff f816 	bl	8007584 <printString>
 8008558:	46c0      	nop			; (mov r8, r8)
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	46c0      	nop			; (mov r8, r8)
 8008560:	0800d748 	.word	0x0800d748

08008564 <report_util_axis_values>:
// static void report_util_comment_line_feed() { serial_write(')'); report_util_line_feed(); }
static void report_util_axis_values(float *axis_value) {
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 800856c:	230f      	movs	r3, #15
 800856e:	18fb      	adds	r3, r7, r3
 8008570:	2200      	movs	r2, #0
 8008572:	701a      	strb	r2, [r3, #0]
 8008574:	e018      	b.n	80085a8 <report_util_axis_values+0x44>
    printFloat_CoordValue(axis_value[idx]);
 8008576:	230f      	movs	r3, #15
 8008578:	18fb      	adds	r3, r7, r3
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	18d3      	adds	r3, r2, r3
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	1c18      	adds	r0, r3, #0
 8008586:	f7ff f92b 	bl	80077e0 <printFloat_CoordValue>
    if (idx < (N_AXIS-1)) { serial_write(','); }
 800858a:	230f      	movs	r3, #15
 800858c:	18fb      	adds	r3, r7, r3
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	2b01      	cmp	r3, #1
 8008592:	d802      	bhi.n	800859a <report_util_axis_values+0x36>
 8008594:	202c      	movs	r0, #44	; 0x2c
 8008596:	f000 fea7 	bl	80092e8 <serial_write>
  for (idx=0; idx<N_AXIS; idx++) {
 800859a:	230f      	movs	r3, #15
 800859c:	18fb      	adds	r3, r7, r3
 800859e:	781a      	ldrb	r2, [r3, #0]
 80085a0:	230f      	movs	r3, #15
 80085a2:	18fb      	adds	r3, r7, r3
 80085a4:	3201      	adds	r2, #1
 80085a6:	701a      	strb	r2, [r3, #0]
 80085a8:	230f      	movs	r3, #15
 80085aa:	18fb      	adds	r3, r7, r3
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	2b02      	cmp	r3, #2
 80085b0:	d9e1      	bls.n	8008576 <report_util_axis_values+0x12>
  }
}
 80085b2:	46c0      	nop			; (mov r8, r8)
 80085b4:	46bd      	mov	sp, r7
 80085b6:	b004      	add	sp, #16
 80085b8:	bd80      	pop	{r7, pc}

080085ba <report_util_uint8_setting>:
  }
  report_util_comment_line_feed();
}
*/

static void report_util_uint8_setting(uint8_t n, int val) {
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b082      	sub	sp, #8
 80085be:	af00      	add	r7, sp, #0
 80085c0:	0002      	movs	r2, r0
 80085c2:	6039      	str	r1, [r7, #0]
 80085c4:	1dfb      	adds	r3, r7, #7
 80085c6:	701a      	strb	r2, [r3, #0]
  report_util_setting_prefix(n);
 80085c8:	1dfb      	adds	r3, r7, #7
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	0018      	movs	r0, r3
 80085ce:	f7ff ff85 	bl	80084dc <report_util_setting_prefix>
  print_uint8_base10(val);
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	0018      	movs	r0, r3
 80085d8:	f7fe ffe8 	bl	80075ac <print_uint8_base10>
  report_util_line_feed(); // report_util_setting_string(n); 
 80085dc:	f7ff ff94 	bl	8008508 <report_util_line_feed>
}
 80085e0:	46c0      	nop			; (mov r8, r8)
 80085e2:	46bd      	mov	sp, r7
 80085e4:	b002      	add	sp, #8
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <report_util_float_setting>:
static void report_util_float_setting(uint8_t n, float val, uint8_t n_decimal) {
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6039      	str	r1, [r7, #0]
 80085f0:	0011      	movs	r1, r2
 80085f2:	1dfb      	adds	r3, r7, #7
 80085f4:	1c02      	adds	r2, r0, #0
 80085f6:	701a      	strb	r2, [r3, #0]
 80085f8:	1dbb      	adds	r3, r7, #6
 80085fa:	1c0a      	adds	r2, r1, #0
 80085fc:	701a      	strb	r2, [r3, #0]
  report_util_setting_prefix(n);
 80085fe:	1dfb      	adds	r3, r7, #7
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	0018      	movs	r0, r3
 8008604:	f7ff ff6a 	bl	80084dc <report_util_setting_prefix>
  printFloat(val, n_decimal);
 8008608:	1dbb      	adds	r3, r7, #6
 800860a:	781a      	ldrb	r2, [r3, #0]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	0011      	movs	r1, r2
 8008610:	1c18      	adds	r0, r3, #0
 8008612:	f7ff f82d 	bl	8007670 <printFloat>
  report_util_line_feed(); // report_util_setting_string(n);
 8008616:	f7ff ff77 	bl	8008508 <report_util_line_feed>
}
 800861a:	46c0      	nop			; (mov r8, r8)
 800861c:	46bd      	mov	sp, r7
 800861e:	b002      	add	sp, #8
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <report_status_message>:
// 'error:'  to indicate some error event with the line or some critical system error during
// operation. Errors events can originate from the g-code parser, settings module, or asynchronously
// from a critical error, such as a triggered hard limit. Interface should always monitor for these
// responses.
void report_status_message(uint8_t status_code)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af00      	add	r7, sp, #0
 800862a:	0002      	movs	r2, r0
 800862c:	1dfb      	adds	r3, r7, #7
 800862e:	701a      	strb	r2, [r3, #0]
  switch(status_code) {
 8008630:	1dfb      	adds	r3, r7, #7
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d104      	bne.n	8008642 <report_status_message+0x1e>
    case STATUS_OK: // STATUS_OK
      printPgmString(PSTR("ok\r\n")); break;
 8008638:	4b09      	ldr	r3, [pc, #36]	; (8008660 <report_status_message+0x3c>)
 800863a:	0018      	movs	r0, r3
 800863c:	f7fe ffa2 	bl	8007584 <printString>
 8008640:	e00a      	b.n	8008658 <report_status_message+0x34>
    default:
      printPgmString(PSTR("error:"));
 8008642:	4b08      	ldr	r3, [pc, #32]	; (8008664 <report_status_message+0x40>)
 8008644:	0018      	movs	r0, r3
 8008646:	f7fe ff9d 	bl	8007584 <printString>
      print_uint8_base10(status_code);
 800864a:	1dfb      	adds	r3, r7, #7
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	0018      	movs	r0, r3
 8008650:	f7fe ffac 	bl	80075ac <print_uint8_base10>
      report_util_line_feed();
 8008654:	f7ff ff58 	bl	8008508 <report_util_line_feed>
  }
}
 8008658:	46c0      	nop			; (mov r8, r8)
 800865a:	46bd      	mov	sp, r7
 800865c:	b002      	add	sp, #8
 800865e:	bd80      	pop	{r7, pc}
 8008660:	0800d74c 	.word	0x0800d74c
 8008664:	0800d754 	.word	0x0800d754

08008668 <report_alarm_message>:

// Prints alarm messages.
void report_alarm_message(uint8_t alarm_code)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
 800866e:	0002      	movs	r2, r0
 8008670:	1dfb      	adds	r3, r7, #7
 8008672:	701a      	strb	r2, [r3, #0]
  printPgmString(PSTR("ALARM:"));
 8008674:	4b09      	ldr	r3, [pc, #36]	; (800869c <report_alarm_message+0x34>)
 8008676:	0018      	movs	r0, r3
 8008678:	f7fe ff84 	bl	8007584 <printString>
  print_uint8_base10(alarm_code);
 800867c:	1dfb      	adds	r3, r7, #7
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	0018      	movs	r0, r3
 8008682:	f7fe ff93 	bl	80075ac <print_uint8_base10>
  report_util_line_feed();
 8008686:	f7ff ff3f 	bl	8008508 <report_util_line_feed>
  delay_ms(500); // Force delay to ensure message clears serial write buffer.
 800868a:	23fa      	movs	r3, #250	; 0xfa
 800868c:	005b      	lsls	r3, r3, #1
 800868e:	0018      	movs	r0, r3
 8008690:	f7fe f84c 	bl	800672c <delay_ms>
}
 8008694:	46c0      	nop			; (mov r8, r8)
 8008696:	46bd      	mov	sp, r7
 8008698:	b002      	add	sp, #8
 800869a:	bd80      	pop	{r7, pc}
 800869c:	0800d75c 	.word	0x0800d75c

080086a0 <report_feedback_message>:
// user feedback for things that are not of the status/alarm message protocol. These are
// messages such as setup warnings, switch toggling, and how to exit alarms.
// NOTE: For interfaces, messages are always placed within brackets. And if silent mode
// is installed, the message number codes are less than zero.
void report_feedback_message(uint8_t message_code)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b082      	sub	sp, #8
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	0002      	movs	r2, r0
 80086a8:	1dfb      	adds	r3, r7, #7
 80086aa:	701a      	strb	r2, [r3, #0]
  printPgmString(PSTR("[MSG:"));
 80086ac:	4b24      	ldr	r3, [pc, #144]	; (8008740 <report_feedback_message+0xa0>)
 80086ae:	0018      	movs	r0, r3
 80086b0:	f7fe ff68 	bl	8007584 <printString>
  switch(message_code) {
 80086b4:	1dfb      	adds	r3, r7, #7
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	2b0b      	cmp	r3, #11
 80086ba:	d83b      	bhi.n	8008734 <report_feedback_message+0x94>
 80086bc:	009a      	lsls	r2, r3, #2
 80086be:	4b21      	ldr	r3, [pc, #132]	; (8008744 <report_feedback_message+0xa4>)
 80086c0:	18d3      	adds	r3, r2, r3
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	469f      	mov	pc, r3
    case MESSAGE_CRITICAL_EVENT:
      printPgmString(PSTR("Reset to continue")); break;
 80086c6:	4b20      	ldr	r3, [pc, #128]	; (8008748 <report_feedback_message+0xa8>)
 80086c8:	0018      	movs	r0, r3
 80086ca:	f7fe ff5b 	bl	8007584 <printString>
 80086ce:	e031      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_ALARM_LOCK:
      printPgmString(PSTR("'$H'|'$X' to unlock")); break;
 80086d0:	4b1e      	ldr	r3, [pc, #120]	; (800874c <report_feedback_message+0xac>)
 80086d2:	0018      	movs	r0, r3
 80086d4:	f7fe ff56 	bl	8007584 <printString>
 80086d8:	e02c      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_ALARM_UNLOCK:
      printPgmString(PSTR("Caution: Unlocked")); break;
 80086da:	4b1d      	ldr	r3, [pc, #116]	; (8008750 <report_feedback_message+0xb0>)
 80086dc:	0018      	movs	r0, r3
 80086de:	f7fe ff51 	bl	8007584 <printString>
 80086e2:	e027      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_ENABLED:
      printPgmString(PSTR("Enabled")); break;
 80086e4:	4b1b      	ldr	r3, [pc, #108]	; (8008754 <report_feedback_message+0xb4>)
 80086e6:	0018      	movs	r0, r3
 80086e8:	f7fe ff4c 	bl	8007584 <printString>
 80086ec:	e022      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_DISABLED:
      printPgmString(PSTR("Disabled")); break;
 80086ee:	4b1a      	ldr	r3, [pc, #104]	; (8008758 <report_feedback_message+0xb8>)
 80086f0:	0018      	movs	r0, r3
 80086f2:	f7fe ff47 	bl	8007584 <printString>
 80086f6:	e01d      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_SAFETY_DOOR_AJAR:
      printPgmString(PSTR("Check Door")); break;
 80086f8:	4b18      	ldr	r3, [pc, #96]	; (800875c <report_feedback_message+0xbc>)
 80086fa:	0018      	movs	r0, r3
 80086fc:	f7fe ff42 	bl	8007584 <printString>
 8008700:	e018      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_CHECK_LIMITS:
      printPgmString(PSTR("Check Limits")); break;
 8008702:	4b17      	ldr	r3, [pc, #92]	; (8008760 <report_feedback_message+0xc0>)
 8008704:	0018      	movs	r0, r3
 8008706:	f7fe ff3d 	bl	8007584 <printString>
 800870a:	e013      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_PROGRAM_END:
      printPgmString(PSTR("Pgm End")); break;
 800870c:	4b15      	ldr	r3, [pc, #84]	; (8008764 <report_feedback_message+0xc4>)
 800870e:	0018      	movs	r0, r3
 8008710:	f7fe ff38 	bl	8007584 <printString>
 8008714:	e00e      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_RESTORE_DEFAULTS:
      printPgmString(PSTR("Restoring defaults")); break;
 8008716:	4b14      	ldr	r3, [pc, #80]	; (8008768 <report_feedback_message+0xc8>)
 8008718:	0018      	movs	r0, r3
 800871a:	f7fe ff33 	bl	8007584 <printString>
 800871e:	e009      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_SPINDLE_RESTORE:
      printPgmString(PSTR("Restoring spindle")); break;
 8008720:	4b12      	ldr	r3, [pc, #72]	; (800876c <report_feedback_message+0xcc>)
 8008722:	0018      	movs	r0, r3
 8008724:	f7fe ff2e 	bl	8007584 <printString>
 8008728:	e004      	b.n	8008734 <report_feedback_message+0x94>
    case MESSAGE_SLEEP_MODE:
      printPgmString(PSTR("Sleeping")); break;
 800872a:	4b11      	ldr	r3, [pc, #68]	; (8008770 <report_feedback_message+0xd0>)
 800872c:	0018      	movs	r0, r3
 800872e:	f7fe ff29 	bl	8007584 <printString>
 8008732:	46c0      	nop			; (mov r8, r8)
  }
  report_util_feedback_line_feed();
 8008734:	f7ff fef4 	bl	8008520 <report_util_feedback_line_feed>
}
 8008738:	46c0      	nop			; (mov r8, r8)
 800873a:	46bd      	mov	sp, r7
 800873c:	b002      	add	sp, #8
 800873e:	bd80      	pop	{r7, pc}
 8008740:	0800d764 	.word	0x0800d764
 8008744:	0800dcac 	.word	0x0800dcac
 8008748:	0800d76c 	.word	0x0800d76c
 800874c:	0800d780 	.word	0x0800d780
 8008750:	0800d794 	.word	0x0800d794
 8008754:	0800d7a8 	.word	0x0800d7a8
 8008758:	0800d7b0 	.word	0x0800d7b0
 800875c:	0800d7bc 	.word	0x0800d7bc
 8008760:	0800d7c8 	.word	0x0800d7c8
 8008764:	0800d7d8 	.word	0x0800d7d8
 8008768:	0800d7e0 	.word	0x0800d7e0
 800876c:	0800d7f4 	.word	0x0800d7f4
 8008770:	0800d808 	.word	0x0800d808

08008774 <report_init_message>:


// Welcome message
void report_init_message()
{
 8008774:	b580      	push	{r7, lr}
 8008776:	af00      	add	r7, sp, #0
  printPgmString(PSTR("\r\nGrbl " GRBL_VERSION " ['$' for help]\r\n"));
 8008778:	4b03      	ldr	r3, [pc, #12]	; (8008788 <report_init_message+0x14>)
 800877a:	0018      	movs	r0, r3
 800877c:	f7fe ff02 	bl	8007584 <printString>
}
 8008780:	46c0      	nop			; (mov r8, r8)
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	46c0      	nop			; (mov r8, r8)
 8008788:	0800d814 	.word	0x0800d814

0800878c <report_grbl_help>:

// Grbl help message
void report_grbl_help() {
 800878c:	b580      	push	{r7, lr}
 800878e:	af00      	add	r7, sp, #0
  printPgmString(PSTR("[HLP:$$ $# $G $I $N $x=val $Nx=line $J=line $SLP $C $X $H ~ ! ? ctrl-x]\r\n"));    
 8008790:	4b03      	ldr	r3, [pc, #12]	; (80087a0 <report_grbl_help+0x14>)
 8008792:	0018      	movs	r0, r3
 8008794:	f7fe fef6 	bl	8007584 <printString>
}
 8008798:	46c0      	nop			; (mov r8, r8)
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
 800879e:	46c0      	nop			; (mov r8, r8)
 80087a0:	0800d834 	.word	0x0800d834

080087a4 <report_grbl_settings>:


// Grbl global settings print out.
// NOTE: The numbering scheme here must correlate to storing in settings.c
void report_grbl_settings() {
 80087a4:	b590      	push	{r4, r7, lr}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
  // Print Grbl settings.
  report_util_uint8_setting(0,settings.pulse_microseconds);
 80087aa:	4ba5      	ldr	r3, [pc, #660]	; (8008a40 <report_grbl_settings+0x29c>)
 80087ac:	2230      	movs	r2, #48	; 0x30
 80087ae:	5c9b      	ldrb	r3, [r3, r2]
 80087b0:	0019      	movs	r1, r3
 80087b2:	2000      	movs	r0, #0
 80087b4:	f7ff ff01 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(1,settings.stepper_idle_lock_time);
 80087b8:	4ba1      	ldr	r3, [pc, #644]	; (8008a40 <report_grbl_settings+0x29c>)
 80087ba:	2233      	movs	r2, #51	; 0x33
 80087bc:	5c9b      	ldrb	r3, [r3, r2]
 80087be:	0019      	movs	r1, r3
 80087c0:	2001      	movs	r0, #1
 80087c2:	f7ff fefa 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(2,settings.step_invert_mask);
 80087c6:	4b9e      	ldr	r3, [pc, #632]	; (8008a40 <report_grbl_settings+0x29c>)
 80087c8:	2231      	movs	r2, #49	; 0x31
 80087ca:	5c9b      	ldrb	r3, [r3, r2]
 80087cc:	0019      	movs	r1, r3
 80087ce:	2002      	movs	r0, #2
 80087d0:	f7ff fef3 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(3,settings.dir_invert_mask);
 80087d4:	4b9a      	ldr	r3, [pc, #616]	; (8008a40 <report_grbl_settings+0x29c>)
 80087d6:	2232      	movs	r2, #50	; 0x32
 80087d8:	5c9b      	ldrb	r3, [r3, r2]
 80087da:	0019      	movs	r1, r3
 80087dc:	2003      	movs	r0, #3
 80087de:	f7ff feec 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(4,bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE));
 80087e2:	4b97      	ldr	r3, [pc, #604]	; (8008a40 <report_grbl_settings+0x29c>)
 80087e4:	2248      	movs	r2, #72	; 0x48
 80087e6:	5c9b      	ldrb	r3, [r3, r2]
 80087e8:	001a      	movs	r2, r3
 80087ea:	2304      	movs	r3, #4
 80087ec:	4013      	ands	r3, r2
 80087ee:	1e5a      	subs	r2, r3, #1
 80087f0:	4193      	sbcs	r3, r2
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	0019      	movs	r1, r3
 80087f6:	2004      	movs	r0, #4
 80087f8:	f7ff fedf 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(5,bit_istrue(settings.flags,BITFLAG_INVERT_LIMIT_PINS));
 80087fc:	4b90      	ldr	r3, [pc, #576]	; (8008a40 <report_grbl_settings+0x29c>)
 80087fe:	2248      	movs	r2, #72	; 0x48
 8008800:	5c9b      	ldrb	r3, [r3, r2]
 8008802:	001a      	movs	r2, r3
 8008804:	2340      	movs	r3, #64	; 0x40
 8008806:	4013      	ands	r3, r2
 8008808:	1e5a      	subs	r2, r3, #1
 800880a:	4193      	sbcs	r3, r2
 800880c:	b2db      	uxtb	r3, r3
 800880e:	0019      	movs	r1, r3
 8008810:	2005      	movs	r0, #5
 8008812:	f7ff fed2 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(6,bit_istrue(settings.flags,BITFLAG_INVERT_PROBE_PIN));
 8008816:	4b8a      	ldr	r3, [pc, #552]	; (8008a40 <report_grbl_settings+0x29c>)
 8008818:	2248      	movs	r2, #72	; 0x48
 800881a:	5c9b      	ldrb	r3, [r3, r2]
 800881c:	b25b      	sxtb	r3, r3
 800881e:	b2db      	uxtb	r3, r3
 8008820:	09db      	lsrs	r3, r3, #7
 8008822:	b2db      	uxtb	r3, r3
 8008824:	0019      	movs	r1, r3
 8008826:	2006      	movs	r0, #6
 8008828:	f7ff fec7 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(10,settings.status_report_mask);
 800882c:	4b84      	ldr	r3, [pc, #528]	; (8008a40 <report_grbl_settings+0x29c>)
 800882e:	2234      	movs	r2, #52	; 0x34
 8008830:	5c9b      	ldrb	r3, [r3, r2]
 8008832:	0019      	movs	r1, r3
 8008834:	200a      	movs	r0, #10
 8008836:	f7ff fec0 	bl	80085ba <report_util_uint8_setting>
  report_util_float_setting(11,settings.junction_deviation,N_DECIMAL_SETTINGVALUE);
 800883a:	4b81      	ldr	r3, [pc, #516]	; (8008a40 <report_grbl_settings+0x29c>)
 800883c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883e:	2203      	movs	r2, #3
 8008840:	1c19      	adds	r1, r3, #0
 8008842:	200b      	movs	r0, #11
 8008844:	f7ff fed0 	bl	80085e8 <report_util_float_setting>
  report_util_float_setting(12,settings.arc_tolerance,N_DECIMAL_SETTINGVALUE);
 8008848:	4b7d      	ldr	r3, [pc, #500]	; (8008a40 <report_grbl_settings+0x29c>)
 800884a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800884c:	2203      	movs	r2, #3
 800884e:	1c19      	adds	r1, r3, #0
 8008850:	200c      	movs	r0, #12
 8008852:	f7ff fec9 	bl	80085e8 <report_util_float_setting>
  report_util_uint8_setting(13,bit_istrue(settings.flags,BITFLAG_REPORT_INCHES));
 8008856:	4b7a      	ldr	r3, [pc, #488]	; (8008a40 <report_grbl_settings+0x29c>)
 8008858:	2248      	movs	r2, #72	; 0x48
 800885a:	5c9b      	ldrb	r3, [r3, r2]
 800885c:	001a      	movs	r2, r3
 800885e:	2301      	movs	r3, #1
 8008860:	4013      	ands	r3, r2
 8008862:	1e5a      	subs	r2, r3, #1
 8008864:	4193      	sbcs	r3, r2
 8008866:	b2db      	uxtb	r3, r3
 8008868:	0019      	movs	r1, r3
 800886a:	200d      	movs	r0, #13
 800886c:	f7ff fea5 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(20,bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE));
 8008870:	4b73      	ldr	r3, [pc, #460]	; (8008a40 <report_grbl_settings+0x29c>)
 8008872:	2248      	movs	r2, #72	; 0x48
 8008874:	5c9b      	ldrb	r3, [r3, r2]
 8008876:	001a      	movs	r2, r3
 8008878:	2320      	movs	r3, #32
 800887a:	4013      	ands	r3, r2
 800887c:	1e5a      	subs	r2, r3, #1
 800887e:	4193      	sbcs	r3, r2
 8008880:	b2db      	uxtb	r3, r3
 8008882:	0019      	movs	r1, r3
 8008884:	2014      	movs	r0, #20
 8008886:	f7ff fe98 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(21,bit_istrue(settings.flags,BITFLAG_HARD_LIMIT_ENABLE));
 800888a:	4b6d      	ldr	r3, [pc, #436]	; (8008a40 <report_grbl_settings+0x29c>)
 800888c:	2248      	movs	r2, #72	; 0x48
 800888e:	5c9b      	ldrb	r3, [r3, r2]
 8008890:	001a      	movs	r2, r3
 8008892:	2308      	movs	r3, #8
 8008894:	4013      	ands	r3, r2
 8008896:	1e5a      	subs	r2, r3, #1
 8008898:	4193      	sbcs	r3, r2
 800889a:	b2db      	uxtb	r3, r3
 800889c:	0019      	movs	r1, r3
 800889e:	2015      	movs	r0, #21
 80088a0:	f7ff fe8b 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(22,bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE));
 80088a4:	4b66      	ldr	r3, [pc, #408]	; (8008a40 <report_grbl_settings+0x29c>)
 80088a6:	2248      	movs	r2, #72	; 0x48
 80088a8:	5c9b      	ldrb	r3, [r3, r2]
 80088aa:	001a      	movs	r2, r3
 80088ac:	2310      	movs	r3, #16
 80088ae:	4013      	ands	r3, r2
 80088b0:	1e5a      	subs	r2, r3, #1
 80088b2:	4193      	sbcs	r3, r2
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	0019      	movs	r1, r3
 80088b8:	2016      	movs	r0, #22
 80088ba:	f7ff fe7e 	bl	80085ba <report_util_uint8_setting>
  report_util_uint8_setting(23,settings.homing_dir_mask);
 80088be:	4b60      	ldr	r3, [pc, #384]	; (8008a40 <report_grbl_settings+0x29c>)
 80088c0:	2249      	movs	r2, #73	; 0x49
 80088c2:	5c9b      	ldrb	r3, [r3, r2]
 80088c4:	0019      	movs	r1, r3
 80088c6:	2017      	movs	r0, #23
 80088c8:	f7ff fe77 	bl	80085ba <report_util_uint8_setting>
  report_util_float_setting(24,settings.homing_feed_rate,N_DECIMAL_SETTINGVALUE);
 80088cc:	4b5c      	ldr	r3, [pc, #368]	; (8008a40 <report_grbl_settings+0x29c>)
 80088ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088d0:	2203      	movs	r2, #3
 80088d2:	1c19      	adds	r1, r3, #0
 80088d4:	2018      	movs	r0, #24
 80088d6:	f7ff fe87 	bl	80085e8 <report_util_float_setting>
  report_util_float_setting(25,settings.homing_seek_rate,N_DECIMAL_SETTINGVALUE);
 80088da:	4b59      	ldr	r3, [pc, #356]	; (8008a40 <report_grbl_settings+0x29c>)
 80088dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088de:	2203      	movs	r2, #3
 80088e0:	1c19      	adds	r1, r3, #0
 80088e2:	2019      	movs	r0, #25
 80088e4:	f7ff fe80 	bl	80085e8 <report_util_float_setting>
  report_util_uint8_setting(26,settings.homing_debounce_delay);
 80088e8:	4b55      	ldr	r3, [pc, #340]	; (8008a40 <report_grbl_settings+0x29c>)
 80088ea:	2254      	movs	r2, #84	; 0x54
 80088ec:	5a9b      	ldrh	r3, [r3, r2]
 80088ee:	0019      	movs	r1, r3
 80088f0:	201a      	movs	r0, #26
 80088f2:	f7ff fe62 	bl	80085ba <report_util_uint8_setting>
  report_util_float_setting(27,settings.homing_pulloff,N_DECIMAL_SETTINGVALUE);
 80088f6:	4b52      	ldr	r3, [pc, #328]	; (8008a40 <report_grbl_settings+0x29c>)
 80088f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088fa:	2203      	movs	r2, #3
 80088fc:	1c19      	adds	r1, r3, #0
 80088fe:	201b      	movs	r0, #27
 8008900:	f7ff fe72 	bl	80085e8 <report_util_float_setting>
  report_util_float_setting(30,settings.rpm_max,N_DECIMAL_RPMVALUE);
 8008904:	4b4e      	ldr	r3, [pc, #312]	; (8008a40 <report_grbl_settings+0x29c>)
 8008906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008908:	2200      	movs	r2, #0
 800890a:	1c19      	adds	r1, r3, #0
 800890c:	201e      	movs	r0, #30
 800890e:	f7ff fe6b 	bl	80085e8 <report_util_float_setting>
  report_util_float_setting(31,settings.rpm_min,N_DECIMAL_RPMVALUE);
 8008912:	4b4b      	ldr	r3, [pc, #300]	; (8008a40 <report_grbl_settings+0x29c>)
 8008914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008916:	2200      	movs	r2, #0
 8008918:	1c19      	adds	r1, r3, #0
 800891a:	201f      	movs	r0, #31
 800891c:	f7ff fe64 	bl	80085e8 <report_util_float_setting>
  #ifdef VARIABLE_SPINDLE
    report_util_uint8_setting(32,bit_istrue(settings.flags,BITFLAG_LASER_MODE));
 8008920:	4b47      	ldr	r3, [pc, #284]	; (8008a40 <report_grbl_settings+0x29c>)
 8008922:	2248      	movs	r2, #72	; 0x48
 8008924:	5c9b      	ldrb	r3, [r3, r2]
 8008926:	001a      	movs	r2, r3
 8008928:	2302      	movs	r3, #2
 800892a:	4013      	ands	r3, r2
 800892c:	1e5a      	subs	r2, r3, #1
 800892e:	4193      	sbcs	r3, r2
 8008930:	b2db      	uxtb	r3, r3
 8008932:	0019      	movs	r1, r3
 8008934:	2020      	movs	r0, #32
 8008936:	f7ff fe40 	bl	80085ba <report_util_uint8_setting>
  #else
    report_util_uint8_setting(32,0);
  #endif
  // Print axis settings
  uint8_t idx, set_idx;
  uint8_t val = AXIS_SETTINGS_START_VAL;
 800893a:	1d7b      	adds	r3, r7, #5
 800893c:	2264      	movs	r2, #100	; 0x64
 800893e:	701a      	strb	r2, [r3, #0]
  for (set_idx=0; set_idx<AXIS_N_SETTINGS; set_idx++) {
 8008940:	1dbb      	adds	r3, r7, #6
 8008942:	2200      	movs	r2, #0
 8008944:	701a      	strb	r2, [r3, #0]
 8008946:	e073      	b.n	8008a30 <report_grbl_settings+0x28c>
    for (idx=0; idx<N_AXIS; idx++) {
 8008948:	1dfb      	adds	r3, r7, #7
 800894a:	2200      	movs	r2, #0
 800894c:	701a      	strb	r2, [r3, #0]
 800894e:	e061      	b.n	8008a14 <report_grbl_settings+0x270>
      switch (set_idx) {
 8008950:	1dbb      	adds	r3, r7, #6
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d018      	beq.n	800898a <report_grbl_settings+0x1e6>
 8008958:	dc02      	bgt.n	8008960 <report_grbl_settings+0x1bc>
 800895a:	2b00      	cmp	r3, #0
 800895c:	d005      	beq.n	800896a <report_grbl_settings+0x1c6>
 800895e:	e054      	b.n	8008a0a <report_grbl_settings+0x266>
 8008960:	2b02      	cmp	r3, #2
 8008962:	d025      	beq.n	80089b0 <report_grbl_settings+0x20c>
 8008964:	2b03      	cmp	r3, #3
 8008966:	d03a      	beq.n	80089de <report_grbl_settings+0x23a>
 8008968:	e04f      	b.n	8008a0a <report_grbl_settings+0x266>
        case 0: report_util_float_setting(val+idx,settings.steps_per_mm[idx],N_DECIMAL_SETTINGVALUE); break;
 800896a:	1d7a      	adds	r2, r7, #5
 800896c:	1dfb      	adds	r3, r7, #7
 800896e:	7812      	ldrb	r2, [r2, #0]
 8008970:	781b      	ldrb	r3, [r3, #0]
 8008972:	18d3      	adds	r3, r2, r3
 8008974:	b2d8      	uxtb	r0, r3
 8008976:	1dfb      	adds	r3, r7, #7
 8008978:	781a      	ldrb	r2, [r3, #0]
 800897a:	4b31      	ldr	r3, [pc, #196]	; (8008a40 <report_grbl_settings+0x29c>)
 800897c:	0092      	lsls	r2, r2, #2
 800897e:	58d3      	ldr	r3, [r2, r3]
 8008980:	2203      	movs	r2, #3
 8008982:	1c19      	adds	r1, r3, #0
 8008984:	f7ff fe30 	bl	80085e8 <report_util_float_setting>
 8008988:	e03f      	b.n	8008a0a <report_grbl_settings+0x266>
        case 1: report_util_float_setting(val+idx,settings.max_rate[idx],N_DECIMAL_SETTINGVALUE); break;
 800898a:	1d7a      	adds	r2, r7, #5
 800898c:	1dfb      	adds	r3, r7, #7
 800898e:	7812      	ldrb	r2, [r2, #0]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	18d3      	adds	r3, r2, r3
 8008994:	b2d8      	uxtb	r0, r3
 8008996:	1dfb      	adds	r3, r7, #7
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	4a29      	ldr	r2, [pc, #164]	; (8008a40 <report_grbl_settings+0x29c>)
 800899c:	3302      	adds	r3, #2
 800899e:	009b      	lsls	r3, r3, #2
 80089a0:	18d3      	adds	r3, r2, r3
 80089a2:	3304      	adds	r3, #4
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2203      	movs	r2, #3
 80089a8:	1c19      	adds	r1, r3, #0
 80089aa:	f7ff fe1d 	bl	80085e8 <report_util_float_setting>
 80089ae:	e02c      	b.n	8008a0a <report_grbl_settings+0x266>
        case 2: report_util_float_setting(val+idx,settings.acceleration[idx]/(60*60),N_DECIMAL_SETTINGVALUE); break;
 80089b0:	1d7a      	adds	r2, r7, #5
 80089b2:	1dfb      	adds	r3, r7, #7
 80089b4:	7812      	ldrb	r2, [r2, #0]
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	18d3      	adds	r3, r2, r3
 80089ba:	b2dc      	uxtb	r4, r3
 80089bc:	1dfb      	adds	r3, r7, #7
 80089be:	781a      	ldrb	r2, [r3, #0]
 80089c0:	4b1f      	ldr	r3, [pc, #124]	; (8008a40 <report_grbl_settings+0x29c>)
 80089c2:	3206      	adds	r2, #6
 80089c4:	0092      	lsls	r2, r2, #2
 80089c6:	58d3      	ldr	r3, [r2, r3]
 80089c8:	491e      	ldr	r1, [pc, #120]	; (8008a44 <report_grbl_settings+0x2a0>)
 80089ca:	1c18      	adds	r0, r3, #0
 80089cc:	f7f7 fe72 	bl	80006b4 <__aeabi_fdiv>
 80089d0:	1c03      	adds	r3, r0, #0
 80089d2:	2203      	movs	r2, #3
 80089d4:	1c19      	adds	r1, r3, #0
 80089d6:	0020      	movs	r0, r4
 80089d8:	f7ff fe06 	bl	80085e8 <report_util_float_setting>
 80089dc:	e015      	b.n	8008a0a <report_grbl_settings+0x266>
        case 3: report_util_float_setting(val+idx,-settings.max_travel[idx],N_DECIMAL_SETTINGVALUE); break;
 80089de:	1d7a      	adds	r2, r7, #5
 80089e0:	1dfb      	adds	r3, r7, #7
 80089e2:	7812      	ldrb	r2, [r2, #0]
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	18d3      	adds	r3, r2, r3
 80089e8:	b2d8      	uxtb	r0, r3
 80089ea:	1dfb      	adds	r3, r7, #7
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	4a14      	ldr	r2, [pc, #80]	; (8008a40 <report_grbl_settings+0x29c>)
 80089f0:	3308      	adds	r3, #8
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	18d3      	adds	r3, r2, r3
 80089f6:	3304      	adds	r3, #4
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	2280      	movs	r2, #128	; 0x80
 80089fc:	0612      	lsls	r2, r2, #24
 80089fe:	4053      	eors	r3, r2
 8008a00:	2203      	movs	r2, #3
 8008a02:	1c19      	adds	r1, r3, #0
 8008a04:	f7ff fdf0 	bl	80085e8 <report_util_float_setting>
 8008a08:	46c0      	nop			; (mov r8, r8)
    for (idx=0; idx<N_AXIS; idx++) {
 8008a0a:	1dfb      	adds	r3, r7, #7
 8008a0c:	781a      	ldrb	r2, [r3, #0]
 8008a0e:	1dfb      	adds	r3, r7, #7
 8008a10:	3201      	adds	r2, #1
 8008a12:	701a      	strb	r2, [r3, #0]
 8008a14:	1dfb      	adds	r3, r7, #7
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d999      	bls.n	8008950 <report_grbl_settings+0x1ac>
      }
    }
    val += AXIS_SETTINGS_INCREMENT;
 8008a1c:	1d7b      	adds	r3, r7, #5
 8008a1e:	1d7a      	adds	r2, r7, #5
 8008a20:	7812      	ldrb	r2, [r2, #0]
 8008a22:	320a      	adds	r2, #10
 8008a24:	701a      	strb	r2, [r3, #0]
  for (set_idx=0; set_idx<AXIS_N_SETTINGS; set_idx++) {
 8008a26:	1dbb      	adds	r3, r7, #6
 8008a28:	781a      	ldrb	r2, [r3, #0]
 8008a2a:	1dbb      	adds	r3, r7, #6
 8008a2c:	3201      	adds	r2, #1
 8008a2e:	701a      	strb	r2, [r3, #0]
 8008a30:	1dbb      	adds	r3, r7, #6
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	2b03      	cmp	r3, #3
 8008a36:	d987      	bls.n	8008948 <report_grbl_settings+0x1a4>
  }
}
 8008a38:	46c0      	nop			; (mov r8, r8)
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	b003      	add	sp, #12
 8008a3e:	bd90      	pop	{r4, r7, pc}
 8008a40:	20000acc 	.word	0x20000acc
 8008a44:	45610000 	.word	0x45610000

08008a48 <report_probe_parameters>:

// Prints current probe parameters. Upon a probe command, these parameters are updated upon a
// successful probe or upon a failed probe with the G38.3 without errors command (if supported).
// These values are retained until Grbl is power-cycled, whereby they will be re-zeroed.
void report_probe_parameters()
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
  // Report in terms of machine position.
  printPgmString(PSTR("[PRB:"));
 8008a4e:	4b0e      	ldr	r3, [pc, #56]	; (8008a88 <report_probe_parameters+0x40>)
 8008a50:	0018      	movs	r0, r3
 8008a52:	f7fe fd97 	bl	8007584 <printString>
  float print_position[N_AXIS];
  system_convert_array_steps_to_mpos(print_position,sys_probe_position);
 8008a56:	4a0d      	ldr	r2, [pc, #52]	; (8008a8c <report_probe_parameters+0x44>)
 8008a58:	1d3b      	adds	r3, r7, #4
 8008a5a:	0011      	movs	r1, r2
 8008a5c:	0018      	movs	r0, r3
 8008a5e:	f003 f931 	bl	800bcc4 <system_convert_array_steps_to_mpos>
  report_util_axis_values(print_position);
 8008a62:	1d3b      	adds	r3, r7, #4
 8008a64:	0018      	movs	r0, r3
 8008a66:	f7ff fd7d 	bl	8008564 <report_util_axis_values>
  serial_write(':');
 8008a6a:	203a      	movs	r0, #58	; 0x3a
 8008a6c:	f000 fc3c 	bl	80092e8 <serial_write>
  print_uint8_base10(sys.probe_succeeded);
 8008a70:	4b07      	ldr	r3, [pc, #28]	; (8008a90 <report_probe_parameters+0x48>)
 8008a72:	795b      	ldrb	r3, [r3, #5]
 8008a74:	0018      	movs	r0, r3
 8008a76:	f7fe fd99 	bl	80075ac <print_uint8_base10>
  report_util_feedback_line_feed();
 8008a7a:	f7ff fd51 	bl	8008520 <report_util_feedback_line_feed>
}
 8008a7e:	46c0      	nop			; (mov r8, r8)
 8008a80:	46bd      	mov	sp, r7
 8008a82:	b004      	add	sp, #16
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	46c0      	nop			; (mov r8, r8)
 8008a88:	0800d880 	.word	0x0800d880
 8008a8c:	20000b44 	.word	0x20000b44
 8008a90:	20000b2c 	.word	0x20000b2c

08008a94 <report_ngc_parameters>:


// Prints Grbl NGC parameters (coordinate offsets, probing)
void report_ngc_parameters()
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
  float coord_data[N_AXIS];
  uint8_t coord_select;
  for (coord_select = 0; coord_select <= SETTING_INDEX_NCOORD; coord_select++) {
 8008a9a:	230f      	movs	r3, #15
 8008a9c:	18fb      	adds	r3, r7, r3
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	701a      	strb	r2, [r3, #0]
 8008aa2:	e03c      	b.n	8008b1e <report_ngc_parameters+0x8a>
    if (!(settings_read_coord_data(coord_select,coord_data))) {
 8008aa4:	003a      	movs	r2, r7
 8008aa6:	230f      	movs	r3, #15
 8008aa8:	18fb      	adds	r3, r7, r3
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	0011      	movs	r1, r2
 8008aae:	0018      	movs	r0, r3
 8008ab0:	f000 fec0 	bl	8009834 <settings_read_coord_data>
 8008ab4:	1e03      	subs	r3, r0, #0
 8008ab6:	d103      	bne.n	8008ac0 <report_ngc_parameters+0x2c>
      report_status_message(STATUS_SETTING_READ_FAIL);
 8008ab8:	2007      	movs	r0, #7
 8008aba:	f7ff fdb3 	bl	8008624 <report_status_message>
 8008abe:	e04a      	b.n	8008b56 <report_ngc_parameters+0xc2>
      return;
    }
    printPgmString(PSTR("[G"));
 8008ac0:	4b26      	ldr	r3, [pc, #152]	; (8008b5c <report_ngc_parameters+0xc8>)
 8008ac2:	0018      	movs	r0, r3
 8008ac4:	f7fe fd5e 	bl	8007584 <printString>
    switch (coord_select) {
 8008ac8:	230f      	movs	r3, #15
 8008aca:	18fb      	adds	r3, r7, r3
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	2b06      	cmp	r3, #6
 8008ad0:	d002      	beq.n	8008ad8 <report_ngc_parameters+0x44>
 8008ad2:	2b07      	cmp	r3, #7
 8008ad4:	d005      	beq.n	8008ae2 <report_ngc_parameters+0x4e>
 8008ad6:	e009      	b.n	8008aec <report_ngc_parameters+0x58>
      case 6: printPgmString(PSTR("28")); break;
 8008ad8:	4b21      	ldr	r3, [pc, #132]	; (8008b60 <report_ngc_parameters+0xcc>)
 8008ada:	0018      	movs	r0, r3
 8008adc:	f7fe fd52 	bl	8007584 <printString>
 8008ae0:	e00d      	b.n	8008afe <report_ngc_parameters+0x6a>
      case 7: printPgmString(PSTR("30")); break;
 8008ae2:	4b20      	ldr	r3, [pc, #128]	; (8008b64 <report_ngc_parameters+0xd0>)
 8008ae4:	0018      	movs	r0, r3
 8008ae6:	f7fe fd4d 	bl	8007584 <printString>
 8008aea:	e008      	b.n	8008afe <report_ngc_parameters+0x6a>
      default: print_uint8_base10(coord_select+54); break; // G54-G59
 8008aec:	230f      	movs	r3, #15
 8008aee:	18fb      	adds	r3, r7, r3
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	3336      	adds	r3, #54	; 0x36
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	0018      	movs	r0, r3
 8008af8:	f7fe fd58 	bl	80075ac <print_uint8_base10>
 8008afc:	46c0      	nop			; (mov r8, r8)
    }
    serial_write(':');
 8008afe:	203a      	movs	r0, #58	; 0x3a
 8008b00:	f000 fbf2 	bl	80092e8 <serial_write>
    report_util_axis_values(coord_data);
 8008b04:	003b      	movs	r3, r7
 8008b06:	0018      	movs	r0, r3
 8008b08:	f7ff fd2c 	bl	8008564 <report_util_axis_values>
    report_util_feedback_line_feed();
 8008b0c:	f7ff fd08 	bl	8008520 <report_util_feedback_line_feed>
  for (coord_select = 0; coord_select <= SETTING_INDEX_NCOORD; coord_select++) {
 8008b10:	230f      	movs	r3, #15
 8008b12:	18fb      	adds	r3, r7, r3
 8008b14:	781a      	ldrb	r2, [r3, #0]
 8008b16:	230f      	movs	r3, #15
 8008b18:	18fb      	adds	r3, r7, r3
 8008b1a:	3201      	adds	r2, #1
 8008b1c:	701a      	strb	r2, [r3, #0]
 8008b1e:	230f      	movs	r3, #15
 8008b20:	18fb      	adds	r3, r7, r3
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	2b07      	cmp	r3, #7
 8008b26:	d9bd      	bls.n	8008aa4 <report_ngc_parameters+0x10>
  }
  printPgmString(PSTR("[G92:")); // Print G92,G92.1 which are not persistent in memory
 8008b28:	4b0f      	ldr	r3, [pc, #60]	; (8008b68 <report_ngc_parameters+0xd4>)
 8008b2a:	0018      	movs	r0, r3
 8008b2c:	f7fe fd2a 	bl	8007584 <printString>
  report_util_axis_values(gc_state.coord_offset);
 8008b30:	4b0e      	ldr	r3, [pc, #56]	; (8008b6c <report_ngc_parameters+0xd8>)
 8008b32:	0018      	movs	r0, r3
 8008b34:	f7ff fd16 	bl	8008564 <report_util_axis_values>
  report_util_feedback_line_feed();
 8008b38:	f7ff fcf2 	bl	8008520 <report_util_feedback_line_feed>
  printPgmString(PSTR("[TLO:")); // Print tool length offset value
 8008b3c:	4b0c      	ldr	r3, [pc, #48]	; (8008b70 <report_ngc_parameters+0xdc>)
 8008b3e:	0018      	movs	r0, r3
 8008b40:	f7fe fd20 	bl	8007584 <printString>
  printFloat_CoordValue(gc_state.tool_length_offset);
 8008b44:	4b0b      	ldr	r3, [pc, #44]	; (8008b74 <report_ngc_parameters+0xe0>)
 8008b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b48:	1c18      	adds	r0, r3, #0
 8008b4a:	f7fe fe49 	bl	80077e0 <printFloat_CoordValue>
  report_util_feedback_line_feed();
 8008b4e:	f7ff fce7 	bl	8008520 <report_util_feedback_line_feed>
  report_probe_parameters(); // Print probe parameters. Not persistent in memory.
 8008b52:	f7ff ff79 	bl	8008a48 <report_probe_parameters>
}
 8008b56:	46bd      	mov	sp, r7
 8008b58:	b004      	add	sp, #16
 8008b5a:	bd80      	pop	{r7, pc}
 8008b5c:	0800d888 	.word	0x0800d888
 8008b60:	0800d88c 	.word	0x0800d88c
 8008b64:	0800d890 	.word	0x0800d890
 8008b68:	0800d894 	.word	0x0800d894
 8008b6c:	20000990 	.word	0x20000990
 8008b70:	0800d89c 	.word	0x0800d89c
 8008b74:	2000095c 	.word	0x2000095c

08008b78 <report_gcode_modes>:


// Print current gcode parser mode state
void report_gcode_modes()
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	af00      	add	r7, sp, #0
  printPgmString(PSTR("[GC:G"));
 8008b7c:	4b52      	ldr	r3, [pc, #328]	; (8008cc8 <report_gcode_modes+0x150>)
 8008b7e:	0018      	movs	r0, r3
 8008b80:	f7fe fd00 	bl	8007584 <printString>
  if (gc_state.modal.motion >= MOTION_MODE_PROBE_TOWARD) {
 8008b84:	4b51      	ldr	r3, [pc, #324]	; (8008ccc <report_gcode_modes+0x154>)
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	2b8b      	cmp	r3, #139	; 0x8b
 8008b8a:	d90b      	bls.n	8008ba4 <report_gcode_modes+0x2c>
    printPgmString(PSTR("38."));
 8008b8c:	4b50      	ldr	r3, [pc, #320]	; (8008cd0 <report_gcode_modes+0x158>)
 8008b8e:	0018      	movs	r0, r3
 8008b90:	f7fe fcf8 	bl	8007584 <printString>
    print_uint8_base10(gc_state.modal.motion - (MOTION_MODE_PROBE_TOWARD-2));
 8008b94:	4b4d      	ldr	r3, [pc, #308]	; (8008ccc <report_gcode_modes+0x154>)
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	3376      	adds	r3, #118	; 0x76
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	0018      	movs	r0, r3
 8008b9e:	f7fe fd05 	bl	80075ac <print_uint8_base10>
 8008ba2:	e004      	b.n	8008bae <report_gcode_modes+0x36>
  } else {
    print_uint8_base10(gc_state.modal.motion);
 8008ba4:	4b49      	ldr	r3, [pc, #292]	; (8008ccc <report_gcode_modes+0x154>)
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	0018      	movs	r0, r3
 8008baa:	f7fe fcff 	bl	80075ac <print_uint8_base10>
  }

  report_util_gcode_modes_G();
 8008bae:	f7ff fcc1 	bl	8008534 <report_util_gcode_modes_G>
  print_uint8_base10(gc_state.modal.coord_select+54);
 8008bb2:	4b46      	ldr	r3, [pc, #280]	; (8008ccc <report_gcode_modes+0x154>)
 8008bb4:	799b      	ldrb	r3, [r3, #6]
 8008bb6:	3336      	adds	r3, #54	; 0x36
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	0018      	movs	r0, r3
 8008bbc:	f7fe fcf6 	bl	80075ac <print_uint8_base10>

  report_util_gcode_modes_G();
 8008bc0:	f7ff fcb8 	bl	8008534 <report_util_gcode_modes_G>
  print_uint8_base10(gc_state.modal.plane_select+17);
 8008bc4:	4b41      	ldr	r3, [pc, #260]	; (8008ccc <report_gcode_modes+0x154>)
 8008bc6:	791b      	ldrb	r3, [r3, #4]
 8008bc8:	3311      	adds	r3, #17
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	0018      	movs	r0, r3
 8008bce:	f7fe fced 	bl	80075ac <print_uint8_base10>

  report_util_gcode_modes_G();
 8008bd2:	f7ff fcaf 	bl	8008534 <report_util_gcode_modes_G>
  print_uint8_base10(21-gc_state.modal.units);
 8008bd6:	4b3d      	ldr	r3, [pc, #244]	; (8008ccc <report_gcode_modes+0x154>)
 8008bd8:	789b      	ldrb	r3, [r3, #2]
 8008bda:	2215      	movs	r2, #21
 8008bdc:	1ad3      	subs	r3, r2, r3
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	0018      	movs	r0, r3
 8008be2:	f7fe fce3 	bl	80075ac <print_uint8_base10>

  report_util_gcode_modes_G();
 8008be6:	f7ff fca5 	bl	8008534 <report_util_gcode_modes_G>
  print_uint8_base10(gc_state.modal.distance+90);
 8008bea:	4b38      	ldr	r3, [pc, #224]	; (8008ccc <report_gcode_modes+0x154>)
 8008bec:	78db      	ldrb	r3, [r3, #3]
 8008bee:	335a      	adds	r3, #90	; 0x5a
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	0018      	movs	r0, r3
 8008bf4:	f7fe fcda 	bl	80075ac <print_uint8_base10>

  report_util_gcode_modes_G();
 8008bf8:	f7ff fc9c 	bl	8008534 <report_util_gcode_modes_G>
  print_uint8_base10(94-gc_state.modal.feed_rate);
 8008bfc:	4b33      	ldr	r3, [pc, #204]	; (8008ccc <report_gcode_modes+0x154>)
 8008bfe:	785b      	ldrb	r3, [r3, #1]
 8008c00:	225e      	movs	r2, #94	; 0x5e
 8008c02:	1ad3      	subs	r3, r2, r3
 8008c04:	b2db      	uxtb	r3, r3
 8008c06:	0018      	movs	r0, r3
 8008c08:	f7fe fcd0 	bl	80075ac <print_uint8_base10>

  if (gc_state.modal.program_flow) {
 8008c0c:	4b2f      	ldr	r3, [pc, #188]	; (8008ccc <report_gcode_modes+0x154>)
 8008c0e:	79db      	ldrb	r3, [r3, #7]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d014      	beq.n	8008c3e <report_gcode_modes+0xc6>
    report_util_gcode_modes_M();
 8008c14:	f7ff fc9a 	bl	800854c <report_util_gcode_modes_M>
    switch (gc_state.modal.program_flow) {
 8008c18:	4b2c      	ldr	r3, [pc, #176]	; (8008ccc <report_gcode_modes+0x154>)
 8008c1a:	79db      	ldrb	r3, [r3, #7]
 8008c1c:	2b03      	cmp	r3, #3
 8008c1e:	d004      	beq.n	8008c2a <report_gcode_modes+0xb2>
 8008c20:	2b1e      	cmp	r3, #30
 8008c22:	d006      	beq.n	8008c32 <report_gcode_modes+0xba>
 8008c24:	2b02      	cmp	r3, #2
 8008c26:	d004      	beq.n	8008c32 <report_gcode_modes+0xba>
 8008c28:	e009      	b.n	8008c3e <report_gcode_modes+0xc6>
      case PROGRAM_FLOW_PAUSED : serial_write('0'); break;
 8008c2a:	2030      	movs	r0, #48	; 0x30
 8008c2c:	f000 fb5c 	bl	80092e8 <serial_write>
 8008c30:	e005      	b.n	8008c3e <report_gcode_modes+0xc6>
      // case PROGRAM_FLOW_OPTIONAL_STOP : serial_write('1'); break; // M1 is ignored and not supported.
      case PROGRAM_FLOW_COMPLETED_M2 : 
      case PROGRAM_FLOW_COMPLETED_M30 : 
        print_uint8_base10(gc_state.modal.program_flow);
 8008c32:	4b26      	ldr	r3, [pc, #152]	; (8008ccc <report_gcode_modes+0x154>)
 8008c34:	79db      	ldrb	r3, [r3, #7]
 8008c36:	0018      	movs	r0, r3
 8008c38:	f7fe fcb8 	bl	80075ac <print_uint8_base10>
        break;
 8008c3c:	46c0      	nop			; (mov r8, r8)
    }
  }

  report_util_gcode_modes_M();
 8008c3e:	f7ff fc85 	bl	800854c <report_util_gcode_modes_M>
  switch (gc_state.modal.spindle) {
 8008c42:	4b22      	ldr	r3, [pc, #136]	; (8008ccc <report_gcode_modes+0x154>)
 8008c44:	7a5b      	ldrb	r3, [r3, #9]
 8008c46:	2b10      	cmp	r3, #16
 8008c48:	d004      	beq.n	8008c54 <report_gcode_modes+0xdc>
 8008c4a:	2b20      	cmp	r3, #32
 8008c4c:	d006      	beq.n	8008c5c <report_gcode_modes+0xe4>
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d008      	beq.n	8008c64 <report_gcode_modes+0xec>
 8008c52:	e00b      	b.n	8008c6c <report_gcode_modes+0xf4>
    case SPINDLE_ENABLE_CW : serial_write('3'); break;
 8008c54:	2033      	movs	r0, #51	; 0x33
 8008c56:	f000 fb47 	bl	80092e8 <serial_write>
 8008c5a:	e007      	b.n	8008c6c <report_gcode_modes+0xf4>
    case SPINDLE_ENABLE_CCW : serial_write('4'); break;
 8008c5c:	2034      	movs	r0, #52	; 0x34
 8008c5e:	f000 fb43 	bl	80092e8 <serial_write>
 8008c62:	e003      	b.n	8008c6c <report_gcode_modes+0xf4>
    case SPINDLE_DISABLE : serial_write('5'); break;
 8008c64:	2035      	movs	r0, #53	; 0x35
 8008c66:	f000 fb3f 	bl	80092e8 <serial_write>
 8008c6a:	46c0      	nop			; (mov r8, r8)
  }

  report_util_gcode_modes_M();
 8008c6c:	f7ff fc6e 	bl	800854c <report_util_gcode_modes_M>
    if (gc_state.modal.coolant) { // Note: Multiple coolant states may be active at the same time.
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_MIST) { serial_write('7'); }
      if (gc_state.modal.coolant & PL_COND_FLAG_COOLANT_FLOOD) { serial_write('8'); }
    } else { serial_write('9'); }
  #else
    if (gc_state.modal.coolant) { serial_write('8'); }
 8008c70:	4b16      	ldr	r3, [pc, #88]	; (8008ccc <report_gcode_modes+0x154>)
 8008c72:	7a1b      	ldrb	r3, [r3, #8]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d003      	beq.n	8008c80 <report_gcode_modes+0x108>
 8008c78:	2038      	movs	r0, #56	; 0x38
 8008c7a:	f000 fb35 	bl	80092e8 <serial_write>
 8008c7e:	e002      	b.n	8008c86 <report_gcode_modes+0x10e>
    else { serial_write('9'); }
 8008c80:	2039      	movs	r0, #57	; 0x39
 8008c82:	f000 fb31 	bl	80092e8 <serial_write>
			report_util_gcode_modes_M();
			print_uint8_base10(56);
		}
	#endif

  printPgmString(PSTR(" T"));
 8008c86:	4b13      	ldr	r3, [pc, #76]	; (8008cd4 <report_gcode_modes+0x15c>)
 8008c88:	0018      	movs	r0, r3
 8008c8a:	f7fe fc7b 	bl	8007584 <printString>
  print_uint8_base10(gc_state.tool);
 8008c8e:	4b0f      	ldr	r3, [pc, #60]	; (8008ccc <report_gcode_modes+0x154>)
 8008c90:	7d1b      	ldrb	r3, [r3, #20]
 8008c92:	0018      	movs	r0, r3
 8008c94:	f7fe fc8a 	bl	80075ac <print_uint8_base10>

  printPgmString(PSTR(" F"));
 8008c98:	4b0f      	ldr	r3, [pc, #60]	; (8008cd8 <report_gcode_modes+0x160>)
 8008c9a:	0018      	movs	r0, r3
 8008c9c:	f7fe fc72 	bl	8007584 <printString>
  printFloat_RateValue(gc_state.feed_rate);
 8008ca0:	4b0a      	ldr	r3, [pc, #40]	; (8008ccc <report_gcode_modes+0x154>)
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	1c18      	adds	r0, r3, #0
 8008ca6:	f7fe fdbd 	bl	8007824 <printFloat_RateValue>

  #ifdef VARIABLE_SPINDLE
    printPgmString(PSTR(" S"));
 8008caa:	4b0c      	ldr	r3, [pc, #48]	; (8008cdc <report_gcode_modes+0x164>)
 8008cac:	0018      	movs	r0, r3
 8008cae:	f7fe fc69 	bl	8007584 <printString>
    printFloat(gc_state.spindle_speed,N_DECIMAL_RPMVALUE);
 8008cb2:	4b06      	ldr	r3, [pc, #24]	; (8008ccc <report_gcode_modes+0x154>)
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	1c18      	adds	r0, r3, #0
 8008cba:	f7fe fcd9 	bl	8007670 <printFloat>
  #endif

  report_util_feedback_line_feed();
 8008cbe:	f7ff fc2f 	bl	8008520 <report_util_feedback_line_feed>
}
 8008cc2:	46c0      	nop			; (mov r8, r8)
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	0800d8a4 	.word	0x0800d8a4
 8008ccc:	2000095c 	.word	0x2000095c
 8008cd0:	0800d8ac 	.word	0x0800d8ac
 8008cd4:	0800d8b0 	.word	0x0800d8b0
 8008cd8:	0800d8b4 	.word	0x0800d8b4
 8008cdc:	0800d8b8 	.word	0x0800d8b8

08008ce0 <report_startup_line>:

// Prints specified startup line
void report_startup_line(uint8_t n, char *line)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b082      	sub	sp, #8
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	0002      	movs	r2, r0
 8008ce8:	6039      	str	r1, [r7, #0]
 8008cea:	1dfb      	adds	r3, r7, #7
 8008cec:	701a      	strb	r2, [r3, #0]
  printPgmString(PSTR("$N"));
 8008cee:	4b0b      	ldr	r3, [pc, #44]	; (8008d1c <report_startup_line+0x3c>)
 8008cf0:	0018      	movs	r0, r3
 8008cf2:	f7fe fc47 	bl	8007584 <printString>
  print_uint8_base10(n);
 8008cf6:	1dfb      	adds	r3, r7, #7
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	0018      	movs	r0, r3
 8008cfc:	f7fe fc56 	bl	80075ac <print_uint8_base10>
  serial_write('=');
 8008d00:	203d      	movs	r0, #61	; 0x3d
 8008d02:	f000 faf1 	bl	80092e8 <serial_write>
  printString(line);
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	0018      	movs	r0, r3
 8008d0a:	f7fe fc3b 	bl	8007584 <printString>
  report_util_line_feed();
 8008d0e:	f7ff fbfb 	bl	8008508 <report_util_line_feed>
}
 8008d12:	46c0      	nop			; (mov r8, r8)
 8008d14:	46bd      	mov	sp, r7
 8008d16:	b002      	add	sp, #8
 8008d18:	bd80      	pop	{r7, pc}
 8008d1a:	46c0      	nop			; (mov r8, r8)
 8008d1c:	0800d8bc 	.word	0x0800d8bc

08008d20 <report_execute_startup_message>:

void report_execute_startup_message(char *line, uint8_t status_code)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	000a      	movs	r2, r1
 8008d2a:	1cfb      	adds	r3, r7, #3
 8008d2c:	701a      	strb	r2, [r3, #0]
  serial_write('>');
 8008d2e:	203e      	movs	r0, #62	; 0x3e
 8008d30:	f000 fada 	bl	80092e8 <serial_write>
  printString(line);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	0018      	movs	r0, r3
 8008d38:	f7fe fc24 	bl	8007584 <printString>
  serial_write(':');
 8008d3c:	203a      	movs	r0, #58	; 0x3a
 8008d3e:	f000 fad3 	bl	80092e8 <serial_write>
  report_status_message(status_code);
 8008d42:	1cfb      	adds	r3, r7, #3
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	0018      	movs	r0, r3
 8008d48:	f7ff fc6c 	bl	8008624 <report_status_message>
}
 8008d4c:	46c0      	nop			; (mov r8, r8)
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	b002      	add	sp, #8
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <report_build_info>:

// Prints build info line
void report_build_info(char *line)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  printPgmString(PSTR("[VER:" GRBL_VERSION "." GRBL_VERSION_BUILD ":"));
 8008d5c:	4b12      	ldr	r3, [pc, #72]	; (8008da8 <report_build_info+0x54>)
 8008d5e:	0018      	movs	r0, r3
 8008d60:	f7fe fc10 	bl	8007584 <printString>
  printString(line);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	0018      	movs	r0, r3
 8008d68:	f7fe fc0c 	bl	8007584 <printString>
  report_util_feedback_line_feed();
 8008d6c:	f7ff fbd8 	bl	8008520 <report_util_feedback_line_feed>
  printPgmString(PSTR("[OPT:")); // Generate compile-time build option list
 8008d70:	4b0e      	ldr	r3, [pc, #56]	; (8008dac <report_build_info+0x58>)
 8008d72:	0018      	movs	r0, r3
 8008d74:	f7fe fc06 	bl	8007584 <printString>
  #ifdef VARIABLE_SPINDLE
    serial_write('V');
 8008d78:	2056      	movs	r0, #86	; 0x56
 8008d7a:	f000 fab5 	bl	80092e8 <serial_write>
  #endif
  #ifdef ENABLE_M7
    serial_write('M');
  #endif
  #ifdef COREXY
    serial_write('C');
 8008d7e:	2043      	movs	r0, #67	; 0x43
 8008d80:	f000 fab2 	bl	80092e8 <serial_write>
	#ifndef HOMING_INIT_LOCK
		serial_write('L');
	#endif

  // NOTE: Compiled values, like override increments/max/min values, may be added at some point later.
	serial_write(',');
 8008d84:	202c      	movs	r0, #44	; 0x2c
 8008d86:	f000 faaf 	bl	80092e8 <serial_write>
	print_uint8_base10(BLOCK_BUFFER_SIZE - 1);
 8008d8a:	200f      	movs	r0, #15
 8008d8c:	f7fe fc0e 	bl	80075ac <print_uint8_base10>
	serial_write(',');
 8008d90:	202c      	movs	r0, #44	; 0x2c
 8008d92:	f000 faa9 	bl	80092e8 <serial_write>
	print_uint8_base10(RX_BUFFER_SIZE);
 8008d96:	2080      	movs	r0, #128	; 0x80
 8008d98:	f7fe fc08 	bl	80075ac <print_uint8_base10>

	report_util_feedback_line_feed();
 8008d9c:	f7ff fbc0 	bl	8008520 <report_util_feedback_line_feed>
}
 8008da0:	46c0      	nop			; (mov r8, r8)
 8008da2:	46bd      	mov	sp, r7
 8008da4:	b002      	add	sp, #8
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	0800d8c0 	.word	0x0800d8c0
 8008dac:	0800d8d4 	.word	0x0800d8d4

08008db0 <report_realtime_status>:
 // and the actual location of the CNC machine. Users may change the following function to their
 // specific needs, but the desired real-time data report must be as short as possible. This is
 // requires as it minimizes the computational overhead and allows grbl to keep running smoothly,
 // especially during g-code programs with fast, short line segments and high frequency reports (5-20Hz).
void report_realtime_status()
{
 8008db0:	b590      	push	{r4, r7, lr}
 8008db2:	b08d      	sub	sp, #52	; 0x34
 8008db4:	af00      	add	r7, sp, #0
  uint8_t idx;
  int32_t current_position[N_AXIS]; // Copy current state of the system position variable
  memcpy(current_position, sys_position, sizeof(sys_position));
 8008db6:	231c      	movs	r3, #28
 8008db8:	18fb      	adds	r3, r7, r3
 8008dba:	4a82      	ldr	r2, [pc, #520]	; (8008fc4 <report_realtime_status+0x214>)
 8008dbc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008dbe:	c313      	stmia	r3!, {r0, r1, r4}
  float print_position[N_AXIS];
  system_convert_array_steps_to_mpos(print_position, current_position);
 8008dc0:	231c      	movs	r3, #28
 8008dc2:	18fa      	adds	r2, r7, r3
 8008dc4:	2310      	movs	r3, #16
 8008dc6:	18fb      	adds	r3, r7, r3
 8008dc8:	0011      	movs	r1, r2
 8008dca:	0018      	movs	r0, r3
 8008dcc:	f002 ff7a 	bl	800bcc4 <system_convert_array_steps_to_mpos>

  // Report current machine state and sub-states
  serial_write('<');
 8008dd0:	203c      	movs	r0, #60	; 0x3c
 8008dd2:	f000 fa89 	bl	80092e8 <serial_write>
  switch (sys.state) {
 8008dd6:	4b7c      	ldr	r3, [pc, #496]	; (8008fc8 <report_realtime_status+0x218>)
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b08      	cmp	r3, #8
 8008ddc:	d01b      	beq.n	8008e16 <report_realtime_status+0x66>
 8008dde:	dc0a      	bgt.n	8008df6 <report_realtime_status+0x46>
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d03e      	beq.n	8008e62 <report_realtime_status+0xb2>
 8008de4:	dc02      	bgt.n	8008dec <report_realtime_status+0x3c>
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d010      	beq.n	8008e0c <report_realtime_status+0x5c>
 8008dea:	e06f      	b.n	8008ecc <report_realtime_status+0x11c>
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	d03d      	beq.n	8008e6c <report_realtime_status+0xbc>
 8008df0:	2b04      	cmp	r3, #4
 8008df2:	d031      	beq.n	8008e58 <report_realtime_status+0xa8>
 8008df4:	e06a      	b.n	8008ecc <report_realtime_status+0x11c>
 8008df6:	2b20      	cmp	r3, #32
 8008df8:	d029      	beq.n	8008e4e <report_realtime_status+0x9e>
 8008dfa:	dc02      	bgt.n	8008e02 <report_realtime_status+0x52>
 8008dfc:	2b10      	cmp	r3, #16
 8008dfe:	d00f      	beq.n	8008e20 <report_realtime_status+0x70>
 8008e00:	e064      	b.n	8008ecc <report_realtime_status+0x11c>
 8008e02:	2b40      	cmp	r3, #64	; 0x40
 8008e04:	d037      	beq.n	8008e76 <report_realtime_status+0xc6>
 8008e06:	2b80      	cmp	r3, #128	; 0x80
 8008e08:	d05b      	beq.n	8008ec2 <report_realtime_status+0x112>
 8008e0a:	e05f      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_IDLE: printPgmString(PSTR("Idle")); break;
 8008e0c:	4b6f      	ldr	r3, [pc, #444]	; (8008fcc <report_realtime_status+0x21c>)
 8008e0e:	0018      	movs	r0, r3
 8008e10:	f7fe fbb8 	bl	8007584 <printString>
 8008e14:	e05a      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_CYCLE: printPgmString(PSTR("Run")); break;
 8008e16:	4b6e      	ldr	r3, [pc, #440]	; (8008fd0 <report_realtime_status+0x220>)
 8008e18:	0018      	movs	r0, r3
 8008e1a:	f7fe fbb3 	bl	8007584 <printString>
 8008e1e:	e055      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_HOLD:
    if (!(sys.suspend & SUSPEND_JOG_CANCEL)) {
 8008e20:	4b69      	ldr	r3, [pc, #420]	; (8008fc8 <report_realtime_status+0x218>)
 8008e22:	789b      	ldrb	r3, [r3, #2]
 8008e24:	b25b      	sxtb	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	db11      	blt.n	8008e4e <report_realtime_status+0x9e>
      printPgmString(PSTR("Hold:"));
 8008e2a:	4b6a      	ldr	r3, [pc, #424]	; (8008fd4 <report_realtime_status+0x224>)
 8008e2c:	0018      	movs	r0, r3
 8008e2e:	f7fe fba9 	bl	8007584 <printString>
      if (sys.suspend & SUSPEND_HOLD_COMPLETE) { serial_write('0'); } // Ready to resume
 8008e32:	4b65      	ldr	r3, [pc, #404]	; (8008fc8 <report_realtime_status+0x218>)
 8008e34:	789b      	ldrb	r3, [r3, #2]
 8008e36:	001a      	movs	r2, r3
 8008e38:	2301      	movs	r3, #1
 8008e3a:	4013      	ands	r3, r2
 8008e3c:	d003      	beq.n	8008e46 <report_realtime_status+0x96>
 8008e3e:	2030      	movs	r0, #48	; 0x30
 8008e40:	f000 fa52 	bl	80092e8 <serial_write>
      else { serial_write('1'); } // Actively holding
      break;
 8008e44:	e042      	b.n	8008ecc <report_realtime_status+0x11c>
      else { serial_write('1'); } // Actively holding
 8008e46:	2031      	movs	r0, #49	; 0x31
 8008e48:	f000 fa4e 	bl	80092e8 <serial_write>
      break;
 8008e4c:	e03e      	b.n	8008ecc <report_realtime_status+0x11c>
    } // Continues to print jog state during jog cancel.
  case STATE_JOG: printPgmString(PSTR("Jog")); break;
 8008e4e:	4b62      	ldr	r3, [pc, #392]	; (8008fd8 <report_realtime_status+0x228>)
 8008e50:	0018      	movs	r0, r3
 8008e52:	f7fe fb97 	bl	8007584 <printString>
 8008e56:	e039      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_HOMING: printPgmString(PSTR("Home")); break;
 8008e58:	4b60      	ldr	r3, [pc, #384]	; (8008fdc <report_realtime_status+0x22c>)
 8008e5a:	0018      	movs	r0, r3
 8008e5c:	f7fe fb92 	bl	8007584 <printString>
 8008e60:	e034      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_ALARM: printPgmString(PSTR("Alarm")); break;
 8008e62:	4b5f      	ldr	r3, [pc, #380]	; (8008fe0 <report_realtime_status+0x230>)
 8008e64:	0018      	movs	r0, r3
 8008e66:	f7fe fb8d 	bl	8007584 <printString>
 8008e6a:	e02f      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_CHECK_MODE: printPgmString(PSTR("Check")); break;
 8008e6c:	4b5d      	ldr	r3, [pc, #372]	; (8008fe4 <report_realtime_status+0x234>)
 8008e6e:	0018      	movs	r0, r3
 8008e70:	f7fe fb88 	bl	8007584 <printString>
 8008e74:	e02a      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_SAFETY_DOOR:
    printPgmString(PSTR("Door:"));
 8008e76:	4b5c      	ldr	r3, [pc, #368]	; (8008fe8 <report_realtime_status+0x238>)
 8008e78:	0018      	movs	r0, r3
 8008e7a:	f7fe fb83 	bl	8007584 <printString>
    if (sys.suspend & SUSPEND_INITIATE_RESTORE) {
 8008e7e:	4b52      	ldr	r3, [pc, #328]	; (8008fc8 <report_realtime_status+0x218>)
 8008e80:	789b      	ldrb	r3, [r3, #2]
 8008e82:	001a      	movs	r2, r3
 8008e84:	2308      	movs	r3, #8
 8008e86:	4013      	ands	r3, r2
 8008e88:	d003      	beq.n	8008e92 <report_realtime_status+0xe2>
      serial_write('3'); // Restoring
 8008e8a:	2033      	movs	r0, #51	; 0x33
 8008e8c:	f000 fa2c 	bl	80092e8 <serial_write>
      }
      else {
        serial_write('2'); // Retracting
      }
    }
    break;
 8008e90:	e01c      	b.n	8008ecc <report_realtime_status+0x11c>
      if (sys.suspend & SUSPEND_RETRACT_COMPLETE) {
 8008e92:	4b4d      	ldr	r3, [pc, #308]	; (8008fc8 <report_realtime_status+0x218>)
 8008e94:	789b      	ldrb	r3, [r3, #2]
 8008e96:	001a      	movs	r2, r3
 8008e98:	2304      	movs	r3, #4
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	d00d      	beq.n	8008eba <report_realtime_status+0x10a>
        if (sys.suspend & SUSPEND_SAFETY_DOOR_AJAR) {
 8008e9e:	4b4a      	ldr	r3, [pc, #296]	; (8008fc8 <report_realtime_status+0x218>)
 8008ea0:	789b      	ldrb	r3, [r3, #2]
 8008ea2:	001a      	movs	r2, r3
 8008ea4:	2320      	movs	r3, #32
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	d003      	beq.n	8008eb2 <report_realtime_status+0x102>
          serial_write('1'); // Door ajar
 8008eaa:	2031      	movs	r0, #49	; 0x31
 8008eac:	f000 fa1c 	bl	80092e8 <serial_write>
    break;
 8008eb0:	e00c      	b.n	8008ecc <report_realtime_status+0x11c>
          serial_write('0');
 8008eb2:	2030      	movs	r0, #48	; 0x30
 8008eb4:	f000 fa18 	bl	80092e8 <serial_write>
    break;
 8008eb8:	e008      	b.n	8008ecc <report_realtime_status+0x11c>
        serial_write('2'); // Retracting
 8008eba:	2032      	movs	r0, #50	; 0x32
 8008ebc:	f000 fa14 	bl	80092e8 <serial_write>
    break;
 8008ec0:	e004      	b.n	8008ecc <report_realtime_status+0x11c>
  case STATE_SLEEP: printPgmString(PSTR("Sleep")); break;
 8008ec2:	4b4a      	ldr	r3, [pc, #296]	; (8008fec <report_realtime_status+0x23c>)
 8008ec4:	0018      	movs	r0, r3
 8008ec6:	f7fe fb5d 	bl	8007584 <printString>
 8008eca:	46c0      	nop			; (mov r8, r8)
  }

  float wco[N_AXIS];
  if (bit_isfalse(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE) ||
 8008ecc:	4b48      	ldr	r3, [pc, #288]	; (8008ff0 <report_realtime_status+0x240>)
 8008ece:	2234      	movs	r2, #52	; 0x34
 8008ed0:	5c9b      	ldrb	r3, [r3, r2]
 8008ed2:	001a      	movs	r2, r3
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	4013      	ands	r3, r2
 8008ed8:	d003      	beq.n	8008ee2 <report_realtime_status+0x132>
    (sys.report_wco_counter == 0)) {
 8008eda:	4b3b      	ldr	r3, [pc, #236]	; (8008fc8 <report_realtime_status+0x218>)
 8008edc:	7b1b      	ldrb	r3, [r3, #12]
  if (bit_isfalse(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE) ||
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d164      	bne.n	8008fac <report_realtime_status+0x1fc>
    for (idx = 0; idx< N_AXIS; idx++) {
 8008ee2:	232f      	movs	r3, #47	; 0x2f
 8008ee4:	18fb      	adds	r3, r7, r3
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	701a      	strb	r2, [r3, #0]
 8008eea:	e05a      	b.n	8008fa2 <report_realtime_status+0x1f2>
      // Apply work coordinate offsets and tool length offset to current position.
      wco[idx] = gc_state.coord_system[idx] + gc_state.coord_offset[idx];
 8008eec:	232f      	movs	r3, #47	; 0x2f
 8008eee:	18fb      	adds	r3, r7, r3
 8008ef0:	781c      	ldrb	r4, [r3, #0]
 8008ef2:	232f      	movs	r3, #47	; 0x2f
 8008ef4:	18fb      	adds	r3, r7, r3
 8008ef6:	781a      	ldrb	r2, [r3, #0]
 8008ef8:	4b3e      	ldr	r3, [pc, #248]	; (8008ff4 <report_realtime_status+0x244>)
 8008efa:	320a      	adds	r2, #10
 8008efc:	0092      	lsls	r2, r2, #2
 8008efe:	58d0      	ldr	r0, [r2, r3]
 8008f00:	232f      	movs	r3, #47	; 0x2f
 8008f02:	18fb      	adds	r3, r7, r3
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	4a3b      	ldr	r2, [pc, #236]	; (8008ff4 <report_realtime_status+0x244>)
 8008f08:	330c      	adds	r3, #12
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	18d3      	adds	r3, r2, r3
 8008f0e:	3304      	adds	r3, #4
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	1c19      	adds	r1, r3, #0
 8008f14:	f7f7 fa3c 	bl	8000390 <__aeabi_fadd>
 8008f18:	1c03      	adds	r3, r0, #0
 8008f1a:	1c19      	adds	r1, r3, #0
 8008f1c:	1d3b      	adds	r3, r7, #4
 8008f1e:	00a2      	lsls	r2, r4, #2
 8008f20:	50d1      	str	r1, [r2, r3]
      if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 8008f22:	232f      	movs	r3, #47	; 0x2f
 8008f24:	18fb      	adds	r3, r7, r3
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	d113      	bne.n	8008f54 <report_realtime_status+0x1a4>
 8008f2c:	232f      	movs	r3, #47	; 0x2f
 8008f2e:	18fb      	adds	r3, r7, r3
 8008f30:	781c      	ldrb	r4, [r3, #0]
 8008f32:	232f      	movs	r3, #47	; 0x2f
 8008f34:	18fb      	adds	r3, r7, r3
 8008f36:	781a      	ldrb	r2, [r3, #0]
 8008f38:	1d3b      	adds	r3, r7, #4
 8008f3a:	0092      	lsls	r2, r2, #2
 8008f3c:	58d2      	ldr	r2, [r2, r3]
 8008f3e:	4b2d      	ldr	r3, [pc, #180]	; (8008ff4 <report_realtime_status+0x244>)
 8008f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f42:	1c19      	adds	r1, r3, #0
 8008f44:	1c10      	adds	r0, r2, #0
 8008f46:	f7f7 fa23 	bl	8000390 <__aeabi_fadd>
 8008f4a:	1c03      	adds	r3, r0, #0
 8008f4c:	1c19      	adds	r1, r3, #0
 8008f4e:	1d3b      	adds	r3, r7, #4
 8008f50:	00a2      	lsls	r2, r4, #2
 8008f52:	50d1      	str	r1, [r2, r3]
      if (bit_isfalse(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE)) {
 8008f54:	4b26      	ldr	r3, [pc, #152]	; (8008ff0 <report_realtime_status+0x240>)
 8008f56:	2234      	movs	r2, #52	; 0x34
 8008f58:	5c9b      	ldrb	r3, [r3, r2]
 8008f5a:	001a      	movs	r2, r3
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	4013      	ands	r3, r2
 8008f60:	d118      	bne.n	8008f94 <report_realtime_status+0x1e4>
        print_position[idx] -= wco[idx];
 8008f62:	232f      	movs	r3, #47	; 0x2f
 8008f64:	18fb      	adds	r3, r7, r3
 8008f66:	781c      	ldrb	r4, [r3, #0]
 8008f68:	232f      	movs	r3, #47	; 0x2f
 8008f6a:	18fb      	adds	r3, r7, r3
 8008f6c:	781a      	ldrb	r2, [r3, #0]
 8008f6e:	2310      	movs	r3, #16
 8008f70:	18fb      	adds	r3, r7, r3
 8008f72:	0092      	lsls	r2, r2, #2
 8008f74:	58d0      	ldr	r0, [r2, r3]
 8008f76:	232f      	movs	r3, #47	; 0x2f
 8008f78:	18fb      	adds	r3, r7, r3
 8008f7a:	781a      	ldrb	r2, [r3, #0]
 8008f7c:	1d3b      	adds	r3, r7, #4
 8008f7e:	0092      	lsls	r2, r2, #2
 8008f80:	58d3      	ldr	r3, [r2, r3]
 8008f82:	1c19      	adds	r1, r3, #0
 8008f84:	f7f7 fea6 	bl	8000cd4 <__aeabi_fsub>
 8008f88:	1c03      	adds	r3, r0, #0
 8008f8a:	1c19      	adds	r1, r3, #0
 8008f8c:	2310      	movs	r3, #16
 8008f8e:	18fb      	adds	r3, r7, r3
 8008f90:	00a2      	lsls	r2, r4, #2
 8008f92:	50d1      	str	r1, [r2, r3]
    for (idx = 0; idx< N_AXIS; idx++) {
 8008f94:	232f      	movs	r3, #47	; 0x2f
 8008f96:	18fb      	adds	r3, r7, r3
 8008f98:	781a      	ldrb	r2, [r3, #0]
 8008f9a:	232f      	movs	r3, #47	; 0x2f
 8008f9c:	18fb      	adds	r3, r7, r3
 8008f9e:	3201      	adds	r2, #1
 8008fa0:	701a      	strb	r2, [r3, #0]
 8008fa2:	232f      	movs	r3, #47	; 0x2f
 8008fa4:	18fb      	adds	r3, r7, r3
 8008fa6:	781b      	ldrb	r3, [r3, #0]
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	d99f      	bls.n	8008eec <report_realtime_status+0x13c>
      }
    }
  }

  // Report machine position
  if (bit_istrue(settings.status_report_mask, BITFLAG_RT_STATUS_POSITION_TYPE)) {
 8008fac:	4b10      	ldr	r3, [pc, #64]	; (8008ff0 <report_realtime_status+0x240>)
 8008fae:	2234      	movs	r2, #52	; 0x34
 8008fb0:	5c9b      	ldrb	r3, [r3, r2]
 8008fb2:	001a      	movs	r2, r3
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	4013      	ands	r3, r2
 8008fb8:	d020      	beq.n	8008ffc <report_realtime_status+0x24c>
    printPgmString(PSTR("|MPos:"));
 8008fba:	4b0f      	ldr	r3, [pc, #60]	; (8008ff8 <report_realtime_status+0x248>)
 8008fbc:	0018      	movs	r0, r3
 8008fbe:	f7fe fae1 	bl	8007584 <printString>
 8008fc2:	e01f      	b.n	8009004 <report_realtime_status+0x254>
 8008fc4:	20000b50 	.word	0x20000b50
 8008fc8:	20000b2c 	.word	0x20000b2c
 8008fcc:	0800d8e4 	.word	0x0800d8e4
 8008fd0:	0800d8ec 	.word	0x0800d8ec
 8008fd4:	0800d8f0 	.word	0x0800d8f0
 8008fd8:	0800d8f8 	.word	0x0800d8f8
 8008fdc:	0800d8fc 	.word	0x0800d8fc
 8008fe0:	0800d904 	.word	0x0800d904
 8008fe4:	0800d90c 	.word	0x0800d90c
 8008fe8:	0800d914 	.word	0x0800d914
 8008fec:	0800d91c 	.word	0x0800d91c
 8008ff0:	20000acc 	.word	0x20000acc
 8008ff4:	2000095c 	.word	0x2000095c
 8008ff8:	0800d924 	.word	0x0800d924
  }
  else {
    printPgmString(PSTR("|WPos:"));
 8008ffc:	4b9b      	ldr	r3, [pc, #620]	; (800926c <report_realtime_status+0x4bc>)
 8008ffe:	0018      	movs	r0, r3
 8009000:	f7fe fac0 	bl	8007584 <printString>
  }
  report_util_axis_values(print_position);
 8009004:	2310      	movs	r3, #16
 8009006:	18fb      	adds	r3, r7, r3
 8009008:	0018      	movs	r0, r3
 800900a:	f7ff faab 	bl	8008564 <report_util_axis_values>

  // Returns planner and serial read buffer states.
#ifdef REPORT_FIELD_BUFFER_STATE
  if (bit_istrue(settings.status_report_mask, BITFLAG_RT_STATUS_BUFFER_STATE)) {
 800900e:	4b98      	ldr	r3, [pc, #608]	; (8009270 <report_realtime_status+0x4c0>)
 8009010:	2234      	movs	r2, #52	; 0x34
 8009012:	5c9b      	ldrb	r3, [r3, r2]
 8009014:	001a      	movs	r2, r3
 8009016:	2302      	movs	r3, #2
 8009018:	4013      	ands	r3, r2
 800901a:	d012      	beq.n	8009042 <report_realtime_status+0x292>
    printPgmString(PSTR("|Bf:"));
 800901c:	4b95      	ldr	r3, [pc, #596]	; (8009274 <report_realtime_status+0x4c4>)
 800901e:	0018      	movs	r0, r3
 8009020:	f7fe fab0 	bl	8007584 <printString>
    print_uint8_base10(plan_get_block_buffer_available());
 8009024:	f7fe fa7c 	bl	8007520 <plan_get_block_buffer_available>
 8009028:	0003      	movs	r3, r0
 800902a:	0018      	movs	r0, r3
 800902c:	f7fe fabe 	bl	80075ac <print_uint8_base10>
    serial_write(',');
 8009030:	202c      	movs	r0, #44	; 0x2c
 8009032:	f000 f959 	bl	80092e8 <serial_write>
    print_uint8_base10(serial_get_rx_buffer_available());
 8009036:	f000 f92b 	bl	8009290 <serial_get_rx_buffer_available>
 800903a:	0003      	movs	r3, r0
 800903c:	0018      	movs	r0, r3
 800903e:	f7fe fab5 	bl	80075ac <print_uint8_base10>
#endif

  // Report realtime feed speed
#ifdef REPORT_FIELD_CURRENT_FEED_SPEED
#ifdef VARIABLE_SPINDLE
  printPgmString(PSTR("|FS:"));
 8009042:	4b8d      	ldr	r3, [pc, #564]	; (8009278 <report_realtime_status+0x4c8>)
 8009044:	0018      	movs	r0, r3
 8009046:	f7fe fa9d 	bl	8007584 <printString>
  printFloat_RateValue(st_get_realtime_rate());
 800904a:	f002 fa0d 	bl	800b468 <st_get_realtime_rate>
 800904e:	1c03      	adds	r3, r0, #0
 8009050:	1c18      	adds	r0, r3, #0
 8009052:	f7fe fbe7 	bl	8007824 <printFloat_RateValue>
  serial_write(',');
 8009056:	202c      	movs	r0, #44	; 0x2c
 8009058:	f000 f946 	bl	80092e8 <serial_write>
  printFloat(sys.spindle_speed, N_DECIMAL_RPMVALUE);
 800905c:	4b87      	ldr	r3, [pc, #540]	; (800927c <report_realtime_status+0x4cc>)
 800905e:	691b      	ldr	r3, [r3, #16]
 8009060:	2100      	movs	r1, #0
 8009062:	1c18      	adds	r0, r3, #0
 8009064:	f7fe fb04 	bl	8007670 <printFloat>
  printFloat_RateValue(st_get_realtime_rate());
#endif      
#endif

#ifdef REPORT_FIELD_PIN_STATE
  uint8_t lim_pin_state = limits_get_state();
 8009068:	232e      	movs	r3, #46	; 0x2e
 800906a:	18fc      	adds	r4, r7, r3
 800906c:	f7fc fac0 	bl	80055f0 <limits_get_state>
 8009070:	0003      	movs	r3, r0
 8009072:	7023      	strb	r3, [r4, #0]
  uint8_t ctrl_pin_state = system_control_get_state();
 8009074:	232d      	movs	r3, #45	; 0x2d
 8009076:	18fc      	adds	r4, r7, r3
 8009078:	f002 fada 	bl	800b630 <system_control_get_state>
 800907c:	0003      	movs	r3, r0
 800907e:	7023      	strb	r3, [r4, #0]
  uint8_t prb_pin_state = probe_get_state();
 8009080:	232c      	movs	r3, #44	; 0x2c
 8009082:	18fc      	adds	r4, r7, r3
 8009084:	f7fe fc38 	bl	80078f8 <probe_get_state>
 8009088:	0003      	movs	r3, r0
 800908a:	7023      	strb	r3, [r4, #0]
  if (lim_pin_state | ctrl_pin_state | prb_pin_state) {
 800908c:	232e      	movs	r3, #46	; 0x2e
 800908e:	18fa      	adds	r2, r7, r3
 8009090:	232d      	movs	r3, #45	; 0x2d
 8009092:	18fb      	adds	r3, r7, r3
 8009094:	7812      	ldrb	r2, [r2, #0]
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	4313      	orrs	r3, r2
 800909a:	b2da      	uxtb	r2, r3
 800909c:	232c      	movs	r3, #44	; 0x2c
 800909e:	18fb      	adds	r3, r7, r3
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	4313      	orrs	r3, r2
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d04b      	beq.n	8009142 <report_realtime_status+0x392>
    printPgmString(PSTR("|Pn:"));
 80090aa:	4b75      	ldr	r3, [pc, #468]	; (8009280 <report_realtime_status+0x4d0>)
 80090ac:	0018      	movs	r0, r3
 80090ae:	f7fe fa69 	bl	8007584 <printString>
    if (prb_pin_state) { serial_write('P'); }
 80090b2:	232c      	movs	r3, #44	; 0x2c
 80090b4:	18fb      	adds	r3, r7, r3
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d002      	beq.n	80090c2 <report_realtime_status+0x312>
 80090bc:	2050      	movs	r0, #80	; 0x50
 80090be:	f000 f913 	bl	80092e8 <serial_write>
    if (lim_pin_state) {
 80090c2:	232e      	movs	r3, #46	; 0x2e
 80090c4:	18fb      	adds	r3, r7, r3
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d01a      	beq.n	8009102 <report_realtime_status+0x352>
      if (bit_istrue(lim_pin_state, bit(X_AXIS))) { serial_write('X'); }
 80090cc:	232e      	movs	r3, #46	; 0x2e
 80090ce:	18fb      	adds	r3, r7, r3
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	2201      	movs	r2, #1
 80090d4:	4013      	ands	r3, r2
 80090d6:	d002      	beq.n	80090de <report_realtime_status+0x32e>
 80090d8:	2058      	movs	r0, #88	; 0x58
 80090da:	f000 f905 	bl	80092e8 <serial_write>
      if (bit_istrue(lim_pin_state, bit(Y_AXIS))) { serial_write('Y'); }
 80090de:	232e      	movs	r3, #46	; 0x2e
 80090e0:	18fb      	adds	r3, r7, r3
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	2202      	movs	r2, #2
 80090e6:	4013      	ands	r3, r2
 80090e8:	d002      	beq.n	80090f0 <report_realtime_status+0x340>
 80090ea:	2059      	movs	r0, #89	; 0x59
 80090ec:	f000 f8fc 	bl	80092e8 <serial_write>
      if (bit_istrue(lim_pin_state, bit(Z_AXIS))) { serial_write('Z'); }
 80090f0:	232e      	movs	r3, #46	; 0x2e
 80090f2:	18fb      	adds	r3, r7, r3
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	2204      	movs	r2, #4
 80090f8:	4013      	ands	r3, r2
 80090fa:	d002      	beq.n	8009102 <report_realtime_status+0x352>
 80090fc:	205a      	movs	r0, #90	; 0x5a
 80090fe:	f000 f8f3 	bl	80092e8 <serial_write>
    }
    if (ctrl_pin_state) {
 8009102:	232d      	movs	r3, #45	; 0x2d
 8009104:	18fb      	adds	r3, r7, r3
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d01a      	beq.n	8009142 <report_realtime_status+0x392>
#ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_SAFETY_DOOR)) { serial_write('D'); }
#endif
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_RESET)) { serial_write('R'); }
 800910c:	232d      	movs	r3, #45	; 0x2d
 800910e:	18fb      	adds	r3, r7, r3
 8009110:	781b      	ldrb	r3, [r3, #0]
 8009112:	2201      	movs	r2, #1
 8009114:	4013      	ands	r3, r2
 8009116:	d002      	beq.n	800911e <report_realtime_status+0x36e>
 8009118:	2052      	movs	r0, #82	; 0x52
 800911a:	f000 f8e5 	bl	80092e8 <serial_write>
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_FEED_HOLD)) { serial_write('H'); }
 800911e:	232d      	movs	r3, #45	; 0x2d
 8009120:	18fb      	adds	r3, r7, r3
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	2202      	movs	r2, #2
 8009126:	4013      	ands	r3, r2
 8009128:	d002      	beq.n	8009130 <report_realtime_status+0x380>
 800912a:	2048      	movs	r0, #72	; 0x48
 800912c:	f000 f8dc 	bl	80092e8 <serial_write>
      if (bit_istrue(ctrl_pin_state, CONTROL_PIN_INDEX_CYCLE_START)) { serial_write('S'); }
 8009130:	232d      	movs	r3, #45	; 0x2d
 8009132:	18fb      	adds	r3, r7, r3
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	2204      	movs	r2, #4
 8009138:	4013      	ands	r3, r2
 800913a:	d002      	beq.n	8009142 <report_realtime_status+0x392>
 800913c:	2053      	movs	r0, #83	; 0x53
 800913e:	f000 f8d3 	bl	80092e8 <serial_write>
    }
  }
#endif

#ifdef REPORT_FIELD_WORK_COORD_OFFSET
  if (sys.report_wco_counter > 0) { sys.report_wco_counter--; }
 8009142:	4b4e      	ldr	r3, [pc, #312]	; (800927c <report_realtime_status+0x4cc>)
 8009144:	7b1b      	ldrb	r3, [r3, #12]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d006      	beq.n	8009158 <report_realtime_status+0x3a8>
 800914a:	4b4c      	ldr	r3, [pc, #304]	; (800927c <report_realtime_status+0x4cc>)
 800914c:	7b1b      	ldrb	r3, [r3, #12]
 800914e:	3b01      	subs	r3, #1
 8009150:	b2da      	uxtb	r2, r3
 8009152:	4b4a      	ldr	r3, [pc, #296]	; (800927c <report_realtime_status+0x4cc>)
 8009154:	731a      	strb	r2, [r3, #12]
 8009156:	e01b      	b.n	8009190 <report_realtime_status+0x3e0>
  else {
    if (sys.state & (STATE_HOMING | STATE_CYCLE | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)) {
 8009158:	4b48      	ldr	r3, [pc, #288]	; (800927c <report_realtime_status+0x4cc>)
 800915a:	781b      	ldrb	r3, [r3, #0]
 800915c:	001a      	movs	r2, r3
 800915e:	237c      	movs	r3, #124	; 0x7c
 8009160:	4013      	ands	r3, r2
 8009162:	d003      	beq.n	800916c <report_realtime_status+0x3bc>
      sys.report_wco_counter = (REPORT_WCO_REFRESH_BUSY_COUNT - 1); // Reset counter for slow refresh
 8009164:	4b45      	ldr	r3, [pc, #276]	; (800927c <report_realtime_status+0x4cc>)
 8009166:	221d      	movs	r2, #29
 8009168:	731a      	strb	r2, [r3, #12]
 800916a:	e002      	b.n	8009172 <report_realtime_status+0x3c2>
    }
    else { sys.report_wco_counter = (REPORT_WCO_REFRESH_IDLE_COUNT - 1); }
 800916c:	4b43      	ldr	r3, [pc, #268]	; (800927c <report_realtime_status+0x4cc>)
 800916e:	2209      	movs	r2, #9
 8009170:	731a      	strb	r2, [r3, #12]
    if (sys.report_ovr_counter == 0) { sys.report_ovr_counter = 1; } // Set override on next report.
 8009172:	4b42      	ldr	r3, [pc, #264]	; (800927c <report_realtime_status+0x4cc>)
 8009174:	7adb      	ldrb	r3, [r3, #11]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d102      	bne.n	8009180 <report_realtime_status+0x3d0>
 800917a:	4b40      	ldr	r3, [pc, #256]	; (800927c <report_realtime_status+0x4cc>)
 800917c:	2201      	movs	r2, #1
 800917e:	72da      	strb	r2, [r3, #11]
    printPgmString(PSTR("|WCO:"));
 8009180:	4b40      	ldr	r3, [pc, #256]	; (8009284 <report_realtime_status+0x4d4>)
 8009182:	0018      	movs	r0, r3
 8009184:	f7fe f9fe 	bl	8007584 <printString>
    report_util_axis_values(wco);
 8009188:	1d3b      	adds	r3, r7, #4
 800918a:	0018      	movs	r0, r3
 800918c:	f7ff f9ea 	bl	8008564 <report_util_axis_values>
  }
#endif

  #ifdef REPORT_FIELD_OVERRIDES
    if (sys.report_ovr_counter > 0) { sys.report_ovr_counter--; }
 8009190:	4b3a      	ldr	r3, [pc, #232]	; (800927c <report_realtime_status+0x4cc>)
 8009192:	7adb      	ldrb	r3, [r3, #11]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d006      	beq.n	80091a6 <report_realtime_status+0x3f6>
 8009198:	4b38      	ldr	r3, [pc, #224]	; (800927c <report_realtime_status+0x4cc>)
 800919a:	7adb      	ldrb	r3, [r3, #11]
 800919c:	3b01      	subs	r3, #1
 800919e:	b2da      	uxtb	r2, r3
 80091a0:	4b36      	ldr	r3, [pc, #216]	; (800927c <report_realtime_status+0x4cc>)
 80091a2:	72da      	strb	r2, [r3, #11]
 80091a4:	e059      	b.n	800925a <report_realtime_status+0x4aa>
    else {
      if (sys.state & (STATE_HOMING | STATE_CYCLE | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)) {
 80091a6:	4b35      	ldr	r3, [pc, #212]	; (800927c <report_realtime_status+0x4cc>)
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	001a      	movs	r2, r3
 80091ac:	237c      	movs	r3, #124	; 0x7c
 80091ae:	4013      	ands	r3, r2
 80091b0:	d003      	beq.n	80091ba <report_realtime_status+0x40a>
        sys.report_ovr_counter = (REPORT_OVR_REFRESH_BUSY_COUNT - 1); // Reset counter for slow refresh
 80091b2:	4b32      	ldr	r3, [pc, #200]	; (800927c <report_realtime_status+0x4cc>)
 80091b4:	2213      	movs	r2, #19
 80091b6:	72da      	strb	r2, [r3, #11]
 80091b8:	e002      	b.n	80091c0 <report_realtime_status+0x410>
      }
      else { sys.report_ovr_counter = (REPORT_OVR_REFRESH_IDLE_COUNT - 1); }
 80091ba:	4b30      	ldr	r3, [pc, #192]	; (800927c <report_realtime_status+0x4cc>)
 80091bc:	2209      	movs	r2, #9
 80091be:	72da      	strb	r2, [r3, #11]
      printPgmString(PSTR("|Ov:"));
 80091c0:	4b31      	ldr	r3, [pc, #196]	; (8009288 <report_realtime_status+0x4d8>)
 80091c2:	0018      	movs	r0, r3
 80091c4:	f7fe f9de 	bl	8007584 <printString>
      print_uint8_base10(sys.f_override);
 80091c8:	4b2c      	ldr	r3, [pc, #176]	; (800927c <report_realtime_status+0x4cc>)
 80091ca:	79db      	ldrb	r3, [r3, #7]
 80091cc:	0018      	movs	r0, r3
 80091ce:	f7fe f9ed 	bl	80075ac <print_uint8_base10>
      serial_write(',');
 80091d2:	202c      	movs	r0, #44	; 0x2c
 80091d4:	f000 f888 	bl	80092e8 <serial_write>
      print_uint8_base10(sys.r_override);
 80091d8:	4b28      	ldr	r3, [pc, #160]	; (800927c <report_realtime_status+0x4cc>)
 80091da:	7a1b      	ldrb	r3, [r3, #8]
 80091dc:	0018      	movs	r0, r3
 80091de:	f7fe f9e5 	bl	80075ac <print_uint8_base10>
      serial_write(',');
 80091e2:	202c      	movs	r0, #44	; 0x2c
 80091e4:	f000 f880 	bl	80092e8 <serial_write>
      print_uint8_base10(sys.spindle_speed_ovr);
 80091e8:	4b24      	ldr	r3, [pc, #144]	; (800927c <report_realtime_status+0x4cc>)
 80091ea:	7a5b      	ldrb	r3, [r3, #9]
 80091ec:	0018      	movs	r0, r3
 80091ee:	f7fe f9dd 	bl	80075ac <print_uint8_base10>

      uint8_t sp_state = spindle_get_state();
 80091f2:	232b      	movs	r3, #43	; 0x2b
 80091f4:	18fc      	adds	r4, r7, r3
 80091f6:	f000 fe25 	bl	8009e44 <spindle_get_state>
 80091fa:	0003      	movs	r3, r0
 80091fc:	7023      	strb	r3, [r4, #0]
      uint8_t cl_state = coolant_get_state();
 80091fe:	232a      	movs	r3, #42	; 0x2a
 8009200:	18fc      	adds	r4, r7, r3
 8009202:	f7fa facc 	bl	800379e <coolant_get_state>
 8009206:	0003      	movs	r3, r0
 8009208:	7023      	strb	r3, [r4, #0]
      if (sp_state || cl_state) {
 800920a:	232b      	movs	r3, #43	; 0x2b
 800920c:	18fb      	adds	r3, r7, r3
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d104      	bne.n	800921e <report_realtime_status+0x46e>
 8009214:	232a      	movs	r3, #42	; 0x2a
 8009216:	18fb      	adds	r3, r7, r3
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d01d      	beq.n	800925a <report_realtime_status+0x4aa>
        printPgmString(PSTR("|A:"));
 800921e:	4b1b      	ldr	r3, [pc, #108]	; (800928c <report_realtime_status+0x4dc>)
 8009220:	0018      	movs	r0, r3
 8009222:	f7fe f9af 	bl	8007584 <printString>
        if (sp_state) { // != SPINDLE_STATE_DISABLE
 8009226:	232b      	movs	r3, #43	; 0x2b
 8009228:	18fb      	adds	r3, r7, r3
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d00b      	beq.n	8009248 <report_realtime_status+0x498>
          #ifdef VARIABLE_SPINDLE 
            #ifdef USE_SPINDLE_DIR_AS_ENABLE_PIN
              serial_write('S'); // CW
            #else
              if (sp_state == SPINDLE_STATE_CW) { serial_write('S'); } // CW
 8009230:	232b      	movs	r3, #43	; 0x2b
 8009232:	18fb      	adds	r3, r7, r3
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d103      	bne.n	8009242 <report_realtime_status+0x492>
 800923a:	2053      	movs	r0, #83	; 0x53
 800923c:	f000 f854 	bl	80092e8 <serial_write>
 8009240:	e002      	b.n	8009248 <report_realtime_status+0x498>
              else { serial_write('C'); } // CCW
 8009242:	2043      	movs	r0, #67	; 0x43
 8009244:	f000 f850 	bl	80092e8 <serial_write>
          #else
            if (sp_state & SPINDLE_STATE_CW) { serial_write('S'); } // CW
            else { serial_write('C'); } // CCW
          #endif
        }
        if (cl_state & COOLANT_STATE_FLOOD) { serial_write('F'); }
 8009248:	232a      	movs	r3, #42	; 0x2a
 800924a:	18fb      	adds	r3, r7, r3
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	2201      	movs	r2, #1
 8009250:	4013      	ands	r3, r2
 8009252:	d002      	beq.n	800925a <report_realtime_status+0x4aa>
 8009254:	2046      	movs	r0, #70	; 0x46
 8009256:	f000 f847 	bl	80092e8 <serial_write>
        #endif
      }
    }
  #endif

  serial_write('>');
 800925a:	203e      	movs	r0, #62	; 0x3e
 800925c:	f000 f844 	bl	80092e8 <serial_write>
  report_util_line_feed();
 8009260:	f7ff f952 	bl	8008508 <report_util_line_feed>
}
 8009264:	46c0      	nop			; (mov r8, r8)
 8009266:	46bd      	mov	sp, r7
 8009268:	b00d      	add	sp, #52	; 0x34
 800926a:	bd90      	pop	{r4, r7, pc}
 800926c:	0800d92c 	.word	0x0800d92c
 8009270:	20000acc 	.word	0x20000acc
 8009274:	0800d934 	.word	0x0800d934
 8009278:	0800d93c 	.word	0x0800d93c
 800927c:	20000b2c 	.word	0x20000b2c
 8009280:	0800d944 	.word	0x0800d944
 8009284:	0800d94c 	.word	0x0800d94c
 8009288:	0800d954 	.word	0x0800d954
 800928c:	0800d95c 	.word	0x0800d95c

08009290 <serial_get_rx_buffer_available>:
volatile uint8_t serial_tx_buffer_tail = 0;


// Returns the number of bytes available in the RX serial buffer.
uint8_t serial_get_rx_buffer_available()
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b082      	sub	sp, #8
 8009294:	af00      	add	r7, sp, #0
  uint8_t rtail = serial_rx_buffer_tail; // Copy to limit multiple calls to volatile
 8009296:	1dfb      	adds	r3, r7, #7
 8009298:	4a0e      	ldr	r2, [pc, #56]	; (80092d4 <serial_get_rx_buffer_available+0x44>)
 800929a:	7812      	ldrb	r2, [r2, #0]
 800929c:	701a      	strb	r2, [r3, #0]
  if (serial_rx_buffer_head >= rtail) { return(RX_BUFFER_SIZE - (serial_rx_buffer_head-rtail)); }
 800929e:	4b0e      	ldr	r3, [pc, #56]	; (80092d8 <serial_get_rx_buffer_available+0x48>)
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	1dfa      	adds	r2, r7, #7
 80092a4:	7812      	ldrb	r2, [r2, #0]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d808      	bhi.n	80092bc <serial_get_rx_buffer_available+0x2c>
 80092aa:	4b0b      	ldr	r3, [pc, #44]	; (80092d8 <serial_get_rx_buffer_available+0x48>)
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	1dfa      	adds	r2, r7, #7
 80092b0:	7812      	ldrb	r2, [r2, #0]
 80092b2:	1ad3      	subs	r3, r2, r3
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	3b80      	subs	r3, #128	; 0x80
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	e007      	b.n	80092cc <serial_get_rx_buffer_available+0x3c>
  return((rtail-serial_rx_buffer_head-1));
 80092bc:	4b06      	ldr	r3, [pc, #24]	; (80092d8 <serial_get_rx_buffer_available+0x48>)
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	1dfa      	adds	r2, r7, #7
 80092c2:	7812      	ldrb	r2, [r2, #0]
 80092c4:	1ad3      	subs	r3, r2, r3
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	3b01      	subs	r3, #1
 80092ca:	b2db      	uxtb	r3, r3
}
 80092cc:	0018      	movs	r0, r3
 80092ce:	46bd      	mov	sp, r7
 80092d0:	b002      	add	sp, #8
 80092d2:	bd80      	pop	{r7, pc}
 80092d4:	20000449 	.word	0x20000449
 80092d8:	20000448 	.word	0x20000448

080092dc <serial_init>:
  return (TX_RING_BUFFER - (ttail-serial_tx_buffer_head));
}


void serial_init()
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	af00      	add	r7, sp, #0
  // defaults to 8-bit, no parity, 1 stop bit
#endif
#ifdef WIN32
  InitializeCriticalSectionAndSpinCount(&CriticalSection,0x00000400);
#endif
}
 80092e0:	46c0      	nop			; (mov r8, r8)
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
	...

080092e8 <serial_write>:
}
#endif


// Writes one byte to the TX serial buffer. Called by main program.
void serial_write(uint8_t data) {
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b084      	sub	sp, #16
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	0002      	movs	r2, r0
 80092f0:	1dfb      	adds	r3, r7, #7
 80092f2:	701a      	strb	r2, [r3, #0]
  // Calculate next head
  uint8_t next_head = serial_tx_buffer_head + 1;
 80092f4:	4b0b      	ldr	r3, [pc, #44]	; (8009324 <serial_write+0x3c>)
 80092f6:	781a      	ldrb	r2, [r3, #0]
 80092f8:	230f      	movs	r3, #15
 80092fa:	18fb      	adds	r3, r7, r3
 80092fc:	3201      	adds	r2, #1
 80092fe:	701a      	strb	r2, [r3, #0]
    return;
#endif
#endif
#ifdef STM32F0DISCOVERY
#ifndef USEUSB
	USART_SendData(USART1, data);
 8009300:	1dfb      	adds	r3, r7, #7
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	b29b      	uxth	r3, r3
 8009306:	4a08      	ldr	r2, [pc, #32]	; (8009328 <serial_write+0x40>)
 8009308:	0019      	movs	r1, r3
 800930a:	0010      	movs	r0, r2
 800930c:	f7fa f9f3 	bl	80036f6 <USART_SendData>
	while (!(USART1->ISR & USART_ISR_TXE));		 //
 8009310:	46c0      	nop			; (mov r8, r8)
 8009312:	4b05      	ldr	r3, [pc, #20]	; (8009328 <serial_write+0x40>)
 8009314:	69db      	ldr	r3, [r3, #28]
 8009316:	2280      	movs	r2, #128	; 0x80
 8009318:	4013      	ands	r3, r2
 800931a:	d0fa      	beq.n	8009312 <serial_write+0x2a>
  return;
 800931c:	46c0      	nop			; (mov r8, r8)

#ifdef AVRTARGET
  // Enable Data Register Empty Interrupt to make sure tx-streaming is running
  UCSR0B |=  (1 << UDRIE0);
#endif
}
 800931e:	46bd      	mov	sp, r7
 8009320:	b004      	add	sp, #16
 8009322:	bd80      	pop	{r7, pc}
 8009324:	2000044a 	.word	0x2000044a
 8009328:	40013800 	.word	0x40013800

0800932c <serial_read>:
}
#endif

// Fetches the first byte in the serial read buffer. Called by main program.
uint8_t serial_read()
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
  uint8_t tail = serial_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 8009332:	1dfb      	adds	r3, r7, #7
 8009334:	4a13      	ldr	r2, [pc, #76]	; (8009384 <serial_read+0x58>)
 8009336:	7812      	ldrb	r2, [r2, #0]
 8009338:	701a      	strb	r2, [r3, #0]
  if (serial_rx_buffer_head == tail) {
 800933a:	4b13      	ldr	r3, [pc, #76]	; (8009388 <serial_read+0x5c>)
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	1dfa      	adds	r2, r7, #7
 8009340:	7812      	ldrb	r2, [r2, #0]
 8009342:	429a      	cmp	r2, r3
 8009344:	d101      	bne.n	800934a <serial_read+0x1e>
    return SERIAL_NO_DATA;
 8009346:	23ff      	movs	r3, #255	; 0xff
 8009348:	e017      	b.n	800937a <serial_read+0x4e>
  } else {
    uint8_t data = serial_rx_buffer[tail];
 800934a:	1dfb      	adds	r3, r7, #7
 800934c:	781a      	ldrb	r2, [r3, #0]
 800934e:	1dbb      	adds	r3, r7, #6
 8009350:	490e      	ldr	r1, [pc, #56]	; (800938c <serial_read+0x60>)
 8009352:	5c8a      	ldrb	r2, [r1, r2]
 8009354:	701a      	strb	r2, [r3, #0]

    tail++;
 8009356:	1dfb      	adds	r3, r7, #7
 8009358:	781a      	ldrb	r2, [r3, #0]
 800935a:	1dfb      	adds	r3, r7, #7
 800935c:	3201      	adds	r2, #1
 800935e:	701a      	strb	r2, [r3, #0]
    if (tail == RX_RING_BUFFER) { tail = 0; }
 8009360:	1dfb      	adds	r3, r7, #7
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	2b80      	cmp	r3, #128	; 0x80
 8009366:	d102      	bne.n	800936e <serial_read+0x42>
 8009368:	1dfb      	adds	r3, r7, #7
 800936a:	2200      	movs	r2, #0
 800936c:	701a      	strb	r2, [r3, #0]
    serial_rx_buffer_tail = tail;
 800936e:	4b05      	ldr	r3, [pc, #20]	; (8009384 <serial_read+0x58>)
 8009370:	1dfa      	adds	r2, r7, #7
 8009372:	7812      	ldrb	r2, [r2, #0]
 8009374:	701a      	strb	r2, [r3, #0]

    return data;
 8009376:	1dbb      	adds	r3, r7, #6
 8009378:	781b      	ldrb	r3, [r3, #0]
  }
}
 800937a:	0018      	movs	r0, r3
 800937c:	46bd      	mov	sp, r7
 800937e:	b002      	add	sp, #8
 8009380:	bd80      	pop	{r7, pc}
 8009382:	46c0      	nop			; (mov r8, r8)
 8009384:	20000449 	.word	0x20000449
 8009388:	20000448 	.word	0x20000448
 800938c:	20000a4c 	.word	0x20000a4c

08009390 <USART1_IRQHandler>:
/*----------------------------------------------------------------------------
  USART1_IRQHandler
  Handles USART1 global interrupt request.
 *----------------------------------------------------------------------------*/
void USART1_IRQHandler (void)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
    volatile unsigned int IIR;
    uint8_t data;
    uint8_t next_head;

    IIR = USART1->ISR;
 8009396:	4b57      	ldr	r3, [pc, #348]	; (80094f4 <USART1_IRQHandler+0x164>)
 8009398:	69db      	ldr	r3, [r3, #28]
 800939a:	603b      	str	r3, [r7, #0]
    if (IIR & USART_ISR_RXNE)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	2220      	movs	r2, #32
 80093a0:	4013      	ands	r3, r2
 80093a2:	d100      	bne.n	80093a6 <USART1_IRQHandler+0x16>
 80093a4:	e0a1      	b.n	80094ea <USART1_IRQHandler+0x15a>
    {                  // read interrupt
        data = USART1->RDR & 0x1FF;
 80093a6:	4b53      	ldr	r3, [pc, #332]	; (80094f4 <USART1_IRQHandler+0x164>)
 80093a8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80093aa:	b29a      	uxth	r2, r3
 80093ac:	1dbb      	adds	r3, r7, #6
 80093ae:	701a      	strb	r2, [r3, #0]
#endif
#endif
  // Pick off realtime command characters directly from the serial stream. These characters are
  // not passed into the main buffer, but these set system state flag bits for realtime execution.
  switch (data) {
 80093b0:	1dbb      	adds	r3, r7, #6
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	2b21      	cmp	r3, #33	; 0x21
 80093b6:	d013      	beq.n	80093e0 <USART1_IRQHandler+0x50>
 80093b8:	dc02      	bgt.n	80093c0 <USART1_IRQHandler+0x30>
 80093ba:	2b18      	cmp	r3, #24
 80093bc:	d005      	beq.n	80093ca <USART1_IRQHandler+0x3a>
 80093be:	e013      	b.n	80093e8 <USART1_IRQHandler+0x58>
 80093c0:	2b3f      	cmp	r3, #63	; 0x3f
 80093c2:	d005      	beq.n	80093d0 <USART1_IRQHandler+0x40>
 80093c4:	2b7e      	cmp	r3, #126	; 0x7e
 80093c6:	d007      	beq.n	80093d8 <USART1_IRQHandler+0x48>
 80093c8:	e00e      	b.n	80093e8 <USART1_IRQHandler+0x58>
    case CMD_RESET:         mc_reset(); break; // Call motion control reset routine.
 80093ca:	f7fd f83b 	bl	8006444 <mc_reset>
 80093ce:	e086      	b.n	80094de <USART1_IRQHandler+0x14e>
    case CMD_STATUS_REPORT: system_set_exec_state_flag(EXEC_STATUS_REPORT); break; // Set as true
 80093d0:	2001      	movs	r0, #1
 80093d2:	f002 fd05 	bl	800bde0 <system_set_exec_state_flag>
 80093d6:	e082      	b.n	80094de <USART1_IRQHandler+0x14e>
    case CMD_CYCLE_START:   system_set_exec_state_flag(EXEC_CYCLE_START); break; // Set as true
 80093d8:	2002      	movs	r0, #2
 80093da:	f002 fd01 	bl	800bde0 <system_set_exec_state_flag>
 80093de:	e07e      	b.n	80094de <USART1_IRQHandler+0x14e>
    case CMD_FEED_HOLD:     system_set_exec_state_flag(EXEC_FEED_HOLD); break; // Set as true
 80093e0:	2008      	movs	r0, #8
 80093e2:	f002 fcfd 	bl	800bde0 <system_set_exec_state_flag>
 80093e6:	e07a      	b.n	80094de <USART1_IRQHandler+0x14e>
    default :
      if (data > 0x7F) { // Real-time control characters are extended ACSII only.
 80093e8:	1dbb      	adds	r3, r7, #6
 80093ea:	781b      	ldrb	r3, [r3, #0]
 80093ec:	b25b      	sxtb	r3, r3
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	da55      	bge.n	800949e <USART1_IRQHandler+0x10e>
        switch(data) {
 80093f2:	1dbb      	adds	r3, r7, #6
 80093f4:	781b      	ldrb	r3, [r3, #0]
 80093f6:	3b84      	subs	r3, #132	; 0x84
 80093f8:	2b1c      	cmp	r3, #28
 80093fa:	d900      	bls.n	80093fe <USART1_IRQHandler+0x6e>
 80093fc:	e06f      	b.n	80094de <USART1_IRQHandler+0x14e>
 80093fe:	009a      	lsls	r2, r3, #2
 8009400:	4b3d      	ldr	r3, [pc, #244]	; (80094f8 <USART1_IRQHandler+0x168>)
 8009402:	18d3      	adds	r3, r2, r3
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	469f      	mov	pc, r3
          case CMD_SAFETY_DOOR:   system_set_exec_state_flag(EXEC_SAFETY_DOOR); break; // Set as true
 8009408:	2020      	movs	r0, #32
 800940a:	f002 fce9 	bl	800bde0 <system_set_exec_state_flag>
 800940e:	e066      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_JOG_CANCEL:   
            if (sys.state & STATE_JOG) { // Block all other states from invoking motion cancel.
 8009410:	4b3a      	ldr	r3, [pc, #232]	; (80094fc <USART1_IRQHandler+0x16c>)
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	001a      	movs	r2, r3
 8009416:	2320      	movs	r3, #32
 8009418:	4013      	ands	r3, r2
 800941a:	d05f      	beq.n	80094dc <USART1_IRQHandler+0x14c>
              system_set_exec_state_flag(EXEC_MOTION_CANCEL); 
 800941c:	2040      	movs	r0, #64	; 0x40
 800941e:	f002 fcdf 	bl	800bde0 <system_set_exec_state_flag>
            }
            break; 
 8009422:	e05b      	b.n	80094dc <USART1_IRQHandler+0x14c>
          #ifdef DEBUG
            case CMD_DEBUG_REPORT: {uint8_t sreg = SREG; cli(); bit_true(sys_rt_exec_debug,EXEC_DEBUG_REPORT); SREG = sreg;} break;
          #endif
          case CMD_FEED_OVR_RESET: system_set_exec_motion_override_flag(EXEC_FEED_OVR_RESET); break;
 8009424:	2001      	movs	r0, #1
 8009426:	f002 fd33 	bl	800be90 <system_set_exec_motion_override_flag>
 800942a:	e058      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_COARSE_PLUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_PLUS); break;
 800942c:	2002      	movs	r0, #2
 800942e:	f002 fd2f 	bl	800be90 <system_set_exec_motion_override_flag>
 8009432:	e054      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_COARSE_MINUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_MINUS); break;
 8009434:	2004      	movs	r0, #4
 8009436:	f002 fd2b 	bl	800be90 <system_set_exec_motion_override_flag>
 800943a:	e050      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_FINE_PLUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_PLUS); break;
 800943c:	2008      	movs	r0, #8
 800943e:	f002 fd27 	bl	800be90 <system_set_exec_motion_override_flag>
 8009442:	e04c      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_FEED_OVR_FINE_MINUS: system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_MINUS); break;
 8009444:	2010      	movs	r0, #16
 8009446:	f002 fd23 	bl	800be90 <system_set_exec_motion_override_flag>
 800944a:	e048      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_RAPID_OVR_RESET: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_RESET); break;
 800944c:	2020      	movs	r0, #32
 800944e:	f002 fd1f 	bl	800be90 <system_set_exec_motion_override_flag>
 8009452:	e044      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_RAPID_OVR_MEDIUM: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_MEDIUM); break;
 8009454:	2040      	movs	r0, #64	; 0x40
 8009456:	f002 fd1b 	bl	800be90 <system_set_exec_motion_override_flag>
 800945a:	e040      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_RAPID_OVR_LOW: system_set_exec_motion_override_flag(EXEC_RAPID_OVR_LOW); break;
 800945c:	2080      	movs	r0, #128	; 0x80
 800945e:	f002 fd17 	bl	800be90 <system_set_exec_motion_override_flag>
 8009462:	e03c      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_RESET: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_RESET); break;
 8009464:	2001      	movs	r0, #1
 8009466:	f002 fd2b 	bl	800bec0 <system_set_exec_accessory_override_flag>
 800946a:	e038      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_COARSE_PLUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_PLUS); break;
 800946c:	2002      	movs	r0, #2
 800946e:	f002 fd27 	bl	800bec0 <system_set_exec_accessory_override_flag>
 8009472:	e034      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_COARSE_MINUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_MINUS); break;
 8009474:	2004      	movs	r0, #4
 8009476:	f002 fd23 	bl	800bec0 <system_set_exec_accessory_override_flag>
 800947a:	e030      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_FINE_PLUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_PLUS); break;
 800947c:	2008      	movs	r0, #8
 800947e:	f002 fd1f 	bl	800bec0 <system_set_exec_accessory_override_flag>
 8009482:	e02c      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_FINE_MINUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_MINUS); break;
 8009484:	2010      	movs	r0, #16
 8009486:	f002 fd1b 	bl	800bec0 <system_set_exec_accessory_override_flag>
 800948a:	e028      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_SPINDLE_OVR_STOP: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP); break;
 800948c:	2020      	movs	r0, #32
 800948e:	f002 fd17 	bl	800bec0 <system_set_exec_accessory_override_flag>
 8009492:	e024      	b.n	80094de <USART1_IRQHandler+0x14e>
          case CMD_COOLANT_FLOOD_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_FLOOD_OVR_TOGGLE); break;
 8009494:	2040      	movs	r0, #64	; 0x40
 8009496:	f002 fd13 	bl	800bec0 <system_set_exec_accessory_override_flag>
 800949a:	46c0      	nop			; (mov r8, r8)
 800949c:	e01f      	b.n	80094de <USART1_IRQHandler+0x14e>
            case CMD_COOLANT_MIST_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_MIST_OVR_TOGGLE); break;
          #endif
        }
        // Throw away any unfound extended-ASCII character by not passing it to the serial buffer.
      } else { // Write character to buffer
        next_head = serial_rx_buffer_head + 1;
 800949e:	4b18      	ldr	r3, [pc, #96]	; (8009500 <USART1_IRQHandler+0x170>)
 80094a0:	781a      	ldrb	r2, [r3, #0]
 80094a2:	1dfb      	adds	r3, r7, #7
 80094a4:	3201      	adds	r2, #1
 80094a6:	701a      	strb	r2, [r3, #0]
        if (next_head == RX_RING_BUFFER) { next_head = 0; }
 80094a8:	1dfb      	adds	r3, r7, #7
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	2b80      	cmp	r3, #128	; 0x80
 80094ae:	d102      	bne.n	80094b6 <USART1_IRQHandler+0x126>
 80094b0:	1dfb      	adds	r3, r7, #7
 80094b2:	2200      	movs	r2, #0
 80094b4:	701a      	strb	r2, [r3, #0]

        // Write data to buffer unless it is full.
        if (next_head != serial_rx_buffer_tail) {
 80094b6:	4b13      	ldr	r3, [pc, #76]	; (8009504 <USART1_IRQHandler+0x174>)
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	b2db      	uxtb	r3, r3
 80094bc:	1dfa      	adds	r2, r7, #7
 80094be:	7812      	ldrb	r2, [r2, #0]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d00c      	beq.n	80094de <USART1_IRQHandler+0x14e>
          serial_rx_buffer[serial_rx_buffer_head] = data;
 80094c4:	4b0e      	ldr	r3, [pc, #56]	; (8009500 <USART1_IRQHandler+0x170>)
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	0019      	movs	r1, r3
 80094ca:	4b0f      	ldr	r3, [pc, #60]	; (8009508 <USART1_IRQHandler+0x178>)
 80094cc:	1dba      	adds	r2, r7, #6
 80094ce:	7812      	ldrb	r2, [r2, #0]
 80094d0:	545a      	strb	r2, [r3, r1]
          serial_rx_buffer_head = next_head;
 80094d2:	4b0b      	ldr	r3, [pc, #44]	; (8009500 <USART1_IRQHandler+0x170>)
 80094d4:	1dfa      	adds	r2, r7, #7
 80094d6:	7812      	ldrb	r2, [r2, #0]
 80094d8:	701a      	strb	r2, [r3, #0]
 80094da:	e000      	b.n	80094de <USART1_IRQHandler+0x14e>
            break; 
 80094dc:	46c0      	nop			; (mov r8, r8)
#endif
   }
#endif
#ifdef STM32F0DISCOVERY
#ifndef USEUSB
        USART1->ISR &= ~USART_ISR_RXNE;	          // clear interrupt
 80094de:	4b05      	ldr	r3, [pc, #20]	; (80094f4 <USART1_IRQHandler+0x164>)
 80094e0:	4a04      	ldr	r2, [pc, #16]	; (80094f4 <USART1_IRQHandler+0x164>)
 80094e2:	69d2      	ldr	r2, [r2, #28]
 80094e4:	2120      	movs	r1, #32
 80094e6:	438a      	bics	r2, r1
 80094e8:	61da      	str	r2, [r3, #28]
#else
    length--;
#endif
   }
#endif
}
 80094ea:	46c0      	nop			; (mov r8, r8)
 80094ec:	46bd      	mov	sp, r7
 80094ee:	b002      	add	sp, #8
 80094f0:	bd80      	pop	{r7, pc}
 80094f2:	46c0      	nop			; (mov r8, r8)
 80094f4:	40013800 	.word	0x40013800
 80094f8:	0800dcdc 	.word	0x0800dcdc
 80094fc:	20000b2c 	.word	0x20000b2c
 8009500:	20000448 	.word	0x20000448
 8009504:	20000449 	.word	0x20000449
 8009508:	20000a4c 	.word	0x20000a4c

0800950c <serial_reset_read_buffer>:

void serial_reset_read_buffer()
{
 800950c:	b580      	push	{r7, lr}
 800950e:	af00      	add	r7, sp, #0
  serial_rx_buffer_tail = serial_rx_buffer_head;
 8009510:	4b03      	ldr	r3, [pc, #12]	; (8009520 <serial_reset_read_buffer+0x14>)
 8009512:	781a      	ldrb	r2, [r3, #0]
 8009514:	4b03      	ldr	r3, [pc, #12]	; (8009524 <serial_reset_read_buffer+0x18>)
 8009516:	701a      	strb	r2, [r3, #0]
}
 8009518:	46c0      	nop			; (mov r8, r8)
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	46c0      	nop			; (mov r8, r8)
 8009520:	20000448 	.word	0x20000448
 8009524:	20000449 	.word	0x20000449

08009528 <settings_store_startup_line>:
settings_t settings;


// Method to store startup lines into EEPROM
void settings_store_startup_line(uint8_t n, char *line)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b084      	sub	sp, #16
 800952c:	af00      	add	r7, sp, #0
 800952e:	0002      	movs	r2, r0
 8009530:	6039      	str	r1, [r7, #0]
 8009532:	1dfb      	adds	r3, r7, #7
 8009534:	701a      	strb	r2, [r3, #0]
  #ifdef FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE
    protocol_buffer_synchronize(); // A startup line may contain a motion and be executing. 
 8009536:	f7fe fb45 	bl	8007bc4 <protocol_buffer_synchronize>
  #endif
  uint32_t addr = n*(LINE_BUFFER_SIZE+1)+EEPROM_ADDR_STARTUP_BLOCK;
 800953a:	1dfb      	adds	r3, r7, #7
 800953c:	781a      	ldrb	r2, [r3, #0]
 800953e:	0013      	movs	r3, r2
 8009540:	00db      	lsls	r3, r3, #3
 8009542:	189b      	adds	r3, r3, r2
 8009544:	00da      	lsls	r2, r3, #3
 8009546:	189b      	adds	r3, r3, r2
 8009548:	22c0      	movs	r2, #192	; 0xc0
 800954a:	0092      	lsls	r2, r2, #2
 800954c:	4694      	mov	ip, r2
 800954e:	4463      	add	r3, ip
 8009550:	60fb      	str	r3, [r7, #12]
  memcpy_to_eeprom_with_checksum(addr,(char*)line, LINE_BUFFER_SIZE);
 8009552:	6839      	ldr	r1, [r7, #0]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2250      	movs	r2, #80	; 0x50
 8009558:	0018      	movs	r0, r3
 800955a:	f7fa f985 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 800955e:	46c0      	nop			; (mov r8, r8)
 8009560:	46bd      	mov	sp, r7
 8009562:	b004      	add	sp, #16
 8009564:	bd80      	pop	{r7, pc}
	...

08009568 <settings_store_build_info>:


// Method to store build info into EEPROM
// NOTE: This function can only be called in IDLE state.
void settings_store_build_info(char *line)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  // Build info can only be stored when state is IDLE.
  memcpy_to_eeprom_with_checksum(EEPROM_ADDR_BUILD_INFO,(char*)line, LINE_BUFFER_SIZE);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	4804      	ldr	r0, [pc, #16]	; (8009584 <settings_store_build_info+0x1c>)
 8009574:	2250      	movs	r2, #80	; 0x50
 8009576:	0019      	movs	r1, r3
 8009578:	f7fa f976 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 800957c:	46c0      	nop			; (mov r8, r8)
 800957e:	46bd      	mov	sp, r7
 8009580:	b002      	add	sp, #8
 8009582:	bd80      	pop	{r7, pc}
 8009584:	000003ae 	.word	0x000003ae

08009588 <settings_write_coord_data>:


// Method to store coord data parameters into EEPROM
void settings_write_coord_data(uint8_t coord_select, float *coord_data)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	0002      	movs	r2, r0
 8009590:	6039      	str	r1, [r7, #0]
 8009592:	1dfb      	adds	r3, r7, #7
 8009594:	701a      	strb	r2, [r3, #0]
  #ifdef FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE
    protocol_buffer_synchronize();
 8009596:	f7fe fb15 	bl	8007bc4 <protocol_buffer_synchronize>
  #endif
  uint32_t addr = coord_select*(sizeof(float)*N_AXIS+1) + EEPROM_ADDR_PARAMETERS;
 800959a:	1dfb      	adds	r3, r7, #7
 800959c:	781a      	ldrb	r2, [r3, #0]
 800959e:	0013      	movs	r3, r2
 80095a0:	005b      	lsls	r3, r3, #1
 80095a2:	189b      	adds	r3, r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	189b      	adds	r3, r3, r2
 80095a8:	2280      	movs	r2, #128	; 0x80
 80095aa:	0092      	lsls	r2, r2, #2
 80095ac:	4694      	mov	ip, r2
 80095ae:	4463      	add	r3, ip
 80095b0:	60fb      	str	r3, [r7, #12]
  memcpy_to_eeprom_with_checksum(addr,(char*)coord_data, sizeof(float)*N_AXIS);
 80095b2:	6839      	ldr	r1, [r7, #0]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	220c      	movs	r2, #12
 80095b8:	0018      	movs	r0, r3
 80095ba:	f7fa f955 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 80095be:	46c0      	nop			; (mov r8, r8)
 80095c0:	46bd      	mov	sp, r7
 80095c2:	b004      	add	sp, #16
 80095c4:	bd80      	pop	{r7, pc}
	...

080095c8 <write_global_settings>:


// Method to store Grbl global settings struct and version number into EEPROM
// NOTE: This function can only be called in IDLE state.
void write_global_settings()
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	af00      	add	r7, sp, #0
  eeprom_put_char(0, SETTINGS_VERSION);
 80095cc:	210a      	movs	r1, #10
 80095ce:	2000      	movs	r0, #0
 80095d0:	f7fa f936 	bl	8003840 <eeprom_put_char>
  memcpy_to_eeprom_with_checksum(EEPROM_ADDR_GLOBAL, (char*)&settings, sizeof(settings_t));
 80095d4:	4b04      	ldr	r3, [pc, #16]	; (80095e8 <write_global_settings+0x20>)
 80095d6:	225c      	movs	r2, #92	; 0x5c
 80095d8:	0019      	movs	r1, r3
 80095da:	2001      	movs	r0, #1
 80095dc:	f7fa f944 	bl	8003868 <memcpy_to_eeprom_with_checksum>
}
 80095e0:	46c0      	nop			; (mov r8, r8)
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
 80095e6:	46c0      	nop			; (mov r8, r8)
 80095e8:	20000acc 	.word	0x20000acc

080095ec <settings_restore>:


// Method to restore EEPROM-saved Grbl global settings back to defaults.
void settings_restore(uint8_t restore_flag) {
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b086      	sub	sp, #24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	0002      	movs	r2, r0
 80095f4:	1dfb      	adds	r3, r7, #7
 80095f6:	701a      	strb	r2, [r3, #0]
  if (restore_flag & SETTINGS_RESTORE_DEFAULTS) {
 80095f8:	1dfb      	adds	r3, r7, #7
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	2201      	movs	r2, #1
 80095fe:	4013      	ands	r3, r2
 8009600:	d05b      	beq.n	80096ba <settings_restore+0xce>
    settings.pulse_microseconds = DEFAULT_STEP_PULSE_MICROSECONDS;
 8009602:	4b57      	ldr	r3, [pc, #348]	; (8009760 <settings_restore+0x174>)
 8009604:	2230      	movs	r2, #48	; 0x30
 8009606:	210a      	movs	r1, #10
 8009608:	5499      	strb	r1, [r3, r2]
    settings.stepper_idle_lock_time = DEFAULT_STEPPER_IDLE_LOCK_TIME;
 800960a:	4b55      	ldr	r3, [pc, #340]	; (8009760 <settings_restore+0x174>)
 800960c:	2233      	movs	r2, #51	; 0x33
 800960e:	2100      	movs	r1, #0
 8009610:	5499      	strb	r1, [r3, r2]
    settings.step_invert_mask = DEFAULT_STEPPING_INVERT_MASK;
 8009612:	4b53      	ldr	r3, [pc, #332]	; (8009760 <settings_restore+0x174>)
 8009614:	2231      	movs	r2, #49	; 0x31
 8009616:	2107      	movs	r1, #7
 8009618:	5499      	strb	r1, [r3, r2]
    settings.dir_invert_mask = DEFAULT_DIRECTION_INVERT_MASK;
 800961a:	4b51      	ldr	r3, [pc, #324]	; (8009760 <settings_restore+0x174>)
 800961c:	2232      	movs	r2, #50	; 0x32
 800961e:	2107      	movs	r1, #7
 8009620:	5499      	strb	r1, [r3, r2]
    settings.status_report_mask = DEFAULT_STATUS_REPORT_MASK;
 8009622:	4b4f      	ldr	r3, [pc, #316]	; (8009760 <settings_restore+0x174>)
 8009624:	2234      	movs	r2, #52	; 0x34
 8009626:	2101      	movs	r1, #1
 8009628:	5499      	strb	r1, [r3, r2]
    settings.junction_deviation = DEFAULT_JUNCTION_DEVIATION;
 800962a:	4b4d      	ldr	r3, [pc, #308]	; (8009760 <settings_restore+0x174>)
 800962c:	4a4d      	ldr	r2, [pc, #308]	; (8009764 <settings_restore+0x178>)
 800962e:	639a      	str	r2, [r3, #56]	; 0x38
    settings.arc_tolerance = DEFAULT_ARC_TOLERANCE;
 8009630:	4b4b      	ldr	r3, [pc, #300]	; (8009760 <settings_restore+0x174>)
 8009632:	4a4d      	ldr	r2, [pc, #308]	; (8009768 <settings_restore+0x17c>)
 8009634:	63da      	str	r2, [r3, #60]	; 0x3c

    settings.rpm_max = DEFAULT_SPINDLE_RPM_MAX;
 8009636:	4b4a      	ldr	r3, [pc, #296]	; (8009760 <settings_restore+0x174>)
 8009638:	4a4c      	ldr	r2, [pc, #304]	; (800976c <settings_restore+0x180>)
 800963a:	641a      	str	r2, [r3, #64]	; 0x40
    settings.rpm_min = DEFAULT_SPINDLE_RPM_MIN;
 800963c:	4b48      	ldr	r3, [pc, #288]	; (8009760 <settings_restore+0x174>)
 800963e:	2200      	movs	r2, #0
 8009640:	645a      	str	r2, [r3, #68]	; 0x44

    settings.homing_dir_mask = DEFAULT_HOMING_DIR_MASK;
 8009642:	4b47      	ldr	r3, [pc, #284]	; (8009760 <settings_restore+0x174>)
 8009644:	2249      	movs	r2, #73	; 0x49
 8009646:	2100      	movs	r1, #0
 8009648:	5499      	strb	r1, [r3, r2]
    settings.homing_feed_rate = DEFAULT_HOMING_FEED_RATE;
 800964a:	4b45      	ldr	r3, [pc, #276]	; (8009760 <settings_restore+0x174>)
 800964c:	4a48      	ldr	r2, [pc, #288]	; (8009770 <settings_restore+0x184>)
 800964e:	64da      	str	r2, [r3, #76]	; 0x4c
    settings.homing_seek_rate = DEFAULT_HOMING_SEEK_RATE;
 8009650:	4b43      	ldr	r3, [pc, #268]	; (8009760 <settings_restore+0x174>)
 8009652:	4a48      	ldr	r2, [pc, #288]	; (8009774 <settings_restore+0x188>)
 8009654:	651a      	str	r2, [r3, #80]	; 0x50
    settings.homing_debounce_delay = DEFAULT_HOMING_DEBOUNCE_DELAY;
 8009656:	4b42      	ldr	r3, [pc, #264]	; (8009760 <settings_restore+0x174>)
 8009658:	2254      	movs	r2, #84	; 0x54
 800965a:	21fa      	movs	r1, #250	; 0xfa
 800965c:	5299      	strh	r1, [r3, r2]
    settings.homing_pulloff = DEFAULT_HOMING_PULLOFF;
 800965e:	4b40      	ldr	r3, [pc, #256]	; (8009760 <settings_restore+0x174>)
 8009660:	22fe      	movs	r2, #254	; 0xfe
 8009662:	0592      	lsls	r2, r2, #22
 8009664:	659a      	str	r2, [r3, #88]	; 0x58

    settings.flags = 0;
 8009666:	4b3e      	ldr	r3, [pc, #248]	; (8009760 <settings_restore+0x174>)
 8009668:	2248      	movs	r2, #72	; 0x48
 800966a:	2100      	movs	r1, #0
 800966c:	5499      	strb	r1, [r3, r2]
    if (DEFAULT_HOMING_ENABLE) { settings.flags |= BITFLAG_HOMING_ENABLE; }
    if (DEFAULT_SOFT_LIMIT_ENABLE) { settings.flags |= BITFLAG_SOFT_LIMIT_ENABLE; }
    if (DEFAULT_INVERT_LIMIT_PINS) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS; }
    if (DEFAULT_INVERT_PROBE_PIN) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }

    settings.steps_per_mm[X_AXIS] = DEFAULT_X_STEPS_PER_MM;
 800966e:	4b3c      	ldr	r3, [pc, #240]	; (8009760 <settings_restore+0x174>)
 8009670:	4a41      	ldr	r2, [pc, #260]	; (8009778 <settings_restore+0x18c>)
 8009672:	601a      	str	r2, [r3, #0]
    settings.steps_per_mm[Y_AXIS] = DEFAULT_Y_STEPS_PER_MM;
 8009674:	4b3a      	ldr	r3, [pc, #232]	; (8009760 <settings_restore+0x174>)
 8009676:	4a40      	ldr	r2, [pc, #256]	; (8009778 <settings_restore+0x18c>)
 8009678:	605a      	str	r2, [r3, #4]
    settings.steps_per_mm[Z_AXIS] = DEFAULT_Z_STEPS_PER_MM;
 800967a:	4b39      	ldr	r3, [pc, #228]	; (8009760 <settings_restore+0x174>)
 800967c:	4a3e      	ldr	r2, [pc, #248]	; (8009778 <settings_restore+0x18c>)
 800967e:	609a      	str	r2, [r3, #8]
    settings.max_rate[X_AXIS] = DEFAULT_X_MAX_RATE;
 8009680:	4b37      	ldr	r3, [pc, #220]	; (8009760 <settings_restore+0x174>)
 8009682:	4a3e      	ldr	r2, [pc, #248]	; (800977c <settings_restore+0x190>)
 8009684:	60da      	str	r2, [r3, #12]
    settings.max_rate[Y_AXIS] = DEFAULT_Y_MAX_RATE;
 8009686:	4b36      	ldr	r3, [pc, #216]	; (8009760 <settings_restore+0x174>)
 8009688:	4a3c      	ldr	r2, [pc, #240]	; (800977c <settings_restore+0x190>)
 800968a:	611a      	str	r2, [r3, #16]
    settings.max_rate[Z_AXIS] = DEFAULT_Z_MAX_RATE;
 800968c:	4b34      	ldr	r3, [pc, #208]	; (8009760 <settings_restore+0x174>)
 800968e:	4a3b      	ldr	r2, [pc, #236]	; (800977c <settings_restore+0x190>)
 8009690:	615a      	str	r2, [r3, #20]
    settings.acceleration[X_AXIS] = DEFAULT_X_ACCELERATION;
 8009692:	4b33      	ldr	r3, [pc, #204]	; (8009760 <settings_restore+0x174>)
 8009694:	4a3a      	ldr	r2, [pc, #232]	; (8009780 <settings_restore+0x194>)
 8009696:	619a      	str	r2, [r3, #24]
    settings.acceleration[Y_AXIS] = DEFAULT_Y_ACCELERATION;
 8009698:	4b31      	ldr	r3, [pc, #196]	; (8009760 <settings_restore+0x174>)
 800969a:	4a39      	ldr	r2, [pc, #228]	; (8009780 <settings_restore+0x194>)
 800969c:	61da      	str	r2, [r3, #28]
    settings.acceleration[Z_AXIS] = DEFAULT_Z_ACCELERATION;
 800969e:	4b30      	ldr	r3, [pc, #192]	; (8009760 <settings_restore+0x174>)
 80096a0:	4a37      	ldr	r2, [pc, #220]	; (8009780 <settings_restore+0x194>)
 80096a2:	621a      	str	r2, [r3, #32]
    settings.max_travel[X_AXIS] = (-DEFAULT_X_MAX_TRAVEL);
 80096a4:	4b2e      	ldr	r3, [pc, #184]	; (8009760 <settings_restore+0x174>)
 80096a6:	4a37      	ldr	r2, [pc, #220]	; (8009784 <settings_restore+0x198>)
 80096a8:	625a      	str	r2, [r3, #36]	; 0x24
    settings.max_travel[Y_AXIS] = (-DEFAULT_Y_MAX_TRAVEL);
 80096aa:	4b2d      	ldr	r3, [pc, #180]	; (8009760 <settings_restore+0x174>)
 80096ac:	4a36      	ldr	r2, [pc, #216]	; (8009788 <settings_restore+0x19c>)
 80096ae:	629a      	str	r2, [r3, #40]	; 0x28
    settings.max_travel[Z_AXIS] = (-DEFAULT_Z_MAX_TRAVEL);
 80096b0:	4b2b      	ldr	r3, [pc, #172]	; (8009760 <settings_restore+0x174>)
 80096b2:	4a36      	ldr	r2, [pc, #216]	; (800978c <settings_restore+0x1a0>)
 80096b4:	62da      	str	r2, [r3, #44]	; 0x2c

    write_global_settings();
 80096b6:	f7ff ff87 	bl	80095c8 <write_global_settings>
  }

  if (restore_flag & SETTINGS_RESTORE_PARAMETERS) {
 80096ba:	1dfb      	adds	r3, r7, #7
 80096bc:	781b      	ldrb	r3, [r3, #0]
 80096be:	2202      	movs	r2, #2
 80096c0:	4013      	ands	r3, r2
 80096c2:	d020      	beq.n	8009706 <settings_restore+0x11a>
    uint8_t idx;
    float coord_data[N_AXIS];
    memset(&coord_data, 0, sizeof(coord_data));
 80096c4:	2308      	movs	r3, #8
 80096c6:	18fb      	adds	r3, r7, r3
 80096c8:	220c      	movs	r2, #12
 80096ca:	2100      	movs	r1, #0
 80096cc:	0018      	movs	r0, r3
 80096ce:	f002 feb7 	bl	800c440 <memset>
    for (idx=0; idx <= SETTING_INDEX_NCOORD; idx++) { settings_write_coord_data(idx, coord_data); }
 80096d2:	2317      	movs	r3, #23
 80096d4:	18fb      	adds	r3, r7, r3
 80096d6:	2200      	movs	r2, #0
 80096d8:	701a      	strb	r2, [r3, #0]
 80096da:	e00f      	b.n	80096fc <settings_restore+0x110>
 80096dc:	2308      	movs	r3, #8
 80096de:	18fa      	adds	r2, r7, r3
 80096e0:	2317      	movs	r3, #23
 80096e2:	18fb      	adds	r3, r7, r3
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	0011      	movs	r1, r2
 80096e8:	0018      	movs	r0, r3
 80096ea:	f7ff ff4d 	bl	8009588 <settings_write_coord_data>
 80096ee:	2317      	movs	r3, #23
 80096f0:	18fb      	adds	r3, r7, r3
 80096f2:	781a      	ldrb	r2, [r3, #0]
 80096f4:	2317      	movs	r3, #23
 80096f6:	18fb      	adds	r3, r7, r3
 80096f8:	3201      	adds	r2, #1
 80096fa:	701a      	strb	r2, [r3, #0]
 80096fc:	2317      	movs	r3, #23
 80096fe:	18fb      	adds	r3, r7, r3
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	2b07      	cmp	r3, #7
 8009704:	d9ea      	bls.n	80096dc <settings_restore+0xf0>
  }

  if (restore_flag & SETTINGS_RESTORE_STARTUP_LINES) {
 8009706:	1dfb      	adds	r3, r7, #7
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	2204      	movs	r2, #4
 800970c:	4013      	ands	r3, r2
 800970e:	d014      	beq.n	800973a <settings_restore+0x14e>
    #if N_STARTUP_LINE > 0
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK, 0);
 8009710:	23c0      	movs	r3, #192	; 0xc0
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	2100      	movs	r1, #0
 8009716:	0018      	movs	r0, r3
 8009718:	f7fa f892 	bl	8003840 <eeprom_put_char>
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+1, 0); // Checksum
 800971c:	4b1c      	ldr	r3, [pc, #112]	; (8009790 <settings_restore+0x1a4>)
 800971e:	2100      	movs	r1, #0
 8009720:	0018      	movs	r0, r3
 8009722:	f7fa f88d 	bl	8003840 <eeprom_put_char>
    #endif
    #if N_STARTUP_LINE > 1
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+(LINE_BUFFER_SIZE+1), 0);
 8009726:	4b1b      	ldr	r3, [pc, #108]	; (8009794 <settings_restore+0x1a8>)
 8009728:	2100      	movs	r1, #0
 800972a:	0018      	movs	r0, r3
 800972c:	f7fa f888 	bl	8003840 <eeprom_put_char>
      eeprom_put_char(EEPROM_ADDR_STARTUP_BLOCK+(LINE_BUFFER_SIZE+2), 0); // Checksum
 8009730:	4b19      	ldr	r3, [pc, #100]	; (8009798 <settings_restore+0x1ac>)
 8009732:	2100      	movs	r1, #0
 8009734:	0018      	movs	r0, r3
 8009736:	f7fa f883 	bl	8003840 <eeprom_put_char>
    #endif
  }

  if (restore_flag & SETTINGS_RESTORE_BUILD_INFO) {
 800973a:	1dfb      	adds	r3, r7, #7
 800973c:	781b      	ldrb	r3, [r3, #0]
 800973e:	2208      	movs	r2, #8
 8009740:	4013      	ands	r3, r2
 8009742:	d009      	beq.n	8009758 <settings_restore+0x16c>
    eeprom_put_char(EEPROM_ADDR_BUILD_INFO , 0);
 8009744:	4b15      	ldr	r3, [pc, #84]	; (800979c <settings_restore+0x1b0>)
 8009746:	2100      	movs	r1, #0
 8009748:	0018      	movs	r0, r3
 800974a:	f7fa f879 	bl	8003840 <eeprom_put_char>
    eeprom_put_char(EEPROM_ADDR_BUILD_INFO+1 , 0); // Checksum
 800974e:	4b14      	ldr	r3, [pc, #80]	; (80097a0 <settings_restore+0x1b4>)
 8009750:	2100      	movs	r1, #0
 8009752:	0018      	movs	r0, r3
 8009754:	f7fa f874 	bl	8003840 <eeprom_put_char>
  }
}
 8009758:	46c0      	nop			; (mov r8, r8)
 800975a:	46bd      	mov	sp, r7
 800975c:	b006      	add	sp, #24
 800975e:	bd80      	pop	{r7, pc}
 8009760:	20000acc 	.word	0x20000acc
 8009764:	3c23d70a 	.word	0x3c23d70a
 8009768:	3b03126f 	.word	0x3b03126f
 800976c:	447a0000 	.word	0x447a0000
 8009770:	41c80000 	.word	0x41c80000
 8009774:	43fa0000 	.word	0x43fa0000
 8009778:	43c80000 	.word	0x43c80000
 800977c:	44160000 	.word	0x44160000
 8009780:	481e3400 	.word	0x481e3400
 8009784:	c3480000 	.word	0xc3480000
 8009788:	c3960000 	.word	0xc3960000
 800978c:	c2480000 	.word	0xc2480000
 8009790:	00000301 	.word	0x00000301
 8009794:	00000351 	.word	0x00000351
 8009798:	00000352 	.word	0x00000352
 800979c:	000003ae 	.word	0x000003ae
 80097a0:	000003af 	.word	0x000003af

080097a4 <settings_read_startup_line>:


// Reads startup line from EEPROM. Updated pointed line string data.
uint8_t settings_read_startup_line(uint8_t n, char *line)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b084      	sub	sp, #16
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	0002      	movs	r2, r0
 80097ac:	6039      	str	r1, [r7, #0]
 80097ae:	1dfb      	adds	r3, r7, #7
 80097b0:	701a      	strb	r2, [r3, #0]
  uint32_t addr = n*(LINE_BUFFER_SIZE+1)+EEPROM_ADDR_STARTUP_BLOCK;
 80097b2:	1dfb      	adds	r3, r7, #7
 80097b4:	781a      	ldrb	r2, [r3, #0]
 80097b6:	0013      	movs	r3, r2
 80097b8:	00db      	lsls	r3, r3, #3
 80097ba:	189b      	adds	r3, r3, r2
 80097bc:	00da      	lsls	r2, r3, #3
 80097be:	189b      	adds	r3, r3, r2
 80097c0:	22c0      	movs	r2, #192	; 0xc0
 80097c2:	0092      	lsls	r2, r2, #2
 80097c4:	4694      	mov	ip, r2
 80097c6:	4463      	add	r3, ip
 80097c8:	60fb      	str	r3, [r7, #12]
  if (!(memcpy_from_eeprom_with_checksum((char*)line, addr, LINE_BUFFER_SIZE))) {
 80097ca:	68f9      	ldr	r1, [r7, #12]
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	2250      	movs	r2, #80	; 0x50
 80097d0:	0018      	movs	r0, r3
 80097d2:	f7fa f88b 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 80097d6:	1e03      	subs	r3, r0, #0
 80097d8:	d10b      	bne.n	80097f2 <settings_read_startup_line+0x4e>
    // Reset line with default value
    line[0] = 0; // Empty line
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	2200      	movs	r2, #0
 80097de:	701a      	strb	r2, [r3, #0]
    settings_store_startup_line(n, line);
 80097e0:	683a      	ldr	r2, [r7, #0]
 80097e2:	1dfb      	adds	r3, r7, #7
 80097e4:	781b      	ldrb	r3, [r3, #0]
 80097e6:	0011      	movs	r1, r2
 80097e8:	0018      	movs	r0, r3
 80097ea:	f7ff fe9d 	bl	8009528 <settings_store_startup_line>
    return(false);
 80097ee:	2300      	movs	r3, #0
 80097f0:	e000      	b.n	80097f4 <settings_read_startup_line+0x50>
  }
  return(true);
 80097f2:	2301      	movs	r3, #1
}
 80097f4:	0018      	movs	r0, r3
 80097f6:	46bd      	mov	sp, r7
 80097f8:	b004      	add	sp, #16
 80097fa:	bd80      	pop	{r7, pc}

080097fc <settings_read_build_info>:


// Reads startup line from EEPROM. Updated pointed line string data.
uint8_t settings_read_build_info(char *line)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  if (!(memcpy_from_eeprom_with_checksum((char*)line, EEPROM_ADDR_BUILD_INFO, LINE_BUFFER_SIZE))) {
 8009804:	490a      	ldr	r1, [pc, #40]	; (8009830 <settings_read_build_info+0x34>)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2250      	movs	r2, #80	; 0x50
 800980a:	0018      	movs	r0, r3
 800980c:	f7fa f86e 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 8009810:	1e03      	subs	r3, r0, #0
 8009812:	d108      	bne.n	8009826 <settings_read_build_info+0x2a>
    // Reset line with default value
    line[0] = 0; // Empty line
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	701a      	strb	r2, [r3, #0]
    settings_store_build_info(line);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	0018      	movs	r0, r3
 800981e:	f7ff fea3 	bl	8009568 <settings_store_build_info>
    return(false);
 8009822:	2300      	movs	r3, #0
 8009824:	e000      	b.n	8009828 <settings_read_build_info+0x2c>
  }
  return(true);
 8009826:	2301      	movs	r3, #1
}
 8009828:	0018      	movs	r0, r3
 800982a:	46bd      	mov	sp, r7
 800982c:	b002      	add	sp, #8
 800982e:	bd80      	pop	{r7, pc}
 8009830:	000003ae 	.word	0x000003ae

08009834 <settings_read_coord_data>:


// Read selected coordinate data from EEPROM. Updates pointed coord_data value.
uint8_t settings_read_coord_data(uint8_t coord_select, float *coord_data)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	0002      	movs	r2, r0
 800983c:	6039      	str	r1, [r7, #0]
 800983e:	1dfb      	adds	r3, r7, #7
 8009840:	701a      	strb	r2, [r3, #0]
  uint32_t addr = coord_select*(sizeof(float)*N_AXIS+1) + EEPROM_ADDR_PARAMETERS;
 8009842:	1dfb      	adds	r3, r7, #7
 8009844:	781a      	ldrb	r2, [r3, #0]
 8009846:	0013      	movs	r3, r2
 8009848:	005b      	lsls	r3, r3, #1
 800984a:	189b      	adds	r3, r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	189b      	adds	r3, r3, r2
 8009850:	2280      	movs	r2, #128	; 0x80
 8009852:	0092      	lsls	r2, r2, #2
 8009854:	4694      	mov	ip, r2
 8009856:	4463      	add	r3, ip
 8009858:	60fb      	str	r3, [r7, #12]
  if (!(memcpy_from_eeprom_with_checksum((char*)coord_data, addr, sizeof(float)*N_AXIS))) {
 800985a:	68f9      	ldr	r1, [r7, #12]
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	220c      	movs	r2, #12
 8009860:	0018      	movs	r0, r3
 8009862:	f7fa f843 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 8009866:	1e03      	subs	r3, r0, #0
 8009868:	d10e      	bne.n	8009888 <settings_read_coord_data+0x54>
    // Reset with default zero vector
    clear_vector_float(coord_data);
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	220c      	movs	r2, #12
 800986e:	2100      	movs	r1, #0
 8009870:	0018      	movs	r0, r3
 8009872:	f002 fde5 	bl	800c440 <memset>
    settings_write_coord_data(coord_select,coord_data);
 8009876:	683a      	ldr	r2, [r7, #0]
 8009878:	1dfb      	adds	r3, r7, #7
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	0011      	movs	r1, r2
 800987e:	0018      	movs	r0, r3
 8009880:	f7ff fe82 	bl	8009588 <settings_write_coord_data>
    return(false);
 8009884:	2300      	movs	r3, #0
 8009886:	e000      	b.n	800988a <settings_read_coord_data+0x56>
  }
  return(true);
 8009888:	2301      	movs	r3, #1
}
 800988a:	0018      	movs	r0, r3
 800988c:	46bd      	mov	sp, r7
 800988e:	b004      	add	sp, #16
 8009890:	bd80      	pop	{r7, pc}
	...

08009894 <read_global_settings>:


// Reads Grbl global settings struct from EEPROM.
uint8_t read_global_settings() {
 8009894:	b590      	push	{r4, r7, lr}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
  // Check version-byte of eeprom
  uint8_t version = eeprom_get_char(0);
 800989a:	1dfc      	adds	r4, r7, #7
 800989c:	2000      	movs	r0, #0
 800989e:	f7f9 ffc1 	bl	8003824 <eeprom_get_char>
 80098a2:	0003      	movs	r3, r0
 80098a4:	7023      	strb	r3, [r4, #0]
  if (version == SETTINGS_VERSION) {
 80098a6:	1dfb      	adds	r3, r7, #7
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	2b0a      	cmp	r3, #10
 80098ac:	d109      	bne.n	80098c2 <read_global_settings+0x2e>
    // Read settings-record and check checksum
    if (!(memcpy_from_eeprom_with_checksum((char*)&settings, EEPROM_ADDR_GLOBAL, sizeof(settings_t)))) {
 80098ae:	4b08      	ldr	r3, [pc, #32]	; (80098d0 <read_global_settings+0x3c>)
 80098b0:	225c      	movs	r2, #92	; 0x5c
 80098b2:	2101      	movs	r1, #1
 80098b4:	0018      	movs	r0, r3
 80098b6:	f7fa f819 	bl	80038ec <memcpy_from_eeprom_with_checksum>
 80098ba:	1e03      	subs	r3, r0, #0
 80098bc:	d103      	bne.n	80098c6 <read_global_settings+0x32>
      return(false);
 80098be:	2300      	movs	r3, #0
 80098c0:	e002      	b.n	80098c8 <read_global_settings+0x34>
    }
  } else {
    return(false);
 80098c2:	2300      	movs	r3, #0
 80098c4:	e000      	b.n	80098c8 <read_global_settings+0x34>
  }
  return(true);
 80098c6:	2301      	movs	r3, #1
}
 80098c8:	0018      	movs	r0, r3
 80098ca:	46bd      	mov	sp, r7
 80098cc:	b003      	add	sp, #12
 80098ce:	bd90      	pop	{r4, r7, pc}
 80098d0:	20000acc 	.word	0x20000acc

080098d4 <settings_store_global_setting>:


// A helper method to set settings from command line
uint8_t settings_store_global_setting(uint8_t parameter, float value) {
 80098d4:	b590      	push	{r4, r7, lr}
 80098d6:	b085      	sub	sp, #20
 80098d8:	af00      	add	r7, sp, #0
 80098da:	0002      	movs	r2, r0
 80098dc:	6039      	str	r1, [r7, #0]
 80098de:	1dfb      	adds	r3, r7, #7
 80098e0:	701a      	strb	r2, [r3, #0]
  if (value < 0.0f) { return(STATUS_NEGATIVE_VALUE); }
 80098e2:	2100      	movs	r1, #0
 80098e4:	6838      	ldr	r0, [r7, #0]
 80098e6:	f7f6 fcf5 	bl	80002d4 <__aeabi_fcmplt>
 80098ea:	1e03      	subs	r3, r0, #0
 80098ec:	d001      	beq.n	80098f2 <settings_store_global_setting+0x1e>
 80098ee:	2304      	movs	r3, #4
 80098f0:	e1d5      	b.n	8009c9e <settings_store_global_setting+0x3ca>
  if (parameter >= AXIS_SETTINGS_START_VAL) {
 80098f2:	1dfb      	adds	r3, r7, #7
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	2b63      	cmp	r3, #99	; 0x63
 80098f8:	d800      	bhi.n	80098fc <settings_store_global_setting+0x28>
 80098fa:	e069      	b.n	80099d0 <settings_store_global_setting+0xfc>
    // Store axis configuration. Axis numbering sequence set by AXIS_SETTING defines.
    // NOTE: Ensure the setting index corresponds to the report.c settings printout.
    parameter -= AXIS_SETTINGS_START_VAL;
 80098fc:	1dfb      	adds	r3, r7, #7
 80098fe:	1dfa      	adds	r2, r7, #7
 8009900:	7812      	ldrb	r2, [r2, #0]
 8009902:	3a64      	subs	r2, #100	; 0x64
 8009904:	701a      	strb	r2, [r3, #0]
    uint8_t set_idx = 0;
 8009906:	230f      	movs	r3, #15
 8009908:	18fb      	adds	r3, r7, r3
 800990a:	2200      	movs	r2, #0
 800990c:	701a      	strb	r2, [r3, #0]
    while (set_idx < AXIS_N_SETTINGS) {
 800990e:	e059      	b.n	80099c4 <settings_store_global_setting+0xf0>
      if (parameter < N_AXIS) {
 8009910:	1dfb      	adds	r3, r7, #7
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	2b02      	cmp	r3, #2
 8009916:	d83e      	bhi.n	8009996 <settings_store_global_setting+0xc2>
        // Valid axis setting found.
        switch (set_idx) {
 8009918:	230f      	movs	r3, #15
 800991a:	18fb      	adds	r3, r7, r3
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	2b01      	cmp	r3, #1
 8009920:	d00f      	beq.n	8009942 <settings_store_global_setting+0x6e>
 8009922:	dc02      	bgt.n	800992a <settings_store_global_setting+0x56>
 8009924:	2b00      	cmp	r3, #0
 8009926:	d005      	beq.n	8009934 <settings_store_global_setting+0x60>
            settings.max_rate[parameter] = value;
            break;
          case 2: settings.acceleration[parameter] = value*60*60; break; // Convert to mm/min^2 for grbl internal use.
          case 3: settings.max_travel[parameter] = -value; break;  // Store as negative for grbl internal use.
        }
        break; // Exit while-loop after setting has been configured and proceed to the EEPROM write call.
 8009928:	e1b6      	b.n	8009c98 <settings_store_global_setting+0x3c4>
        switch (set_idx) {
 800992a:	2b02      	cmp	r3, #2
 800992c:	d013      	beq.n	8009956 <settings_store_global_setting+0x82>
 800992e:	2b03      	cmp	r3, #3
 8009930:	d023      	beq.n	800997a <settings_store_global_setting+0xa6>
        break; // Exit while-loop after setting has been configured and proceed to the EEPROM write call.
 8009932:	e1b1      	b.n	8009c98 <settings_store_global_setting+0x3c4>
            settings.steps_per_mm[parameter] = value;
 8009934:	1dfb      	adds	r3, r7, #7
 8009936:	781a      	ldrb	r2, [r3, #0]
 8009938:	4bd4      	ldr	r3, [pc, #848]	; (8009c8c <settings_store_global_setting+0x3b8>)
 800993a:	0092      	lsls	r2, r2, #2
 800993c:	6839      	ldr	r1, [r7, #0]
 800993e:	50d1      	str	r1, [r2, r3]
            break;
 8009940:	e028      	b.n	8009994 <settings_store_global_setting+0xc0>
            settings.max_rate[parameter] = value;
 8009942:	1dfb      	adds	r3, r7, #7
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	4ad1      	ldr	r2, [pc, #836]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009948:	3302      	adds	r3, #2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	18d3      	adds	r3, r2, r3
 800994e:	3304      	adds	r3, #4
 8009950:	683a      	ldr	r2, [r7, #0]
 8009952:	601a      	str	r2, [r3, #0]
            break;
 8009954:	e01e      	b.n	8009994 <settings_store_global_setting+0xc0>
          case 2: settings.acceleration[parameter] = value*60*60; break; // Convert to mm/min^2 for grbl internal use.
 8009956:	1dfb      	adds	r3, r7, #7
 8009958:	781c      	ldrb	r4, [r3, #0]
 800995a:	49cd      	ldr	r1, [pc, #820]	; (8009c90 <settings_store_global_setting+0x3bc>)
 800995c:	6838      	ldr	r0, [r7, #0]
 800995e:	f7f7 f899 	bl	8000a94 <__aeabi_fmul>
 8009962:	1c03      	adds	r3, r0, #0
 8009964:	49ca      	ldr	r1, [pc, #808]	; (8009c90 <settings_store_global_setting+0x3bc>)
 8009966:	1c18      	adds	r0, r3, #0
 8009968:	f7f7 f894 	bl	8000a94 <__aeabi_fmul>
 800996c:	1c03      	adds	r3, r0, #0
 800996e:	1c19      	adds	r1, r3, #0
 8009970:	4bc6      	ldr	r3, [pc, #792]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009972:	1da2      	adds	r2, r4, #6
 8009974:	0092      	lsls	r2, r2, #2
 8009976:	50d1      	str	r1, [r2, r3]
 8009978:	e00c      	b.n	8009994 <settings_store_global_setting+0xc0>
          case 3: settings.max_travel[parameter] = -value; break;  // Store as negative for grbl internal use.
 800997a:	1dfb      	adds	r3, r7, #7
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	683a      	ldr	r2, [r7, #0]
 8009980:	2180      	movs	r1, #128	; 0x80
 8009982:	0609      	lsls	r1, r1, #24
 8009984:	404a      	eors	r2, r1
 8009986:	49c1      	ldr	r1, [pc, #772]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009988:	3308      	adds	r3, #8
 800998a:	009b      	lsls	r3, r3, #2
 800998c:	18cb      	adds	r3, r1, r3
 800998e:	3304      	adds	r3, #4
 8009990:	601a      	str	r2, [r3, #0]
 8009992:	46c0      	nop			; (mov r8, r8)
        break; // Exit while-loop after setting has been configured and proceed to the EEPROM write call.
 8009994:	e180      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      } else {
        set_idx++;
 8009996:	230f      	movs	r3, #15
 8009998:	18fb      	adds	r3, r7, r3
 800999a:	781a      	ldrb	r2, [r3, #0]
 800999c:	230f      	movs	r3, #15
 800999e:	18fb      	adds	r3, r7, r3
 80099a0:	3201      	adds	r2, #1
 80099a2:	701a      	strb	r2, [r3, #0]
        // If axis index greater than N_AXIS or setting index greater than number of axis settings, error out.
        if ((parameter < AXIS_SETTINGS_INCREMENT) || (set_idx == AXIS_N_SETTINGS)) { return(STATUS_INVALID_STATEMENT); }
 80099a4:	1dfb      	adds	r3, r7, #7
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	2b09      	cmp	r3, #9
 80099aa:	d904      	bls.n	80099b6 <settings_store_global_setting+0xe2>
 80099ac:	230f      	movs	r3, #15
 80099ae:	18fb      	adds	r3, r7, r3
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	2b04      	cmp	r3, #4
 80099b4:	d101      	bne.n	80099ba <settings_store_global_setting+0xe6>
 80099b6:	2303      	movs	r3, #3
 80099b8:	e171      	b.n	8009c9e <settings_store_global_setting+0x3ca>
        parameter -= AXIS_SETTINGS_INCREMENT;
 80099ba:	1dfb      	adds	r3, r7, #7
 80099bc:	1dfa      	adds	r2, r7, #7
 80099be:	7812      	ldrb	r2, [r2, #0]
 80099c0:	3a0a      	subs	r2, #10
 80099c2:	701a      	strb	r2, [r3, #0]
    while (set_idx < AXIS_N_SETTINGS) {
 80099c4:	230f      	movs	r3, #15
 80099c6:	18fb      	adds	r3, r7, r3
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	2b03      	cmp	r3, #3
 80099cc:	d9a0      	bls.n	8009910 <settings_store_global_setting+0x3c>
 80099ce:	e163      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      }
    }
  } else {
    // Store non-axis Grbl settings
    uint8_t int_value = trunc(value);
 80099d0:	6838      	ldr	r0, [r7, #0]
 80099d2:	f7f8 fe77 	bl	80026c4 <__aeabi_f2d>
 80099d6:	0003      	movs	r3, r0
 80099d8:	000c      	movs	r4, r1
 80099da:	0018      	movs	r0, r3
 80099dc:	0021      	movs	r1, r4
 80099de:	f002 fd85 	bl	800c4ec <trunc>
 80099e2:	0002      	movs	r2, r0
 80099e4:	000b      	movs	r3, r1
 80099e6:	210e      	movs	r1, #14
 80099e8:	187c      	adds	r4, r7, r1
 80099ea:	0010      	movs	r0, r2
 80099ec:	0019      	movs	r1, r3
 80099ee:	f7f6 fcb1 	bl	8000354 <__aeabi_d2uiz>
 80099f2:	0003      	movs	r3, r0
 80099f4:	7023      	strb	r3, [r4, #0]
    switch(parameter) {
 80099f6:	1dfb      	adds	r3, r7, #7
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	2b20      	cmp	r3, #32
 80099fc:	d900      	bls.n	8009a00 <settings_store_global_setting+0x12c>
 80099fe:	e143      	b.n	8009c88 <settings_store_global_setting+0x3b4>
 8009a00:	009a      	lsls	r2, r3, #2
 8009a02:	4ba4      	ldr	r3, [pc, #656]	; (8009c94 <settings_store_global_setting+0x3c0>)
 8009a04:	18d3      	adds	r3, r2, r3
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	469f      	mov	pc, r3
      case 0:
        if (int_value < 3) { return(STATUS_SETTING_STEP_PULSE_MIN); }
 8009a0a:	230e      	movs	r3, #14
 8009a0c:	18fb      	adds	r3, r7, r3
 8009a0e:	781b      	ldrb	r3, [r3, #0]
 8009a10:	2b02      	cmp	r3, #2
 8009a12:	d801      	bhi.n	8009a18 <settings_store_global_setting+0x144>
 8009a14:	2306      	movs	r3, #6
 8009a16:	e142      	b.n	8009c9e <settings_store_global_setting+0x3ca>
        settings.pulse_microseconds = int_value; break;
 8009a18:	4b9c      	ldr	r3, [pc, #624]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a1a:	220e      	movs	r2, #14
 8009a1c:	18ba      	adds	r2, r7, r2
 8009a1e:	2130      	movs	r1, #48	; 0x30
 8009a20:	7812      	ldrb	r2, [r2, #0]
 8009a22:	545a      	strb	r2, [r3, r1]
 8009a24:	e138      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 1: settings.stepper_idle_lock_time = int_value; break;
 8009a26:	4b99      	ldr	r3, [pc, #612]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a28:	220e      	movs	r2, #14
 8009a2a:	18ba      	adds	r2, r7, r2
 8009a2c:	2133      	movs	r1, #51	; 0x33
 8009a2e:	7812      	ldrb	r2, [r2, #0]
 8009a30:	545a      	strb	r2, [r3, r1]
 8009a32:	e131      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 2:
        settings.step_invert_mask = int_value;
 8009a34:	4b95      	ldr	r3, [pc, #596]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a36:	220e      	movs	r2, #14
 8009a38:	18ba      	adds	r2, r7, r2
 8009a3a:	2131      	movs	r1, #49	; 0x31
 8009a3c:	7812      	ldrb	r2, [r2, #0]
 8009a3e:	545a      	strb	r2, [r3, r1]
        st_generate_step_dir_invert_masks(); // Regenerate step and direction port invert masks.
 8009a40:	f000 fdfc 	bl	800a63c <st_generate_step_dir_invert_masks>
        break;
 8009a44:	e128      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 3:
        settings.dir_invert_mask = int_value;
 8009a46:	4b91      	ldr	r3, [pc, #580]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a48:	220e      	movs	r2, #14
 8009a4a:	18ba      	adds	r2, r7, r2
 8009a4c:	2132      	movs	r1, #50	; 0x32
 8009a4e:	7812      	ldrb	r2, [r2, #0]
 8009a50:	545a      	strb	r2, [r3, r1]
        st_generate_step_dir_invert_masks(); // Regenerate step and direction port invert masks.
 8009a52:	f000 fdf3 	bl	800a63c <st_generate_step_dir_invert_masks>
        break;
 8009a56:	e11f      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 4: // Reset to ensure change. Immediate re-init may cause problems.
        if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; }
 8009a58:	230e      	movs	r3, #14
 8009a5a:	18fb      	adds	r3, r7, r3
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d009      	beq.n	8009a76 <settings_store_global_setting+0x1a2>
 8009a62:	4b8a      	ldr	r3, [pc, #552]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a64:	2248      	movs	r2, #72	; 0x48
 8009a66:	5c9b      	ldrb	r3, [r3, r2]
 8009a68:	2204      	movs	r2, #4
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	b2d9      	uxtb	r1, r3
 8009a6e:	4b87      	ldr	r3, [pc, #540]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a70:	2248      	movs	r2, #72	; 0x48
 8009a72:	5499      	strb	r1, [r3, r2]
        else { settings.flags &= ~BITFLAG_INVERT_ST_ENABLE; }
        break;
 8009a74:	e110      	b.n	8009c98 <settings_store_global_setting+0x3c4>
        else { settings.flags &= ~BITFLAG_INVERT_ST_ENABLE; }
 8009a76:	4b85      	ldr	r3, [pc, #532]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a78:	2248      	movs	r2, #72	; 0x48
 8009a7a:	5c9b      	ldrb	r3, [r3, r2]
 8009a7c:	2204      	movs	r2, #4
 8009a7e:	4393      	bics	r3, r2
 8009a80:	b2d9      	uxtb	r1, r3
 8009a82:	4b82      	ldr	r3, [pc, #520]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a84:	2248      	movs	r2, #72	; 0x48
 8009a86:	5499      	strb	r1, [r3, r2]
        break;
 8009a88:	e106      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 5: // Reset to ensure change. Immediate re-init may cause problems.
        if (int_value) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS; }
 8009a8a:	230e      	movs	r3, #14
 8009a8c:	18fb      	adds	r3, r7, r3
 8009a8e:	781b      	ldrb	r3, [r3, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d009      	beq.n	8009aa8 <settings_store_global_setting+0x1d4>
 8009a94:	4b7d      	ldr	r3, [pc, #500]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009a96:	2248      	movs	r2, #72	; 0x48
 8009a98:	5c9b      	ldrb	r3, [r3, r2]
 8009a9a:	2240      	movs	r2, #64	; 0x40
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	b2d9      	uxtb	r1, r3
 8009aa0:	4b7a      	ldr	r3, [pc, #488]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009aa2:	2248      	movs	r2, #72	; 0x48
 8009aa4:	5499      	strb	r1, [r3, r2]
        else { settings.flags &= ~BITFLAG_INVERT_LIMIT_PINS; }
        break;
 8009aa6:	e0f7      	b.n	8009c98 <settings_store_global_setting+0x3c4>
        else { settings.flags &= ~BITFLAG_INVERT_LIMIT_PINS; }
 8009aa8:	4b78      	ldr	r3, [pc, #480]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009aaa:	2248      	movs	r2, #72	; 0x48
 8009aac:	5c9b      	ldrb	r3, [r3, r2]
 8009aae:	2240      	movs	r2, #64	; 0x40
 8009ab0:	4393      	bics	r3, r2
 8009ab2:	b2d9      	uxtb	r1, r3
 8009ab4:	4b75      	ldr	r3, [pc, #468]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009ab6:	2248      	movs	r2, #72	; 0x48
 8009ab8:	5499      	strb	r1, [r3, r2]
        break;
 8009aba:	e0ed      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 6: // Reset to ensure change. Immediate re-init may cause problems.
        if (int_value) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; }
 8009abc:	230e      	movs	r3, #14
 8009abe:	18fb      	adds	r3, r7, r3
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00a      	beq.n	8009adc <settings_store_global_setting+0x208>
 8009ac6:	4b71      	ldr	r3, [pc, #452]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009ac8:	2248      	movs	r2, #72	; 0x48
 8009aca:	5c9b      	ldrb	r3, [r3, r2]
 8009acc:	2280      	movs	r2, #128	; 0x80
 8009ace:	4252      	negs	r2, r2
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	b2d9      	uxtb	r1, r3
 8009ad4:	4b6d      	ldr	r3, [pc, #436]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009ad6:	2248      	movs	r2, #72	; 0x48
 8009ad8:	5499      	strb	r1, [r3, r2]
 8009ada:	e008      	b.n	8009aee <settings_store_global_setting+0x21a>
        else { settings.flags &= ~BITFLAG_INVERT_PROBE_PIN; }
 8009adc:	4b6b      	ldr	r3, [pc, #428]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009ade:	2248      	movs	r2, #72	; 0x48
 8009ae0:	5c9b      	ldrb	r3, [r3, r2]
 8009ae2:	227f      	movs	r2, #127	; 0x7f
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	b2d9      	uxtb	r1, r3
 8009ae8:	4b68      	ldr	r3, [pc, #416]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009aea:	2248      	movs	r2, #72	; 0x48
 8009aec:	5499      	strb	r1, [r3, r2]
        probe_configure_invert_mask(false);
 8009aee:	2000      	movs	r0, #0
 8009af0:	f7fd fede 	bl	80078b0 <probe_configure_invert_mask>
        break;
 8009af4:	e0d0      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 10: settings.status_report_mask = int_value; break;
 8009af6:	4b65      	ldr	r3, [pc, #404]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009af8:	220e      	movs	r2, #14
 8009afa:	18ba      	adds	r2, r7, r2
 8009afc:	2134      	movs	r1, #52	; 0x34
 8009afe:	7812      	ldrb	r2, [r2, #0]
 8009b00:	545a      	strb	r2, [r3, r1]
 8009b02:	e0c9      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 11: settings.junction_deviation = value; break;
 8009b04:	4b61      	ldr	r3, [pc, #388]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b06:	683a      	ldr	r2, [r7, #0]
 8009b08:	639a      	str	r2, [r3, #56]	; 0x38
 8009b0a:	e0c5      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 12: settings.arc_tolerance = value; break;
 8009b0c:	4b5f      	ldr	r3, [pc, #380]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b0e:	683a      	ldr	r2, [r7, #0]
 8009b10:	63da      	str	r2, [r3, #60]	; 0x3c
 8009b12:	e0c1      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 13:
        if (int_value) { settings.flags |= BITFLAG_REPORT_INCHES; }
 8009b14:	230e      	movs	r3, #14
 8009b16:	18fb      	adds	r3, r7, r3
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d009      	beq.n	8009b32 <settings_store_global_setting+0x25e>
 8009b1e:	4b5b      	ldr	r3, [pc, #364]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b20:	2248      	movs	r2, #72	; 0x48
 8009b22:	5c9b      	ldrb	r3, [r3, r2]
 8009b24:	2201      	movs	r2, #1
 8009b26:	4313      	orrs	r3, r2
 8009b28:	b2d9      	uxtb	r1, r3
 8009b2a:	4b58      	ldr	r3, [pc, #352]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b2c:	2248      	movs	r2, #72	; 0x48
 8009b2e:	5499      	strb	r1, [r3, r2]
 8009b30:	e008      	b.n	8009b44 <settings_store_global_setting+0x270>
        else { settings.flags &= ~BITFLAG_REPORT_INCHES; }
 8009b32:	4b56      	ldr	r3, [pc, #344]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b34:	2248      	movs	r2, #72	; 0x48
 8009b36:	5c9b      	ldrb	r3, [r3, r2]
 8009b38:	2201      	movs	r2, #1
 8009b3a:	4393      	bics	r3, r2
 8009b3c:	b2d9      	uxtb	r1, r3
 8009b3e:	4b53      	ldr	r3, [pc, #332]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b40:	2248      	movs	r2, #72	; 0x48
 8009b42:	5499      	strb	r1, [r3, r2]
        system_flag_wco_change(); // Make sure WCO is immediately updated.
 8009b44:	f002 f862 	bl	800bc0c <system_flag_wco_change>
        break;
 8009b48:	e0a6      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 20:
        if (int_value) {
 8009b4a:	230e      	movs	r3, #14
 8009b4c:	18fb      	adds	r3, r7, r3
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d012      	beq.n	8009b7a <settings_store_global_setting+0x2a6>
          if (bit_isfalse(settings.flags, BITFLAG_HOMING_ENABLE)) { return(STATUS_SOFT_LIMIT_ERROR); }
 8009b54:	4b4d      	ldr	r3, [pc, #308]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b56:	2248      	movs	r2, #72	; 0x48
 8009b58:	5c9b      	ldrb	r3, [r3, r2]
 8009b5a:	001a      	movs	r2, r3
 8009b5c:	2310      	movs	r3, #16
 8009b5e:	4013      	ands	r3, r2
 8009b60:	d101      	bne.n	8009b66 <settings_store_global_setting+0x292>
 8009b62:	230a      	movs	r3, #10
 8009b64:	e09b      	b.n	8009c9e <settings_store_global_setting+0x3ca>
          settings.flags |= BITFLAG_SOFT_LIMIT_ENABLE;
 8009b66:	4b49      	ldr	r3, [pc, #292]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b68:	2248      	movs	r2, #72	; 0x48
 8009b6a:	5c9b      	ldrb	r3, [r3, r2]
 8009b6c:	2220      	movs	r2, #32
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	b2d9      	uxtb	r1, r3
 8009b72:	4b46      	ldr	r3, [pc, #280]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b74:	2248      	movs	r2, #72	; 0x48
 8009b76:	5499      	strb	r1, [r3, r2]
        } else { settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; }
        break;
 8009b78:	e08e      	b.n	8009c98 <settings_store_global_setting+0x3c4>
        } else { settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; }
 8009b7a:	4b44      	ldr	r3, [pc, #272]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b7c:	2248      	movs	r2, #72	; 0x48
 8009b7e:	5c9b      	ldrb	r3, [r3, r2]
 8009b80:	2220      	movs	r2, #32
 8009b82:	4393      	bics	r3, r2
 8009b84:	b2d9      	uxtb	r1, r3
 8009b86:	4b41      	ldr	r3, [pc, #260]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b88:	2248      	movs	r2, #72	; 0x48
 8009b8a:	5499      	strb	r1, [r3, r2]
        break;
 8009b8c:	e084      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 21:
        if (int_value) { settings.flags |= BITFLAG_HARD_LIMIT_ENABLE; }
 8009b8e:	230e      	movs	r3, #14
 8009b90:	18fb      	adds	r3, r7, r3
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d009      	beq.n	8009bac <settings_store_global_setting+0x2d8>
 8009b98:	4b3c      	ldr	r3, [pc, #240]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009b9a:	2248      	movs	r2, #72	; 0x48
 8009b9c:	5c9b      	ldrb	r3, [r3, r2]
 8009b9e:	2208      	movs	r2, #8
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	b2d9      	uxtb	r1, r3
 8009ba4:	4b39      	ldr	r3, [pc, #228]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009ba6:	2248      	movs	r2, #72	; 0x48
 8009ba8:	5499      	strb	r1, [r3, r2]
 8009baa:	e008      	b.n	8009bbe <settings_store_global_setting+0x2ea>
        else { settings.flags &= ~BITFLAG_HARD_LIMIT_ENABLE; }
 8009bac:	4b37      	ldr	r3, [pc, #220]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009bae:	2248      	movs	r2, #72	; 0x48
 8009bb0:	5c9b      	ldrb	r3, [r3, r2]
 8009bb2:	2208      	movs	r2, #8
 8009bb4:	4393      	bics	r3, r2
 8009bb6:	b2d9      	uxtb	r1, r3
 8009bb8:	4b34      	ldr	r3, [pc, #208]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009bba:	2248      	movs	r2, #72	; 0x48
 8009bbc:	5499      	strb	r1, [r3, r2]
        limits_init(); // Re-init to immediately change. NOTE: Nice to have but could be problematic later.
 8009bbe:	f7fb fca9 	bl	8005514 <limits_init>
        break;
 8009bc2:	e069      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 22:
        if (int_value) { settings.flags |= BITFLAG_HOMING_ENABLE; }
 8009bc4:	230e      	movs	r3, #14
 8009bc6:	18fb      	adds	r3, r7, r3
 8009bc8:	781b      	ldrb	r3, [r3, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d009      	beq.n	8009be2 <settings_store_global_setting+0x30e>
 8009bce:	4b2f      	ldr	r3, [pc, #188]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009bd0:	2248      	movs	r2, #72	; 0x48
 8009bd2:	5c9b      	ldrb	r3, [r3, r2]
 8009bd4:	2210      	movs	r2, #16
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	b2d9      	uxtb	r1, r3
 8009bda:	4b2c      	ldr	r3, [pc, #176]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009bdc:	2248      	movs	r2, #72	; 0x48
 8009bde:	5499      	strb	r1, [r3, r2]
        else {
          settings.flags &= ~BITFLAG_HOMING_ENABLE;
          settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; // Force disable soft-limits.
        }
        break;
 8009be0:	e05a      	b.n	8009c98 <settings_store_global_setting+0x3c4>
          settings.flags &= ~BITFLAG_HOMING_ENABLE;
 8009be2:	4b2a      	ldr	r3, [pc, #168]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009be4:	2248      	movs	r2, #72	; 0x48
 8009be6:	5c9b      	ldrb	r3, [r3, r2]
 8009be8:	2210      	movs	r2, #16
 8009bea:	4393      	bics	r3, r2
 8009bec:	b2d9      	uxtb	r1, r3
 8009bee:	4b27      	ldr	r3, [pc, #156]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009bf0:	2248      	movs	r2, #72	; 0x48
 8009bf2:	5499      	strb	r1, [r3, r2]
          settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; // Force disable soft-limits.
 8009bf4:	4b25      	ldr	r3, [pc, #148]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009bf6:	2248      	movs	r2, #72	; 0x48
 8009bf8:	5c9b      	ldrb	r3, [r3, r2]
 8009bfa:	2220      	movs	r2, #32
 8009bfc:	4393      	bics	r3, r2
 8009bfe:	b2d9      	uxtb	r1, r3
 8009c00:	4b22      	ldr	r3, [pc, #136]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c02:	2248      	movs	r2, #72	; 0x48
 8009c04:	5499      	strb	r1, [r3, r2]
        break;
 8009c06:	e047      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 23: settings.homing_dir_mask = int_value; break;
 8009c08:	4b20      	ldr	r3, [pc, #128]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c0a:	220e      	movs	r2, #14
 8009c0c:	18ba      	adds	r2, r7, r2
 8009c0e:	2149      	movs	r1, #73	; 0x49
 8009c10:	7812      	ldrb	r2, [r2, #0]
 8009c12:	545a      	strb	r2, [r3, r1]
 8009c14:	e040      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 24: settings.homing_feed_rate = value; break;
 8009c16:	4b1d      	ldr	r3, [pc, #116]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c18:	683a      	ldr	r2, [r7, #0]
 8009c1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8009c1c:	e03c      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 25: settings.homing_seek_rate = value; break;
 8009c1e:	4b1b      	ldr	r3, [pc, #108]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c20:	683a      	ldr	r2, [r7, #0]
 8009c22:	651a      	str	r2, [r3, #80]	; 0x50
 8009c24:	e038      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 26: settings.homing_debounce_delay = int_value; break;
 8009c26:	230e      	movs	r3, #14
 8009c28:	18fb      	adds	r3, r7, r3
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	b299      	uxth	r1, r3
 8009c2e:	4b17      	ldr	r3, [pc, #92]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c30:	2254      	movs	r2, #84	; 0x54
 8009c32:	5299      	strh	r1, [r3, r2]
 8009c34:	e030      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 27: settings.homing_pulloff = value; break;
 8009c36:	4b15      	ldr	r3, [pc, #84]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c38:	683a      	ldr	r2, [r7, #0]
 8009c3a:	659a      	str	r2, [r3, #88]	; 0x58
 8009c3c:	e02c      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 30: settings.rpm_max = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 8009c3e:	4b13      	ldr	r3, [pc, #76]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c40:	683a      	ldr	r2, [r7, #0]
 8009c42:	641a      	str	r2, [r3, #64]	; 0x40
 8009c44:	f000 f842 	bl	8009ccc <spindle_init>
 8009c48:	e026      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 31: settings.rpm_min = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 8009c4a:	4b10      	ldr	r3, [pc, #64]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c4c:	683a      	ldr	r2, [r7, #0]
 8009c4e:	645a      	str	r2, [r3, #68]	; 0x44
 8009c50:	f000 f83c 	bl	8009ccc <spindle_init>
 8009c54:	e020      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      case 32:
        #ifdef VARIABLE_SPINDLE
          if (int_value) { settings.flags |= BITFLAG_LASER_MODE; }
 8009c56:	230e      	movs	r3, #14
 8009c58:	18fb      	adds	r3, r7, r3
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d009      	beq.n	8009c74 <settings_store_global_setting+0x3a0>
 8009c60:	4b0a      	ldr	r3, [pc, #40]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c62:	2248      	movs	r2, #72	; 0x48
 8009c64:	5c9b      	ldrb	r3, [r3, r2]
 8009c66:	2202      	movs	r2, #2
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	b2d9      	uxtb	r1, r3
 8009c6c:	4b07      	ldr	r3, [pc, #28]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c6e:	2248      	movs	r2, #72	; 0x48
 8009c70:	5499      	strb	r1, [r3, r2]
          else { settings.flags &= ~BITFLAG_LASER_MODE; }
        #else
          return(STATUS_SETTING_DISABLED);
        #endif
        break;
 8009c72:	e011      	b.n	8009c98 <settings_store_global_setting+0x3c4>
          else { settings.flags &= ~BITFLAG_LASER_MODE; }
 8009c74:	4b05      	ldr	r3, [pc, #20]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c76:	2248      	movs	r2, #72	; 0x48
 8009c78:	5c9b      	ldrb	r3, [r3, r2]
 8009c7a:	2202      	movs	r2, #2
 8009c7c:	4393      	bics	r3, r2
 8009c7e:	b2d9      	uxtb	r1, r3
 8009c80:	4b02      	ldr	r3, [pc, #8]	; (8009c8c <settings_store_global_setting+0x3b8>)
 8009c82:	2248      	movs	r2, #72	; 0x48
 8009c84:	5499      	strb	r1, [r3, r2]
        break;
 8009c86:	e007      	b.n	8009c98 <settings_store_global_setting+0x3c4>
      default:
        return(STATUS_INVALID_STATEMENT);
 8009c88:	2303      	movs	r3, #3
 8009c8a:	e008      	b.n	8009c9e <settings_store_global_setting+0x3ca>
 8009c8c:	20000acc 	.word	0x20000acc
 8009c90:	42700000 	.word	0x42700000
 8009c94:	0800dd50 	.word	0x0800dd50
    }
  }
  write_global_settings();
 8009c98:	f7ff fc96 	bl	80095c8 <write_global_settings>
  return(STATUS_OK);
 8009c9c:	2300      	movs	r3, #0
}
 8009c9e:	0018      	movs	r0, r3
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	b005      	add	sp, #20
 8009ca4:	bd90      	pop	{r4, r7, pc}
 8009ca6:	46c0      	nop			; (mov r8, r8)

08009ca8 <settings_init>:


// Initialize the config subsystem
void settings_init() {
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	af00      	add	r7, sp, #0
  if(!read_global_settings()) {
 8009cac:	f7ff fdf2 	bl	8009894 <read_global_settings>
 8009cb0:	1e03      	subs	r3, r0, #0
 8009cb2:	d107      	bne.n	8009cc4 <settings_init+0x1c>
    report_status_message(STATUS_SETTING_READ_FAIL);
 8009cb4:	2007      	movs	r0, #7
 8009cb6:	f7fe fcb5 	bl	8008624 <report_status_message>
    settings_restore(SETTINGS_RESTORE_ALL); // Force restore all EEPROM data.
 8009cba:	20ff      	movs	r0, #255	; 0xff
 8009cbc:	f7ff fc96 	bl	80095ec <settings_restore>
    report_grbl_settings();
 8009cc0:	f7fe fd70 	bl	80087a4 <report_grbl_settings>
  }
}
 8009cc4:	46c0      	nop			; (mov r8, r8)
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
	...

08009ccc <spindle_init>:
  static float pwm_gradient; // Precalulated value to speed up rpm to PWM conversions.
#endif


void spindle_init()
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b08a      	sub	sp, #40	; 0x28
 8009cd0:	af00      	add	r7, sp, #0
#ifdef VARIABLE_SPINDLE
  pwm_gradient = SPINDLE_PWM_RANGE / (settings.rpm_max - settings.rpm_min);
 8009cd2:	4b55      	ldr	r3, [pc, #340]	; (8009e28 <spindle_init+0x15c>)
 8009cd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009cd6:	4b54      	ldr	r3, [pc, #336]	; (8009e28 <spindle_init+0x15c>)
 8009cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cda:	1c19      	adds	r1, r3, #0
 8009cdc:	1c10      	adds	r0, r2, #0
 8009cde:	f7f6 fff9 	bl	8000cd4 <__aeabi_fsub>
 8009ce2:	1c03      	adds	r3, r0, #0
 8009ce4:	1c19      	adds	r1, r3, #0
 8009ce6:	4851      	ldr	r0, [pc, #324]	; (8009e2c <spindle_init+0x160>)
 8009ce8:	f7f6 fce4 	bl	80006b4 <__aeabi_fdiv>
 8009cec:	1c03      	adds	r3, r0, #0
 8009cee:	1c1a      	adds	r2, r3, #0
 8009cf0:	4b4f      	ldr	r3, [pc, #316]	; (8009e30 <spindle_init+0x164>)
 8009cf2:	601a      	str	r2, [r3, #0]

#endif
#endif
#if defined (STM32F0DISCOVERY)
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_SPINDLE_ENABLE_PORT, ENABLE);
 8009cf4:	2380      	movs	r3, #128	; 0x80
 8009cf6:	02db      	lsls	r3, r3, #11
 8009cf8:	2101      	movs	r1, #1
 8009cfa:	0018      	movs	r0, r3
 8009cfc:	f7f9 f9a2 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009d00:	2320      	movs	r3, #32
 8009d02:	18fb      	adds	r3, r7, r3
 8009d04:	2203      	movs	r2, #3
 8009d06:	715a      	strb	r2, [r3, #5]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8009d08:	2320      	movs	r3, #32
 8009d0a:	18fb      	adds	r3, r7, r3
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009d10:	2320      	movs	r3, #32
 8009d12:	18fb      	adds	r3, r7, r3
 8009d14:	2200      	movs	r2, #0
 8009d16:	719a      	strb	r2, [r3, #6]
#ifdef USE_SPINDLE_DIR_AS_ENABLE_PIN
  GPIO_InitStructure.GPIO_Pin = 1 << SPINDLE_ENABLE_BIT;
#else
  GPIO_InitStructure.GPIO_Pin = 1 << SPINDLE_DIRECTION_BIT;
 8009d18:	2320      	movs	r3, #32
 8009d1a:	18fb      	adds	r3, r7, r3
 8009d1c:	2202      	movs	r2, #2
 8009d1e:	601a      	str	r2, [r3, #0]
#endif
  GPIO_Init(SPINDLE_ENABLE_PORT, &GPIO_InitStructure);
 8009d20:	2320      	movs	r3, #32
 8009d22:	18fb      	adds	r3, r7, r3
 8009d24:	4a43      	ldr	r2, [pc, #268]	; (8009e34 <spindle_init+0x168>)
 8009d26:	0019      	movs	r1, r3
 8009d28:	0010      	movs	r0, r2
 8009d2a:	f7f8 fe63 	bl	80029f4 <GPIO_Init>


#ifdef VARIABLE_SPINDLE
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8009d2e:	2380      	movs	r3, #128	; 0x80
 8009d30:	011b      	lsls	r3, r3, #4
 8009d32:	2101      	movs	r1, #1
 8009d34:	0018      	movs	r0, r3
 8009d36:	f7f9 f985 	bl	8003044 <RCC_APB2PeriphClockCmd>
  TIM_TimeBaseInitTypeDef timerInitStructure;
  TIM_OCInitTypeDef outputChannelInit = { 0 };
 8009d3a:	003b      	movs	r3, r7
 8009d3c:	0018      	movs	r0, r3
 8009d3e:	2314      	movs	r3, #20
 8009d40:	001a      	movs	r2, r3
 8009d42:	2100      	movs	r1, #0
 8009d44:	f002 fb7c 	bl	800c440 <memset>
  TIM_TimeBaseStructInit(&timerInitStructure);
 8009d48:	2314      	movs	r3, #20
 8009d4a:	18fb      	adds	r3, r7, r3
 8009d4c:	0018      	movs	r0, r3
 8009d4e:	f7f9 fa5b 	bl	8003208 <TIM_TimeBaseStructInit>

  timerInitStructure.TIM_Prescaler = F_CPU / 1000000 - 1; // 1000K
 8009d52:	4b39      	ldr	r3, [pc, #228]	; (8009e38 <spindle_init+0x16c>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4939      	ldr	r1, [pc, #228]	; (8009e3c <spindle_init+0x170>)
 8009d58:	0018      	movs	r0, r3
 8009d5a:	f7f6 f9df 	bl	800011c <__udivsi3>
 8009d5e:	0003      	movs	r3, r0
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	3b01      	subs	r3, #1
 8009d64:	b29a      	uxth	r2, r3
 8009d66:	2314      	movs	r3, #20
 8009d68:	18fb      	adds	r3, r7, r3
 8009d6a:	801a      	strh	r2, [r3, #0]
  timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8009d6c:	2314      	movs	r3, #20
 8009d6e:	18fb      	adds	r3, r7, r3
 8009d70:	2200      	movs	r2, #0
 8009d72:	805a      	strh	r2, [r3, #2]
  timerInitStructure.TIM_Period = SPINDLE_PWM_MAX_VALUE - 1;
 8009d74:	2314      	movs	r3, #20
 8009d76:	18fb      	adds	r3, r7, r3
 8009d78:	2263      	movs	r2, #99	; 0x63
 8009d7a:	605a      	str	r2, [r3, #4]
  timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8009d7c:	2314      	movs	r3, #20
 8009d7e:	18fb      	adds	r3, r7, r3
 8009d80:	2200      	movs	r2, #0
 8009d82:	811a      	strh	r2, [r3, #8]
  timerInitStructure.TIM_RepetitionCounter = 0;
 8009d84:	2314      	movs	r3, #20
 8009d86:	18fb      	adds	r3, r7, r3
 8009d88:	2200      	movs	r2, #0
 8009d8a:	729a      	strb	r2, [r3, #10]
  TIM_TimeBaseInit(TIM1, &timerInitStructure);
 8009d8c:	2314      	movs	r3, #20
 8009d8e:	18fb      	adds	r3, r7, r3
 8009d90:	4a2b      	ldr	r2, [pc, #172]	; (8009e40 <spindle_init+0x174>)
 8009d92:	0019      	movs	r1, r3
 8009d94:	0010      	movs	r0, r2
 8009d96:	f7f9 f9bf 	bl	8003118 <TIM_TimeBaseInit>

  outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 8009d9a:	003b      	movs	r3, r7
 8009d9c:	2260      	movs	r2, #96	; 0x60
 8009d9e:	801a      	strh	r2, [r3, #0]
  outputChannelInit.TIM_Pulse = 0;     // initi speed is 0
 8009da0:	003b      	movs	r3, r7
 8009da2:	2200      	movs	r2, #0
 8009da4:	609a      	str	r2, [r3, #8]
  outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 8009da6:	003b      	movs	r3, r7
 8009da8:	2201      	movs	r2, #1
 8009daa:	805a      	strh	r2, [r3, #2]
  outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 8009dac:	003b      	movs	r3, r7
 8009dae:	2200      	movs	r2, #0
 8009db0:	819a      	strh	r2, [r3, #12]

  TIM_OC1Init(TIM1, &outputChannelInit);
 8009db2:	003b      	movs	r3, r7
 8009db4:	4a22      	ldr	r2, [pc, #136]	; (8009e40 <spindle_init+0x174>)
 8009db6:	0019      	movs	r1, r3
 8009db8:	0010      	movs	r0, r2
 8009dba:	f7f9 fa83 	bl	80032c4 <TIM_OC1Init>
  TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8009dbe:	4b20      	ldr	r3, [pc, #128]	; (8009e40 <spindle_init+0x174>)
 8009dc0:	2108      	movs	r1, #8
 8009dc2:	0018      	movs	r0, r3
 8009dc4:	f7f9 fb50 	bl	8003468 <TIM_OC1PreloadConfig>
  TIM_CtrlPWMOutputs(TIM1, DISABLE);
 8009dc8:	4b1d      	ldr	r3, [pc, #116]	; (8009e40 <spindle_init+0x174>)
 8009dca:	2100      	movs	r1, #0
 8009dcc:	0018      	movs	r0, r3
 8009dce:	f7f9 fa53 	bl	8003278 <TIM_CtrlPWMOutputs>
  TIM_Cmd(TIM1, ENABLE);
 8009dd2:	4b1b      	ldr	r3, [pc, #108]	; (8009e40 <spindle_init+0x174>)
 8009dd4:	2101      	movs	r1, #1
 8009dd6:	0018      	movs	r0, r3
 8009dd8:	f7f9 fa2e 	bl	8003238 <TIM_Cmd>

  RCC_APB2PeriphClockCmd(RCC_SPINDLE_PWM_PORT, ENABLE);
 8009ddc:	2380      	movs	r3, #128	; 0x80
 8009dde:	029b      	lsls	r3, r3, #10
 8009de0:	2101      	movs	r1, #1
 8009de2:	0018      	movs	r0, r3
 8009de4:	f7f9 f92e 	bl	8003044 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009de8:	2320      	movs	r3, #32
 8009dea:	18fb      	adds	r3, r7, r3
 8009dec:	2203      	movs	r2, #3
 8009dee:	715a      	strb	r2, [r3, #5]
  //GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8009df0:	2320      	movs	r3, #32
 8009df2:	18fb      	adds	r3, r7, r3
 8009df4:	2202      	movs	r2, #2
 8009df6:	711a      	strb	r2, [r3, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009df8:	2320      	movs	r3, #32
 8009dfa:	18fb      	adds	r3, r7, r3
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	719a      	strb	r2, [r3, #6]
  GPIO_InitStructure.GPIO_Pin = 1 << SPINDLE_PWM_BIT;
 8009e00:	2320      	movs	r3, #32
 8009e02:	18fb      	adds	r3, r7, r3
 8009e04:	2280      	movs	r2, #128	; 0x80
 8009e06:	0052      	lsls	r2, r2, #1
 8009e08:	601a      	str	r2, [r3, #0]
  GPIO_Init(SPINDLE_PWM_PORT, &GPIO_InitStructure);
 8009e0a:	2320      	movs	r3, #32
 8009e0c:	18fa      	adds	r2, r7, r3
 8009e0e:	2390      	movs	r3, #144	; 0x90
 8009e10:	05db      	lsls	r3, r3, #23
 8009e12:	0011      	movs	r1, r2
 8009e14:	0018      	movs	r0, r3
 8009e16:	f7f8 fded 	bl	80029f4 <GPIO_Init>


#endif
#endif
  spindle_stop();
 8009e1a:	f000 f82f 	bl	8009e7c <spindle_stop>
}
 8009e1e:	46c0      	nop			; (mov r8, r8)
 8009e20:	46bd      	mov	sp, r7
 8009e22:	b00a      	add	sp, #40	; 0x28
 8009e24:	bd80      	pop	{r7, pc}
 8009e26:	46c0      	nop			; (mov r8, r8)
 8009e28:	20000acc 	.word	0x20000acc
 8009e2c:	42c60000 	.word	0x42c60000
 8009e30:	2000044c 	.word	0x2000044c
 8009e34:	48000400 	.word	0x48000400
 8009e38:	20000010 	.word	0x20000010
 8009e3c:	000f4240 	.word	0x000f4240
 8009e40:	40012c00 	.word	0x40012c00

08009e44 <spindle_get_state>:


uint8_t spindle_get_state()
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b082      	sub	sp, #8
 8009e48:	af00      	add	r7, sp, #0
  uint8_t pin = 0;
 8009e4a:	1dfb      	adds	r3, r7, #7
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	701a      	strb	r2, [r3, #0]
#endif
#if defined (STM32F103C8)
      pin = GPIO_ReadInputData(SPINDLE_DIRECTION_PORT);
#endif
#if defined (STM32F0DISCOVERY)
      pin = GPIO_ReadInputData(SPINDLE_DIRECTION_PORT);
 8009e50:	4b09      	ldr	r3, [pc, #36]	; (8009e78 <spindle_get_state+0x34>)
 8009e52:	0018      	movs	r0, r3
 8009e54:	f7f8 fe61 	bl	8002b1a <GPIO_ReadInputData>
 8009e58:	0003      	movs	r3, r0
 8009e5a:	001a      	movs	r2, r3
 8009e5c:	1dfb      	adds	r3, r7, #7
 8009e5e:	701a      	strb	r2, [r3, #0]
#endif
     {
        if (pin & (1<<SPINDLE_DIRECTION_BIT)) { return(SPINDLE_STATE_CCW); }
 8009e60:	1dfb      	adds	r3, r7, #7
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	2202      	movs	r2, #2
 8009e66:	4013      	ands	r3, r2
 8009e68:	d001      	beq.n	8009e6e <spindle_get_state+0x2a>
 8009e6a:	2302      	movs	r3, #2
 8009e6c:	e000      	b.n	8009e70 <spindle_get_state+0x2c>
        else { return(SPINDLE_STATE_CW); }
 8009e6e:	2301      	movs	r3, #1
		  if (pin & (1 << SPINDLE_DIRECTION_BIT)) { return(SPINDLE_STATE_CCW); }
		  else { return(SPINDLE_STATE_CW); }
		}
	#endif
	return(SPINDLE_STATE_DISABLE);
}
 8009e70:	0018      	movs	r0, r3
 8009e72:	46bd      	mov	sp, r7
 8009e74:	b002      	add	sp, #8
 8009e76:	bd80      	pop	{r7, pc}
 8009e78:	48000400 	.word	0x48000400

08009e7c <spindle_stop>:

// Disables the spindle and sets PWM output to zero when PWM variable spindle speed is enabled.
// Called by various main program and ISR routines. Keep routine small, fast, and efficient.
// Called by spindle_init(), spindle_set_speed(), spindle_set_state(), and mc_reset().
void spindle_stop()
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	af00      	add	r7, sp, #0
#endif
#if defined (STM32F103C8)
    TIM_CtrlPWMOutputs(TIM1, DISABLE);
#endif
#if defined (STM32F0DISCOVERY)
    TIM_CtrlPWMOutputs(TIM1, DISABLE);
 8009e80:	4b03      	ldr	r3, [pc, #12]	; (8009e90 <spindle_stop+0x14>)
 8009e82:	2100      	movs	r1, #0
 8009e84:	0018      	movs	r0, r3
 8009e86:	f7f9 f9f7 	bl	8003278 <TIM_CtrlPWMOutputs>
      SetSpindleEnablebit();
    #else
      ResetSpindleEnablebit();
    #endif
#endif
}
 8009e8a:	46c0      	nop			; (mov r8, r8)
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}
 8009e90:	40012c00 	.word	0x40012c00

08009e94 <spindle_set_speed>:

#ifdef VARIABLE_SPINDLE
  // Sets spindle speed PWM output and enable pin, if configured. Called by spindle_set_state()
  // and stepper ISR. Keep routine small and efficient.
  void spindle_set_speed(SPINDLE_PWM_TYPE pwm_value)
  {
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b082      	sub	sp, #8
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	0002      	movs	r2, r0
 8009e9c:	1dfb      	adds	r3, r7, #7
 8009e9e:	701a      	strb	r2, [r3, #0]
#endif
#if defined (STM32F103C8)
		TIM1->CCR1 = pwm_value;
#endif
#if defined (STM32F0DISCOVERY)
		TIM1->CCR1 = pwm_value;
 8009ea0:	4b0b      	ldr	r3, [pc, #44]	; (8009ed0 <spindle_set_speed+0x3c>)
 8009ea2:	1dfa      	adds	r2, r7, #7
 8009ea4:	7812      	ldrb	r2, [r2, #0]
 8009ea6:	635a      	str	r2, [r3, #52]	; 0x34
				#else
					SetSpindleEnablebit();
				#endif
		 }
		#else
			if (pwm_value == SPINDLE_PWM_OFF_VALUE) {
 8009ea8:	1dfb      	adds	r3, r7, #7
 8009eaa:	781b      	ldrb	r3, [r3, #0]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d105      	bne.n	8009ebc <spindle_set_speed+0x28>
			#endif
			#if defined (STM32F103C8)
				TIM_CtrlPWMOutputs(TIM1, DISABLE);
			#endif
			#if defined (STM32F0DISCOVERY)
				TIM_CtrlPWMOutputs(TIM1, DISABLE);
 8009eb0:	4b07      	ldr	r3, [pc, #28]	; (8009ed0 <spindle_set_speed+0x3c>)
 8009eb2:	2100      	movs	r1, #0
 8009eb4:	0018      	movs	r0, r3
 8009eb6:	f7f9 f9df 	bl	8003278 <TIM_CtrlPWMOutputs>
			#if defined (STM32F0DISCOVERY)
      TIM_CtrlPWMOutputs(TIM1, ENABLE);
			#endif
			}
		#endif
  }
 8009eba:	e004      	b.n	8009ec6 <spindle_set_speed+0x32>
      TIM_CtrlPWMOutputs(TIM1, ENABLE);
 8009ebc:	4b04      	ldr	r3, [pc, #16]	; (8009ed0 <spindle_set_speed+0x3c>)
 8009ebe:	2101      	movs	r1, #1
 8009ec0:	0018      	movs	r0, r3
 8009ec2:	f7f9 f9d9 	bl	8003278 <TIM_CtrlPWMOutputs>
  }
 8009ec6:	46c0      	nop			; (mov r8, r8)
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	b002      	add	sp, #8
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	46c0      	nop			; (mov r8, r8)
 8009ed0:	40012c00 	.word	0x40012c00

08009ed4 <spindle_compute_pwm_value>:


  // Called by spindle_set_state() and step segment generator. Keep routine small and efficient.
  SPINDLE_PWM_TYPE spindle_compute_pwm_value(float rpm) // 328p PWM register is 8-bit.
  {
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
    SPINDLE_PWM_TYPE pwm_value;
    rpm *= (0.010f*sys.spindle_speed_ovr); // Scale by spindle speed override value.
 8009edc:	4b38      	ldr	r3, [pc, #224]	; (8009fc0 <spindle_compute_pwm_value+0xec>)
 8009ede:	7a5b      	ldrb	r3, [r3, #9]
 8009ee0:	0018      	movs	r0, r3
 8009ee2:	f7f7 f8cb 	bl	800107c <__aeabi_i2f>
 8009ee6:	1c03      	adds	r3, r0, #0
 8009ee8:	4936      	ldr	r1, [pc, #216]	; (8009fc4 <spindle_compute_pwm_value+0xf0>)
 8009eea:	1c18      	adds	r0, r3, #0
 8009eec:	f7f6 fdd2 	bl	8000a94 <__aeabi_fmul>
 8009ef0:	1c03      	adds	r3, r0, #0
 8009ef2:	1c19      	adds	r1, r3, #0
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f7f6 fdcd 	bl	8000a94 <__aeabi_fmul>
 8009efa:	1c03      	adds	r3, r0, #0
 8009efc:	607b      	str	r3, [r7, #4]
    // Calculate PWM register value based on rpm max/min settings and programmed rpm.
    if ((settings.rpm_min >= settings.rpm_max) || (rpm >= settings.rpm_max)) {
 8009efe:	4b32      	ldr	r3, [pc, #200]	; (8009fc8 <spindle_compute_pwm_value+0xf4>)
 8009f00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f02:	4b31      	ldr	r3, [pc, #196]	; (8009fc8 <spindle_compute_pwm_value+0xf4>)
 8009f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f06:	1c19      	adds	r1, r3, #0
 8009f08:	1c10      	adds	r0, r2, #0
 8009f0a:	f7f6 fa01 	bl	8000310 <__aeabi_fcmpge>
 8009f0e:	1e03      	subs	r3, r0, #0
 8009f10:	d107      	bne.n	8009f22 <spindle_compute_pwm_value+0x4e>
 8009f12:	4b2d      	ldr	r3, [pc, #180]	; (8009fc8 <spindle_compute_pwm_value+0xf4>)
 8009f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f16:	6879      	ldr	r1, [r7, #4]
 8009f18:	1c18      	adds	r0, r3, #0
 8009f1a:	f7f6 f9e5 	bl	80002e8 <__aeabi_fcmple>
 8009f1e:	1e03      	subs	r3, r0, #0
 8009f20:	d008      	beq.n	8009f34 <spindle_compute_pwm_value+0x60>
      // No PWM range possible. Set simple on/off spindle control pin state.
      sys.spindle_speed = settings.rpm_max;
 8009f22:	4b29      	ldr	r3, [pc, #164]	; (8009fc8 <spindle_compute_pwm_value+0xf4>)
 8009f24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009f26:	4b26      	ldr	r3, [pc, #152]	; (8009fc0 <spindle_compute_pwm_value+0xec>)
 8009f28:	611a      	str	r2, [r3, #16]
      pwm_value = SPINDLE_PWM_MAX_VALUE;
 8009f2a:	230f      	movs	r3, #15
 8009f2c:	18fb      	adds	r3, r7, r3
 8009f2e:	2264      	movs	r2, #100	; 0x64
 8009f30:	701a      	strb	r2, [r3, #0]
 8009f32:	e03d      	b.n	8009fb0 <spindle_compute_pwm_value+0xdc>
    } else if (rpm <= settings.rpm_min) {
 8009f34:	4b24      	ldr	r3, [pc, #144]	; (8009fc8 <spindle_compute_pwm_value+0xf4>)
 8009f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f38:	6879      	ldr	r1, [r7, #4]
 8009f3a:	1c18      	adds	r0, r3, #0
 8009f3c:	f7f6 f9e8 	bl	8000310 <__aeabi_fcmpge>
 8009f40:	1e03      	subs	r3, r0, #0
 8009f42:	d016      	beq.n	8009f72 <spindle_compute_pwm_value+0x9e>
      if (rpm == 0.0f) { // S0 disables spindle
 8009f44:	2100      	movs	r1, #0
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f7f6 f9be 	bl	80002c8 <__aeabi_fcmpeq>
 8009f4c:	1e03      	subs	r3, r0, #0
 8009f4e:	d007      	beq.n	8009f60 <spindle_compute_pwm_value+0x8c>
        sys.spindle_speed = 0.0f;
 8009f50:	4b1b      	ldr	r3, [pc, #108]	; (8009fc0 <spindle_compute_pwm_value+0xec>)
 8009f52:	2200      	movs	r2, #0
 8009f54:	611a      	str	r2, [r3, #16]
        pwm_value = SPINDLE_PWM_OFF_VALUE;
 8009f56:	230f      	movs	r3, #15
 8009f58:	18fb      	adds	r3, r7, r3
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	701a      	strb	r2, [r3, #0]
 8009f5e:	e027      	b.n	8009fb0 <spindle_compute_pwm_value+0xdc>
      } else { // Set minimum PWM output
        sys.spindle_speed = settings.rpm_min;
 8009f60:	4b19      	ldr	r3, [pc, #100]	; (8009fc8 <spindle_compute_pwm_value+0xf4>)
 8009f62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f64:	4b16      	ldr	r3, [pc, #88]	; (8009fc0 <spindle_compute_pwm_value+0xec>)
 8009f66:	611a      	str	r2, [r3, #16]
        pwm_value = SPINDLE_PWM_MIN_VALUE;
 8009f68:	230f      	movs	r3, #15
 8009f6a:	18fb      	adds	r3, r7, r3
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	701a      	strb	r2, [r3, #0]
 8009f70:	e01e      	b.n	8009fb0 <spindle_compute_pwm_value+0xdc>
      }
    } else { 
      // Compute intermediate PWM value with linear spindle speed model.
      // NOTE: A nonlinear model could be installed here, if required, but keep it VERY light-weight.
      sys.spindle_speed = rpm;
 8009f72:	4b13      	ldr	r3, [pc, #76]	; (8009fc0 <spindle_compute_pwm_value+0xec>)
 8009f74:	687a      	ldr	r2, [r7, #4]
 8009f76:	611a      	str	r2, [r3, #16]
	    pwm_value = (SPINDLE_PWM_TYPE)floorf((rpm - settings.rpm_min)*pwm_gradient) + SPINDLE_PWM_MIN_VALUE;
 8009f78:	4b13      	ldr	r3, [pc, #76]	; (8009fc8 <spindle_compute_pwm_value+0xf4>)
 8009f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f7c:	1c19      	adds	r1, r3, #0
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f7f6 fea8 	bl	8000cd4 <__aeabi_fsub>
 8009f84:	1c03      	adds	r3, r0, #0
 8009f86:	1c1a      	adds	r2, r3, #0
 8009f88:	4b10      	ldr	r3, [pc, #64]	; (8009fcc <spindle_compute_pwm_value+0xf8>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	1c19      	adds	r1, r3, #0
 8009f8e:	1c10      	adds	r0, r2, #0
 8009f90:	f7f6 fd80 	bl	8000a94 <__aeabi_fmul>
 8009f94:	1c03      	adds	r3, r0, #0
 8009f96:	1c18      	adds	r0, r3, #0
 8009f98:	f002 fb4c 	bl	800c634 <floorf>
 8009f9c:	1c03      	adds	r3, r0, #0
 8009f9e:	1c18      	adds	r0, r3, #0
 8009fa0:	f7f6 f9c0 	bl	8000324 <__aeabi_f2uiz>
 8009fa4:	0003      	movs	r3, r0
 8009fa6:	b2da      	uxtb	r2, r3
 8009fa8:	230f      	movs	r3, #15
 8009faa:	18fb      	adds	r3, r7, r3
 8009fac:	3201      	adds	r2, #1
 8009fae:	701a      	strb	r2, [r3, #0]
    }
    return(pwm_value);
 8009fb0:	230f      	movs	r3, #15
 8009fb2:	18fb      	adds	r3, r7, r3
 8009fb4:	781b      	ldrb	r3, [r3, #0]
  }
 8009fb6:	0018      	movs	r0, r3
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	b004      	add	sp, #16
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	46c0      	nop			; (mov r8, r8)
 8009fc0:	20000b2c 	.word	0x20000b2c
 8009fc4:	3c23d70a 	.word	0x3c23d70a
 8009fc8:	20000acc 	.word	0x20000acc
 8009fcc:	2000044c 	.word	0x2000044c

08009fd0 <spindle_set_state>:
#ifdef VARIABLE_SPINDLE
  void spindle_set_state(uint8_t state, float rpm)
#else
  void _spindle_set_state(uint8_t state)
#endif
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b082      	sub	sp, #8
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	0002      	movs	r2, r0
 8009fd8:	6039      	str	r1, [r7, #0]
 8009fda:	1dfb      	adds	r3, r7, #7
 8009fdc:	701a      	strb	r2, [r3, #0]
  if (sys.abort) { return; } // Block during abort.
 8009fde:	4b1e      	ldr	r3, [pc, #120]	; (800a058 <spindle_set_state+0x88>)
 8009fe0:	785b      	ldrb	r3, [r3, #1]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d133      	bne.n	800a04e <spindle_set_state+0x7e>
  if (state == SPINDLE_DISABLE) { // Halt or set spindle direction and rpm.
 8009fe6:	1dfb      	adds	r3, r7, #7
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d105      	bne.n	8009ffa <spindle_set_state+0x2a>
  
    #ifdef VARIABLE_SPINDLE
      sys.spindle_speed = 0.0f;
 8009fee:	4b1a      	ldr	r3, [pc, #104]	; (800a058 <spindle_set_state+0x88>)
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	611a      	str	r2, [r3, #16]
    #endif
    spindle_stop();
 8009ff4:	f7ff ff42 	bl	8009e7c <spindle_stop>
 8009ff8:	e025      	b.n	800a046 <spindle_set_state+0x76>
  
  } else {
    #ifndef USE_SPINDLE_DIR_AS_ENABLE_PIN
      if (state == SPINDLE_ENABLE_CW) {
 8009ffa:	1dfb      	adds	r3, r7, #7
 8009ffc:	781b      	ldrb	r3, [r3, #0]
 8009ffe:	2b10      	cmp	r3, #16
 800a000:	d106      	bne.n	800a010 <spindle_set_state+0x40>
        ResetSpindleDirectionBit();
 800a002:	4b16      	ldr	r3, [pc, #88]	; (800a05c <spindle_set_state+0x8c>)
 800a004:	2200      	movs	r2, #0
 800a006:	2102      	movs	r1, #2
 800a008:	0018      	movs	r0, r3
 800a00a:	f7f8 fdba 	bl	8002b82 <GPIO_WriteBit>
 800a00e:	e005      	b.n	800a01c <spindle_set_state+0x4c>
	  }
	  else {
      SetSpindleDirectionBit();
 800a010:	4b12      	ldr	r3, [pc, #72]	; (800a05c <spindle_set_state+0x8c>)
 800a012:	2201      	movs	r2, #1
 800a014:	2102      	movs	r1, #2
 800a016:	0018      	movs	r0, r3
 800a018:	f7f8 fdb3 	bl	8002b82 <GPIO_WriteBit>
      }
    #endif
  
    #ifdef VARIABLE_SPINDLE
      // NOTE: Assumes all calls to this function is when Grbl is not moving or must remain off.
      if (settings.flags & BITFLAG_LASER_MODE) {
 800a01c:	4b10      	ldr	r3, [pc, #64]	; (800a060 <spindle_set_state+0x90>)
 800a01e:	2248      	movs	r2, #72	; 0x48
 800a020:	5c9b      	ldrb	r3, [r3, r2]
 800a022:	001a      	movs	r2, r3
 800a024:	2302      	movs	r3, #2
 800a026:	4013      	ands	r3, r2
 800a028:	d005      	beq.n	800a036 <spindle_set_state+0x66>
        if (state == SPINDLE_ENABLE_CCW) { rpm = 0.0f; } // TODO: May need to be rpm_min*(100/MAX_SPINDLE_SPEED_OVERRIDE);
 800a02a:	1dfb      	adds	r3, r7, #7
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	2b20      	cmp	r3, #32
 800a030:	d101      	bne.n	800a036 <spindle_set_state+0x66>
 800a032:	2300      	movs	r3, #0
 800a034:	603b      	str	r3, [r7, #0]
      }
    spindle_set_speed(spindle_compute_pwm_value(rpm));
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	1c18      	adds	r0, r3, #0
 800a03a:	f7ff ff4b 	bl	8009ed4 <spindle_compute_pwm_value>
 800a03e:	0003      	movs	r3, r0
 800a040:	0018      	movs	r0, r3
 800a042:	f7ff ff27 	bl	8009e94 <spindle_set_speed>
        SetSpindleEnablebit();
      #endif    
    #endif
  }
  
  sys.report_ovr_counter = 0; // Set to report change immediately
 800a046:	4b04      	ldr	r3, [pc, #16]	; (800a058 <spindle_set_state+0x88>)
 800a048:	2200      	movs	r2, #0
 800a04a:	72da      	strb	r2, [r3, #11]
 800a04c:	e000      	b.n	800a050 <spindle_set_state+0x80>
  if (sys.abort) { return; } // Block during abort.
 800a04e:	46c0      	nop			; (mov r8, r8)
}
 800a050:	46bd      	mov	sp, r7
 800a052:	b002      	add	sp, #8
 800a054:	bd80      	pop	{r7, pc}
 800a056:	46c0      	nop			; (mov r8, r8)
 800a058:	20000b2c 	.word	0x20000b2c
 800a05c:	48000400 	.word	0x48000400
 800a060:	20000acc 	.word	0x20000acc

0800a064 <spindle_sync>:

// G-code parser entry-point for setting spindle state. Forces a planner buffer sync and bails 
// if an abort or check-mode is active.
#ifdef VARIABLE_SPINDLE
  void spindle_sync(uint8_t state, float rpm)
  {
 800a064:	b580      	push	{r7, lr}
 800a066:	b082      	sub	sp, #8
 800a068:	af00      	add	r7, sp, #0
 800a06a:	0002      	movs	r2, r0
 800a06c:	6039      	str	r1, [r7, #0]
 800a06e:	1dfb      	adds	r3, r7, #7
 800a070:	701a      	strb	r2, [r3, #0]
    if (sys.state == STATE_CHECK_MODE) { return; }
 800a072:	4b09      	ldr	r3, [pc, #36]	; (800a098 <spindle_sync+0x34>)
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	2b02      	cmp	r3, #2
 800a078:	d009      	beq.n	800a08e <spindle_sync+0x2a>
    protocol_buffer_synchronize(); // Empty planner buffer to ensure spindle is set when programmed.
 800a07a:	f7fd fda3 	bl	8007bc4 <protocol_buffer_synchronize>
    spindle_set_state(state,rpm);
 800a07e:	683a      	ldr	r2, [r7, #0]
 800a080:	1dfb      	adds	r3, r7, #7
 800a082:	781b      	ldrb	r3, [r3, #0]
 800a084:	1c11      	adds	r1, r2, #0
 800a086:	0018      	movs	r0, r3
 800a088:	f7ff ffa2 	bl	8009fd0 <spindle_set_state>
 800a08c:	e000      	b.n	800a090 <spindle_sync+0x2c>
    if (sys.state == STATE_CHECK_MODE) { return; }
 800a08e:	46c0      	nop			; (mov r8, r8)
  }
 800a090:	46bd      	mov	sp, r7
 800a092:	b002      	add	sp, #8
 800a094:	bd80      	pop	{r7, pc}
 800a096:	46c0      	nop			; (mov r8, r8)
 800a098:	20000b2c 	.word	0x20000b2c

0800a09c <NVIC_EnableIRQ>:
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b082      	sub	sp, #8
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	0002      	movs	r2, r0
 800a0a4:	1dfb      	adds	r3, r7, #7
 800a0a6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 800a0a8:	4b06      	ldr	r3, [pc, #24]	; (800a0c4 <NVIC_EnableIRQ+0x28>)
 800a0aa:	1dfa      	adds	r2, r7, #7
 800a0ac:	7812      	ldrb	r2, [r2, #0]
 800a0ae:	0011      	movs	r1, r2
 800a0b0:	221f      	movs	r2, #31
 800a0b2:	400a      	ands	r2, r1
 800a0b4:	2101      	movs	r1, #1
 800a0b6:	4091      	lsls	r1, r2
 800a0b8:	000a      	movs	r2, r1
 800a0ba:	601a      	str	r2, [r3, #0]
}
 800a0bc:	46c0      	nop			; (mov r8, r8)
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	b002      	add	sp, #8
 800a0c2:	bd80      	pop	{r7, pc}
 800a0c4:	e000e100 	.word	0xe000e100

0800a0c8 <NVIC_DisableIRQ>:
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	0002      	movs	r2, r0
 800a0d0:	1dfb      	adds	r3, r7, #7
 800a0d2:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 800a0d4:	4a07      	ldr	r2, [pc, #28]	; (800a0f4 <NVIC_DisableIRQ+0x2c>)
 800a0d6:	1dfb      	adds	r3, r7, #7
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	0019      	movs	r1, r3
 800a0dc:	231f      	movs	r3, #31
 800a0de:	400b      	ands	r3, r1
 800a0e0:	2101      	movs	r1, #1
 800a0e2:	4099      	lsls	r1, r3
 800a0e4:	000b      	movs	r3, r1
 800a0e6:	0019      	movs	r1, r3
 800a0e8:	2380      	movs	r3, #128	; 0x80
 800a0ea:	50d1      	str	r1, [r2, r3]
}
 800a0ec:	46c0      	nop			; (mov r8, r8)
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	b002      	add	sp, #8
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	e000e100 	.word	0xe000e100

0800a0f8 <st_wake_up>:


// Stepper state initialization. Cycle should only start if the st.cycle_start flag is
// enabled. Startup init and limits call this function but shouldn't start the cycle.
void st_wake_up()
{
 800a0f8:	b5b0      	push	{r4, r5, r7, lr}
 800a0fa:	af00      	add	r7, sp, #0
  // Enable stepper drivers.
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE)) 
 800a0fc:	4b22      	ldr	r3, [pc, #136]	; (800a188 <st_wake_up+0x90>)
 800a0fe:	2248      	movs	r2, #72	; 0x48
 800a100:	5c9b      	ldrb	r3, [r3, r2]
 800a102:	001a      	movs	r2, r3
 800a104:	2304      	movs	r3, #4
 800a106:	4013      	ands	r3, r2
 800a108:	d006      	beq.n	800a118 <st_wake_up+0x20>
  { 
	  SetStepperDisableBit();
 800a10a:	2390      	movs	r3, #144	; 0x90
 800a10c:	05db      	lsls	r3, r3, #23
 800a10e:	2180      	movs	r1, #128	; 0x80
 800a110:	0018      	movs	r0, r3
 800a112:	f7f8 fd18 	bl	8002b46 <GPIO_SetBits>
 800a116:	e005      	b.n	800a124 <st_wake_up+0x2c>
  }
  else 
  { 
	  ResetStepperDisableBit(); 
 800a118:	2390      	movs	r3, #144	; 0x90
 800a11a:	05db      	lsls	r3, r3, #23
 800a11c:	2180      	movs	r1, #128	; 0x80
 800a11e:	0018      	movs	r0, r3
 800a120:	f7f8 fd20 	bl	8002b64 <GPIO_ResetBits>
  }

  // Initialize stepper output bits to ensure first ISR call does not step.
  st.step_outbits = step_port_invert_mask;
 800a124:	4b19      	ldr	r3, [pc, #100]	; (800a18c <st_wake_up+0x94>)
 800a126:	881a      	ldrh	r2, [r3, #0]
 800a128:	4b19      	ldr	r3, [pc, #100]	; (800a190 <st_wake_up+0x98>)
 800a12a:	81da      	strh	r2, [r3, #14]
#elif defined (WIN32)
  st.step_pulse_time = (settings.pulse_microseconds)*TICKS_PER_MICROSECOND;
#elif defined(STM32F103C8)
  st.step_pulse_time = (settings.pulse_microseconds)*TICKS_PER_MICROSECOND;
#elif defined(STM32F0DISCOVERY)
  st.step_pulse_time = (settings.pulse_microseconds)*TICKS_PER_MICROSECOND;
 800a12c:	4b16      	ldr	r3, [pc, #88]	; (800a188 <st_wake_up+0x90>)
 800a12e:	2230      	movs	r2, #48	; 0x30
 800a130:	5c9c      	ldrb	r4, [r3, r2]
 800a132:	4b18      	ldr	r3, [pc, #96]	; (800a194 <st_wake_up+0x9c>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4918      	ldr	r1, [pc, #96]	; (800a198 <st_wake_up+0xa0>)
 800a138:	0018      	movs	r0, r3
 800a13a:	f7f5 ffef 	bl	800011c <__udivsi3>
 800a13e:	0003      	movs	r3, r0
 800a140:	b2db      	uxtb	r3, r3
 800a142:	4363      	muls	r3, r4
 800a144:	b2da      	uxtb	r2, r3
 800a146:	4b12      	ldr	r3, [pc, #72]	; (800a190 <st_wake_up+0x98>)
 800a148:	735a      	strb	r2, [r3, #13]
#endif
  TIM2->EGR = TIM_PSCReloadMode_Immediate;
  NVIC_EnableIRQ(TIM2_IRQn);
#endif
#if defined (STM32F0DISCOVERY)
  TIM3->ARR = st.step_pulse_time - 1;
 800a14a:	4b14      	ldr	r3, [pc, #80]	; (800a19c <st_wake_up+0xa4>)
 800a14c:	4a10      	ldr	r2, [pc, #64]	; (800a190 <st_wake_up+0x98>)
 800a14e:	7b52      	ldrb	r2, [r2, #13]
 800a150:	3a01      	subs	r2, #1
 800a152:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->EGR = TIM_PSCReloadMode_Immediate;
 800a154:	4b11      	ldr	r3, [pc, #68]	; (800a19c <st_wake_up+0xa4>)
 800a156:	2201      	movs	r2, #1
 800a158:	829a      	strh	r2, [r3, #20]
  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 800a15a:	4b10      	ldr	r3, [pc, #64]	; (800a19c <st_wake_up+0xa4>)
 800a15c:	2101      	movs	r1, #1
 800a15e:	0018      	movs	r0, r3
 800a160:	f7f9 f9d5 	bl	800350e <TIM_ClearITPendingBit>

  TIM2->ARR = st.exec_segment->cycles_per_tick - 1;
 800a164:	2380      	movs	r3, #128	; 0x80
 800a166:	05db      	lsls	r3, r3, #23
 800a168:	4a09      	ldr	r2, [pc, #36]	; (800a190 <st_wake_up+0x98>)
 800a16a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a16c:	8852      	ldrh	r2, [r2, #2]
 800a16e:	3a01      	subs	r2, #1
 800a170:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Set the Autoreload value */
#ifndef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
  TIM2->PSC = st.exec_segment->prescaler;
#endif
  TIM2->EGR = TIM_PSCReloadMode_Immediate;
 800a172:	2380      	movs	r3, #128	; 0x80
 800a174:	05db      	lsls	r3, r3, #23
 800a176:	2201      	movs	r2, #1
 800a178:	829a      	strh	r2, [r3, #20]
  NVIC_EnableIRQ(TIM2_IRQn);
 800a17a:	200f      	movs	r0, #15
 800a17c:	f7ff ff8e 	bl	800a09c <NVIC_EnableIRQ>
#endif
}
 800a180:	46c0      	nop			; (mov r8, r8)
 800a182:	46bd      	mov	sp, r7
 800a184:	bdb0      	pop	{r4, r5, r7, pc}
 800a186:	46c0      	nop			; (mov r8, r8)
 800a188:	20000acc 	.word	0x20000acc
 800a18c:	20000514 	.word	0x20000514
 800a190:	200004e4 	.word	0x200004e4
 800a194:	20000010 	.word	0x20000010
 800a198:	000f4240 	.word	0x000f4240
 800a19c:	40000400 	.word	0x40000400

0800a1a0 <st_go_idle>:


// Stepper shutdown
void st_go_idle()
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b082      	sub	sp, #8
 800a1a4:	af00      	add	r7, sp, #0
#endif
#ifdef STM32F103C8
  NVIC_DisableIRQ(TIM2_IRQn);
#endif
#ifdef STM32F0DISCOVERY
  NVIC_DisableIRQ(TIM2_IRQn);
 800a1a6:	200f      	movs	r0, #15
 800a1a8:	f7ff ff8e 	bl	800a0c8 <NVIC_DisableIRQ>
#endif

  busy = false;
 800a1ac:	4b1f      	ldr	r3, [pc, #124]	; (800a22c <st_go_idle+0x8c>)
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	701a      	strb	r2, [r3, #0]

  // Set stepper driver idle state, disabled or enabled, depending on settings and circumstances.
  bool pin_state = false; // Keep enabled.
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	607b      	str	r3, [r7, #4]
  if (((settings.stepper_idle_lock_time != 0xff) || sys_rt_exec_alarm || sys.state == STATE_SLEEP) && sys.state != STATE_HOMING) {
 800a1b6:	4b1e      	ldr	r3, [pc, #120]	; (800a230 <st_go_idle+0x90>)
 800a1b8:	2233      	movs	r2, #51	; 0x33
 800a1ba:	5c9b      	ldrb	r3, [r3, r2]
 800a1bc:	2bff      	cmp	r3, #255	; 0xff
 800a1be:	d108      	bne.n	800a1d2 <st_go_idle+0x32>
 800a1c0:	4b1c      	ldr	r3, [pc, #112]	; (800a234 <st_go_idle+0x94>)
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d103      	bne.n	800a1d2 <st_go_idle+0x32>
 800a1ca:	4b1b      	ldr	r3, [pc, #108]	; (800a238 <st_go_idle+0x98>)
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	2b80      	cmp	r3, #128	; 0x80
 800a1d0:	d10c      	bne.n	800a1ec <st_go_idle+0x4c>
 800a1d2:	4b19      	ldr	r3, [pc, #100]	; (800a238 <st_go_idle+0x98>)
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	2b04      	cmp	r3, #4
 800a1d8:	d008      	beq.n	800a1ec <st_go_idle+0x4c>
    // Force stepper dwell to lock axes for a defined amount of time to ensure the axes come to a complete
    // stop and not drift from residual inertial forces at the end of the last movement.
    delay_ms(settings.stepper_idle_lock_time);
 800a1da:	4b15      	ldr	r3, [pc, #84]	; (800a230 <st_go_idle+0x90>)
 800a1dc:	2233      	movs	r2, #51	; 0x33
 800a1de:	5c9b      	ldrb	r3, [r3, r2]
 800a1e0:	b29b      	uxth	r3, r3
 800a1e2:	0018      	movs	r0, r3
 800a1e4:	f7fc faa2 	bl	800672c <delay_ms>
    pin_state = true; // Override. Disable steppers.
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	607b      	str	r3, [r7, #4]
  }
  if (bit_istrue(settings.flags,BITFLAG_INVERT_ST_ENABLE)) { pin_state = !pin_state; } // Apply pin invert.
 800a1ec:	4b10      	ldr	r3, [pc, #64]	; (800a230 <st_go_idle+0x90>)
 800a1ee:	2248      	movs	r2, #72	; 0x48
 800a1f0:	5c9b      	ldrb	r3, [r3, r2]
 800a1f2:	001a      	movs	r2, r3
 800a1f4:	2304      	movs	r3, #4
 800a1f6:	4013      	ands	r3, r2
 800a1f8:	d004      	beq.n	800a204 <st_go_idle+0x64>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	425a      	negs	r2, r3
 800a1fe:	4153      	adcs	r3, r2
 800a200:	b2db      	uxtb	r3, r3
 800a202:	607b      	str	r3, [r7, #4]
  if (pin_state) 
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d006      	beq.n	800a218 <st_go_idle+0x78>
  { 
	  SetStepperDisableBit();
 800a20a:	2390      	movs	r3, #144	; 0x90
 800a20c:	05db      	lsls	r3, r3, #23
 800a20e:	2180      	movs	r1, #128	; 0x80
 800a210:	0018      	movs	r0, r3
 800a212:	f7f8 fc98 	bl	8002b46 <GPIO_SetBits>
  }
  else 
  { 
	  ResetStepperDisableBit();
  }
}
 800a216:	e005      	b.n	800a224 <st_go_idle+0x84>
	  ResetStepperDisableBit();
 800a218:	2390      	movs	r3, #144	; 0x90
 800a21a:	05db      	lsls	r3, r3, #23
 800a21c:	2180      	movs	r1, #128	; 0x80
 800a21e:	0018      	movs	r0, r3
 800a220:	f7f8 fca0 	bl	8002b64 <GPIO_ResetBits>
}
 800a224:	46c0      	nop			; (mov r8, r8)
 800a226:	46bd      	mov	sp, r7
 800a228:	b002      	add	sp, #8
 800a22a:	bd80      	pop	{r7, pc}
 800a22c:	20000518 	.word	0x20000518
 800a230:	20000acc 	.word	0x20000acc
 800a234:	20000b5c 	.word	0x20000b5c
 800a238:	20000b2c 	.word	0x20000b2c

0800a23c <TIM2_IRQHandler>:
ISR(TIMER1_COMPA_vect)
#endif
#ifdef WIN32
void Timer1Proc()
#endif
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
	{
		return;
	}
#endif
#ifdef STM32F0DISCOVERY
	if ((TIM2->SR & 0x0001) != 0)                  // check interrupt source
 800a242:	2380      	movs	r3, #128	; 0x80
 800a244:	05db      	lsls	r3, r3, #23
 800a246:	8a1b      	ldrh	r3, [r3, #16]
 800a248:	b29b      	uxth	r3, r3
 800a24a:	001a      	movs	r2, r3
 800a24c:	2301      	movs	r3, #1
 800a24e:	4013      	ands	r3, r2
 800a250:	d100      	bne.n	800a254 <TIM2_IRQHandler+0x18>
 800a252:	e19d      	b.n	800a590 <TIM2_IRQHandler+0x354>
	{
		TIM2->SR &= ~(1 << 0);                          // clear UIF flag
 800a254:	2380      	movs	r3, #128	; 0x80
 800a256:	05db      	lsls	r3, r3, #23
 800a258:	2280      	movs	r2, #128	; 0x80
 800a25a:	05d2      	lsls	r2, r2, #23
 800a25c:	8a12      	ldrh	r2, [r2, #16]
 800a25e:	b292      	uxth	r2, r2
 800a260:	2101      	movs	r1, #1
 800a262:	438a      	bics	r2, r1
 800a264:	b292      	uxth	r2, r2
 800a266:	821a      	strh	r2, [r3, #16]
		TIM2->CNT = 0;
 800a268:	2380      	movs	r3, #128	; 0x80
 800a26a:	05db      	lsls	r3, r3, #23
 800a26c:	2200      	movs	r2, #0
 800a26e:	625a      	str	r2, [r3, #36]	; 0x24
	{
		return;
	}
#endif

  if (busy) { return; } // The busy-flag is used to avoid reentering this interrupt
 800a270:	4bca      	ldr	r3, [pc, #808]	; (800a59c <TIM2_IRQHandler+0x360>)
 800a272:	781b      	ldrb	r3, [r3, #0]
 800a274:	b2db      	uxtb	r3, r3
 800a276:	2b00      	cmp	r3, #0
 800a278:	d000      	beq.n	800a27c <TIM2_IRQHandler+0x40>
 800a27a:	e18b      	b.n	800a594 <TIM2_IRQHandler+0x358>
#ifdef STM32F103C8
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (st.dir_outbits & DIRECTION_MASK));
  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
#endif
#ifdef STM32F0DISCOVERY
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (st.dir_outbits & DIRECTION_MASK));
 800a27c:	2390      	movs	r3, #144	; 0x90
 800a27e:	05db      	lsls	r3, r3, #23
 800a280:	0018      	movs	r0, r3
 800a282:	f7f8 fc55 	bl	8002b30 <GPIO_ReadOutputData>
 800a286:	0003      	movs	r3, r0
 800a288:	b21b      	sxth	r3, r3
 800a28a:	2270      	movs	r2, #112	; 0x70
 800a28c:	4393      	bics	r3, r2
 800a28e:	b21a      	sxth	r2, r3
 800a290:	4bc3      	ldr	r3, [pc, #780]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a292:	8a1b      	ldrh	r3, [r3, #16]
 800a294:	b21b      	sxth	r3, r3
 800a296:	2170      	movs	r1, #112	; 0x70
 800a298:	400b      	ands	r3, r1
 800a29a:	b21b      	sxth	r3, r3
 800a29c:	4313      	orrs	r3, r2
 800a29e:	b21b      	sxth	r3, r3
 800a2a0:	b29a      	uxth	r2, r3
 800a2a2:	2390      	movs	r3, #144	; 0x90
 800a2a4:	05db      	lsls	r3, r3, #23
 800a2a6:	0011      	movs	r1, r2
 800a2a8:	0018      	movs	r0, r3
 800a2aa:	f7f8 fc87 	bl	8002bbc <GPIO_Write>
  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 800a2ae:	4bbd      	ldr	r3, [pc, #756]	; (800a5a4 <TIM2_IRQHandler+0x368>)
 800a2b0:	2101      	movs	r1, #1
 800a2b2:	0018      	movs	r0, r3
 800a2b4:	f7f9 f92b 	bl	800350e <TIM_ClearITPendingBit>
#endif
#ifdef STM32F103C8
	GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | st.step_outbits);
#endif
#ifdef STM32F0DISCOVERY
	GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | st.step_outbits);
 800a2b8:	2390      	movs	r3, #144	; 0x90
 800a2ba:	05db      	lsls	r3, r3, #23
 800a2bc:	0018      	movs	r0, r3
 800a2be:	f7f8 fc37 	bl	8002b30 <GPIO_ReadOutputData>
 800a2c2:	0003      	movs	r3, r0
 800a2c4:	b21b      	sxth	r3, r3
 800a2c6:	220e      	movs	r2, #14
 800a2c8:	4393      	bics	r3, r2
 800a2ca:	b21a      	sxth	r2, r3
 800a2cc:	4bb4      	ldr	r3, [pc, #720]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a2ce:	89db      	ldrh	r3, [r3, #14]
 800a2d0:	b21b      	sxth	r3, r3
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	b21b      	sxth	r3, r3
 800a2d6:	b29a      	uxth	r2, r3
 800a2d8:	2390      	movs	r3, #144	; 0x90
 800a2da:	05db      	lsls	r3, r3, #23
 800a2dc:	0011      	movs	r1, r2
 800a2de:	0018      	movs	r0, r3
 800a2e0:	f7f8 fc6c 	bl	8002bbc <GPIO_Write>
#endif
#ifdef STM32F103C8
  NVIC_EnableIRQ(TIM3_IRQn);
#endif
#ifdef STM32F0DISCOVERY
  NVIC_EnableIRQ(TIM3_IRQn);
 800a2e4:	2010      	movs	r0, #16
 800a2e6:	f7ff fed9 	bl	800a09c <NVIC_EnableIRQ>
#endif

  busy = true;
 800a2ea:	4bac      	ldr	r3, [pc, #688]	; (800a59c <TIM2_IRQHandler+0x360>)
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	701a      	strb	r2, [r3, #0]
  sei(); // Re-enable interrupts to allow Stepper Port Reset Interrupt to fire on-time.
         // NOTE: The remaining code in this ISR will finish before returning to main program.
#endif

  // If there is no step segment, attempt to pop one from the stepper buffer
  if (st.exec_segment == NULL) {
 800a2f0:	4bab      	ldr	r3, [pc, #684]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a2f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d000      	beq.n	800a2fa <TIM2_IRQHandler+0xbe>
 800a2f8:	e07c      	b.n	800a3f4 <TIM2_IRQHandler+0x1b8>
    // Anything in the buffer? If so, load and initialize next step segment.
    if (segment_buffer_head != segment_buffer_tail) {
 800a2fa:	4bab      	ldr	r3, [pc, #684]	; (800a5a8 <TIM2_IRQHandler+0x36c>)
 800a2fc:	781a      	ldrb	r2, [r3, #0]
 800a2fe:	4bab      	ldr	r3, [pc, #684]	; (800a5ac <TIM2_IRQHandler+0x370>)
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	b2db      	uxtb	r3, r3
 800a304:	429a      	cmp	r2, r3
 800a306:	d067      	beq.n	800a3d8 <TIM2_IRQHandler+0x19c>
      // Initialize new step segment and load number of steps to execute
      st.exec_segment = &segment_buffer[segment_buffer_tail];
 800a308:	4ba8      	ldr	r3, [pc, #672]	; (800a5ac <TIM2_IRQHandler+0x370>)
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	b2db      	uxtb	r3, r3
 800a30e:	00da      	lsls	r2, r3, #3
 800a310:	4ba7      	ldr	r3, [pc, #668]	; (800a5b0 <TIM2_IRQHandler+0x374>)
 800a312:	18d2      	adds	r2, r2, r3
 800a314:	4ba2      	ldr	r3, [pc, #648]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a316:	629a      	str	r2, [r3, #40]	; 0x28
#ifndef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING        
	  TIM2->PSC = st.exec_segment->prescaler;
#endif
#endif
#ifdef STM32F0DISCOVERY
	  TIM2->ARR = st.exec_segment->cycles_per_tick - 1;
 800a318:	2380      	movs	r3, #128	; 0x80
 800a31a:	05db      	lsls	r3, r3, #23
 800a31c:	4aa0      	ldr	r2, [pc, #640]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a31e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a320:	8852      	ldrh	r2, [r2, #2]
 800a322:	3a01      	subs	r2, #1
 800a324:	62da      	str	r2, [r3, #44]	; 0x2c
	  /* Set the Autoreload value */
#ifndef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
	  TIM2->PSC = st.exec_segment->prescaler;
#endif
#endif
      st.step_count = st.exec_segment->n_step; // NOTE: Can sometimes be zero when moving slow.
 800a326:	4b9e      	ldr	r3, [pc, #632]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a32a:	881a      	ldrh	r2, [r3, #0]
 800a32c:	4b9c      	ldr	r3, [pc, #624]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a32e:	841a      	strh	r2, [r3, #32]
      // If the new segment starts a new planner block, initialize stepper variables and counters.
      // NOTE: When the segment data index changes, this indicates a new planner block.
      if ( st.exec_block_index != st.exec_segment->st_block_index ) {
 800a330:	4b9b      	ldr	r3, [pc, #620]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a332:	2222      	movs	r2, #34	; 0x22
 800a334:	5c9a      	ldrb	r2, [r3, r2]
 800a336:	4b9a      	ldr	r3, [pc, #616]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a33a:	791b      	ldrb	r3, [r3, #4]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d01f      	beq.n	800a380 <TIM2_IRQHandler+0x144>
        st.exec_block_index = st.exec_segment->st_block_index;
 800a340:	4b97      	ldr	r3, [pc, #604]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a344:	7919      	ldrb	r1, [r3, #4]
 800a346:	4b96      	ldr	r3, [pc, #600]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a348:	2222      	movs	r2, #34	; 0x22
 800a34a:	5499      	strb	r1, [r3, r2]
        st.exec_block = &st_block_buffer[st.exec_block_index];
 800a34c:	4b94      	ldr	r3, [pc, #592]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a34e:	2222      	movs	r2, #34	; 0x22
 800a350:	5c9b      	ldrb	r3, [r3, r2]
 800a352:	001a      	movs	r2, r3
 800a354:	0013      	movs	r3, r2
 800a356:	009b      	lsls	r3, r3, #2
 800a358:	189b      	adds	r3, r3, r2
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	4a95      	ldr	r2, [pc, #596]	; (800a5b4 <TIM2_IRQHandler+0x378>)
 800a35e:	189a      	adds	r2, r3, r2
 800a360:	4b8f      	ldr	r3, [pc, #572]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a362:	625a      	str	r2, [r3, #36]	; 0x24

        // Initialize Bresenham line and distance counters
        st.counter_x = st.counter_y = st.counter_z = (st.exec_block->step_event_count >> 1);
 800a364:	4b8e      	ldr	r3, [pc, #568]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a368:	68db      	ldr	r3, [r3, #12]
 800a36a:	085a      	lsrs	r2, r3, #1
 800a36c:	4b8c      	ldr	r3, [pc, #560]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a36e:	609a      	str	r2, [r3, #8]
 800a370:	4b8b      	ldr	r3, [pc, #556]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a372:	689a      	ldr	r2, [r3, #8]
 800a374:	4b8a      	ldr	r3, [pc, #552]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a376:	605a      	str	r2, [r3, #4]
 800a378:	4b89      	ldr	r3, [pc, #548]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a37a:	685a      	ldr	r2, [r3, #4]
 800a37c:	4b88      	ldr	r3, [pc, #544]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a37e:	601a      	str	r2, [r3, #0]
      }
      st.dir_outbits = st.exec_block->direction_bits ^ dir_port_invert_mask;
 800a380:	4b87      	ldr	r3, [pc, #540]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a384:	7c1b      	ldrb	r3, [r3, #16]
 800a386:	b29a      	uxth	r2, r3
 800a388:	4b8b      	ldr	r3, [pc, #556]	; (800a5b8 <TIM2_IRQHandler+0x37c>)
 800a38a:	881b      	ldrh	r3, [r3, #0]
 800a38c:	4053      	eors	r3, r2
 800a38e:	b29a      	uxth	r2, r3
 800a390:	4b83      	ldr	r3, [pc, #524]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a392:	821a      	strh	r2, [r3, #16]

      #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
        // With AMASS enabled, adjust Bresenham axis increment counters according to AMASS level.
        st.steps[X_AXIS] = st.exec_block->steps[X_AXIS] >> st.exec_segment->amass_level;
 800a394:	4b82      	ldr	r3, [pc, #520]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a398:	681a      	ldr	r2, [r3, #0]
 800a39a:	4b81      	ldr	r3, [pc, #516]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a39c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a39e:	795b      	ldrb	r3, [r3, #5]
 800a3a0:	40da      	lsrs	r2, r3
 800a3a2:	4b7f      	ldr	r3, [pc, #508]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3a4:	615a      	str	r2, [r3, #20]
        st.steps[Y_AXIS] = st.exec_block->steps[Y_AXIS] >> st.exec_segment->amass_level;
 800a3a6:	4b7e      	ldr	r3, [pc, #504]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3aa:	685a      	ldr	r2, [r3, #4]
 800a3ac:	4b7c      	ldr	r3, [pc, #496]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3b0:	795b      	ldrb	r3, [r3, #5]
 800a3b2:	40da      	lsrs	r2, r3
 800a3b4:	4b7a      	ldr	r3, [pc, #488]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3b6:	619a      	str	r2, [r3, #24]
        st.steps[Z_AXIS] = st.exec_block->steps[Z_AXIS] >> st.exec_segment->amass_level;
 800a3b8:	4b79      	ldr	r3, [pc, #484]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3bc:	689a      	ldr	r2, [r3, #8]
 800a3be:	4b78      	ldr	r3, [pc, #480]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3c2:	795b      	ldrb	r3, [r3, #5]
 800a3c4:	40da      	lsrs	r2, r3
 800a3c6:	4b76      	ldr	r3, [pc, #472]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3c8:	61da      	str	r2, [r3, #28]
      #endif

      #ifdef VARIABLE_SPINDLE
        // Set real-time spindle output as segment is loaded, just prior to the first step.
        spindle_set_speed(st.exec_segment->spindle_pwm);
 800a3ca:	4b75      	ldr	r3, [pc, #468]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ce:	799b      	ldrb	r3, [r3, #6]
 800a3d0:	0018      	movs	r0, r3
 800a3d2:	f7ff fd5f 	bl	8009e94 <spindle_set_speed>
 800a3d6:	e00d      	b.n	800a3f4 <TIM2_IRQHandler+0x1b8>
      #endif

    } else {
      // Segment buffer empty. Shutdown.
      st_go_idle();
 800a3d8:	f7ff fee2 	bl	800a1a0 <st_go_idle>
      // Ensure pwm is set properly upon completion of rate-controlled motion.
      #ifdef VARIABLE_SPINDLE
      if (st.exec_block->is_pwm_rate_adjusted) { spindle_set_speed(SPINDLE_PWM_OFF_VALUE); }
 800a3dc:	4b70      	ldr	r3, [pc, #448]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a3de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e0:	7c5b      	ldrb	r3, [r3, #17]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d002      	beq.n	800a3ec <TIM2_IRQHandler+0x1b0>
 800a3e6:	2000      	movs	r0, #0
 800a3e8:	f7ff fd54 	bl	8009e94 <spindle_set_speed>
      #endif
      system_set_exec_state_flag(EXEC_CYCLE_STOP); // Flag main program for cycle end
 800a3ec:	2004      	movs	r0, #4
 800a3ee:	f001 fcf7 	bl	800bde0 <system_set_exec_state_flag>
      return; // Nothing to do but exit.
 800a3f2:	e0d0      	b.n	800a596 <TIM2_IRQHandler+0x35a>
    }
  }


  // Check probing state.
  if (sys_probe_state == PROBE_ACTIVE) { probe_state_monitor(); }
 800a3f4:	4b71      	ldr	r3, [pc, #452]	; (800a5bc <TIM2_IRQHandler+0x380>)
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	b2db      	uxtb	r3, r3
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	d101      	bne.n	800a402 <TIM2_IRQHandler+0x1c6>
 800a3fe:	f7fd fa93 	bl	8007928 <probe_state_monitor>

  // Reset step out bits.
  st.step_outbits = 0;
 800a402:	4b67      	ldr	r3, [pc, #412]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a404:	2200      	movs	r2, #0
 800a406:	81da      	strh	r2, [r3, #14]

  // Execute step displacement profile by Bresenham line algorithm
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_x += st.steps[X_AXIS];
 800a408:	4b65      	ldr	r3, [pc, #404]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	4b64      	ldr	r3, [pc, #400]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a40e:	695b      	ldr	r3, [r3, #20]
 800a410:	18d2      	adds	r2, r2, r3
 800a412:	4b63      	ldr	r3, [pc, #396]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a414:	601a      	str	r2, [r3, #0]
  #else
    st.counter_x += st.exec_block->steps[X_AXIS];
  #endif
  if (st.counter_x > st.exec_block->step_event_count) {
 800a416:	4b62      	ldr	r3, [pc, #392]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	4b61      	ldr	r3, [pc, #388]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a41c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	429a      	cmp	r2, r3
 800a422:	d920      	bls.n	800a466 <TIM2_IRQHandler+0x22a>
    st.step_outbits |= (1<<X_STEP_BIT);
 800a424:	4b5e      	ldr	r3, [pc, #376]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a426:	89db      	ldrh	r3, [r3, #14]
 800a428:	2202      	movs	r2, #2
 800a42a:	4313      	orrs	r3, r2
 800a42c:	b29a      	uxth	r2, r3
 800a42e:	4b5c      	ldr	r3, [pc, #368]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a430:	81da      	strh	r2, [r3, #14]
    st.counter_x -= st.exec_block->step_event_count;
 800a432:	4b5b      	ldr	r3, [pc, #364]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a434:	681a      	ldr	r2, [r3, #0]
 800a436:	4b5a      	ldr	r3, [pc, #360]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a43a:	68db      	ldr	r3, [r3, #12]
 800a43c:	1ad2      	subs	r2, r2, r3
 800a43e:	4b58      	ldr	r3, [pc, #352]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a440:	601a      	str	r2, [r3, #0]
    if (st.exec_block->direction_bits & (1<<X_DIRECTION_BIT)) { sys_position[X_AXIS]--; }
 800a442:	4b57      	ldr	r3, [pc, #348]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a446:	7c1b      	ldrb	r3, [r3, #16]
 800a448:	001a      	movs	r2, r3
 800a44a:	2310      	movs	r3, #16
 800a44c:	4013      	ands	r3, r2
 800a44e:	d005      	beq.n	800a45c <TIM2_IRQHandler+0x220>
 800a450:	4b5b      	ldr	r3, [pc, #364]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	1e5a      	subs	r2, r3, #1
 800a456:	4b5a      	ldr	r3, [pc, #360]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a458:	601a      	str	r2, [r3, #0]
 800a45a:	e004      	b.n	800a466 <TIM2_IRQHandler+0x22a>
    else { sys_position[X_AXIS]++; }
 800a45c:	4b58      	ldr	r3, [pc, #352]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	1c5a      	adds	r2, r3, #1
 800a462:	4b57      	ldr	r3, [pc, #348]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a464:	601a      	str	r2, [r3, #0]
  }
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_y += st.steps[Y_AXIS];
 800a466:	4b4e      	ldr	r3, [pc, #312]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a468:	685a      	ldr	r2, [r3, #4]
 800a46a:	4b4d      	ldr	r3, [pc, #308]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a46c:	699b      	ldr	r3, [r3, #24]
 800a46e:	18d2      	adds	r2, r2, r3
 800a470:	4b4b      	ldr	r3, [pc, #300]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a472:	605a      	str	r2, [r3, #4]
  #else
    st.counter_y += st.exec_block->steps[Y_AXIS];
  #endif
  if (st.counter_y > st.exec_block->step_event_count) {
 800a474:	4b4a      	ldr	r3, [pc, #296]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a476:	685a      	ldr	r2, [r3, #4]
 800a478:	4b49      	ldr	r3, [pc, #292]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a47a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	429a      	cmp	r2, r3
 800a480:	d920      	bls.n	800a4c4 <TIM2_IRQHandler+0x288>
    st.step_outbits |= (1<<Y_STEP_BIT);
 800a482:	4b47      	ldr	r3, [pc, #284]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a484:	89db      	ldrh	r3, [r3, #14]
 800a486:	2204      	movs	r2, #4
 800a488:	4313      	orrs	r3, r2
 800a48a:	b29a      	uxth	r2, r3
 800a48c:	4b44      	ldr	r3, [pc, #272]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a48e:	81da      	strh	r2, [r3, #14]
    st.counter_y -= st.exec_block->step_event_count;
 800a490:	4b43      	ldr	r3, [pc, #268]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a492:	685a      	ldr	r2, [r3, #4]
 800a494:	4b42      	ldr	r3, [pc, #264]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a498:	68db      	ldr	r3, [r3, #12]
 800a49a:	1ad2      	subs	r2, r2, r3
 800a49c:	4b40      	ldr	r3, [pc, #256]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a49e:	605a      	str	r2, [r3, #4]
    if (st.exec_block->direction_bits & (1<<Y_DIRECTION_BIT)) { sys_position[Y_AXIS]--; }
 800a4a0:	4b3f      	ldr	r3, [pc, #252]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a4:	7c1b      	ldrb	r3, [r3, #16]
 800a4a6:	001a      	movs	r2, r3
 800a4a8:	2320      	movs	r3, #32
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	d005      	beq.n	800a4ba <TIM2_IRQHandler+0x27e>
 800a4ae:	4b44      	ldr	r3, [pc, #272]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	1e5a      	subs	r2, r3, #1
 800a4b4:	4b42      	ldr	r3, [pc, #264]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a4b6:	605a      	str	r2, [r3, #4]
 800a4b8:	e004      	b.n	800a4c4 <TIM2_IRQHandler+0x288>
    else { sys_position[Y_AXIS]++; }
 800a4ba:	4b41      	ldr	r3, [pc, #260]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a4bc:	685b      	ldr	r3, [r3, #4]
 800a4be:	1c5a      	adds	r2, r3, #1
 800a4c0:	4b3f      	ldr	r3, [pc, #252]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a4c2:	605a      	str	r2, [r3, #4]
  }
  #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
    st.counter_z += st.steps[Z_AXIS];
 800a4c4:	4b36      	ldr	r3, [pc, #216]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4c6:	689a      	ldr	r2, [r3, #8]
 800a4c8:	4b35      	ldr	r3, [pc, #212]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4ca:	69db      	ldr	r3, [r3, #28]
 800a4cc:	18d2      	adds	r2, r2, r3
 800a4ce:	4b34      	ldr	r3, [pc, #208]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4d0:	609a      	str	r2, [r3, #8]
  #else
    st.counter_z += st.exec_block->steps[Z_AXIS];
  #endif
  if (st.counter_z > st.exec_block->step_event_count) {
 800a4d2:	4b33      	ldr	r3, [pc, #204]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4d4:	689a      	ldr	r2, [r3, #8]
 800a4d6:	4b32      	ldr	r3, [pc, #200]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4da:	68db      	ldr	r3, [r3, #12]
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d920      	bls.n	800a522 <TIM2_IRQHandler+0x2e6>
    st.step_outbits |= (1<<Z_STEP_BIT);
 800a4e0:	4b2f      	ldr	r3, [pc, #188]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4e2:	89db      	ldrh	r3, [r3, #14]
 800a4e4:	2208      	movs	r2, #8
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	b29a      	uxth	r2, r3
 800a4ea:	4b2d      	ldr	r3, [pc, #180]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4ec:	81da      	strh	r2, [r3, #14]
    st.counter_z -= st.exec_block->step_event_count;
 800a4ee:	4b2c      	ldr	r3, [pc, #176]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4f0:	689a      	ldr	r2, [r3, #8]
 800a4f2:	4b2b      	ldr	r3, [pc, #172]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	1ad2      	subs	r2, r2, r3
 800a4fa:	4b29      	ldr	r3, [pc, #164]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a4fc:	609a      	str	r2, [r3, #8]
    if (st.exec_block->direction_bits & (1<<Z_DIRECTION_BIT)) { sys_position[Z_AXIS]--; }
 800a4fe:	4b28      	ldr	r3, [pc, #160]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a502:	7c1b      	ldrb	r3, [r3, #16]
 800a504:	001a      	movs	r2, r3
 800a506:	2340      	movs	r3, #64	; 0x40
 800a508:	4013      	ands	r3, r2
 800a50a:	d005      	beq.n	800a518 <TIM2_IRQHandler+0x2dc>
 800a50c:	4b2c      	ldr	r3, [pc, #176]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a50e:	689b      	ldr	r3, [r3, #8]
 800a510:	1e5a      	subs	r2, r3, #1
 800a512:	4b2b      	ldr	r3, [pc, #172]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a514:	609a      	str	r2, [r3, #8]
 800a516:	e004      	b.n	800a522 <TIM2_IRQHandler+0x2e6>
    else { sys_position[Z_AXIS]++; }
 800a518:	4b29      	ldr	r3, [pc, #164]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	1c5a      	adds	r2, r3, #1
 800a51e:	4b28      	ldr	r3, [pc, #160]	; (800a5c0 <TIM2_IRQHandler+0x384>)
 800a520:	609a      	str	r2, [r3, #8]
  }

  // During a homing cycle, lock out and prevent desired axes from moving.
  if (sys.state == STATE_HOMING) { st.step_outbits &= sys.homing_axis_lock; }
 800a522:	4b28      	ldr	r3, [pc, #160]	; (800a5c4 <TIM2_IRQHandler+0x388>)
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	2b04      	cmp	r3, #4
 800a528:	d108      	bne.n	800a53c <TIM2_IRQHandler+0x300>
 800a52a:	4b1d      	ldr	r3, [pc, #116]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a52c:	89db      	ldrh	r3, [r3, #14]
 800a52e:	4a25      	ldr	r2, [pc, #148]	; (800a5c4 <TIM2_IRQHandler+0x388>)
 800a530:	7992      	ldrb	r2, [r2, #6]
 800a532:	b292      	uxth	r2, r2
 800a534:	4013      	ands	r3, r2
 800a536:	b29a      	uxth	r2, r3
 800a538:	4b19      	ldr	r3, [pc, #100]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a53a:	81da      	strh	r2, [r3, #14]

  st.step_count--; // Decrement step events count
 800a53c:	4b18      	ldr	r3, [pc, #96]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a53e:	8c1b      	ldrh	r3, [r3, #32]
 800a540:	3b01      	subs	r3, #1
 800a542:	b29a      	uxth	r2, r3
 800a544:	4b16      	ldr	r3, [pc, #88]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a546:	841a      	strh	r2, [r3, #32]
  if (st.step_count == 0) {
 800a548:	4b15      	ldr	r3, [pc, #84]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a54a:	8c1b      	ldrh	r3, [r3, #32]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d113      	bne.n	800a578 <TIM2_IRQHandler+0x33c>
    // Segment is complete. Discard current segment and advance segment indexing.
    st.exec_segment = NULL;
 800a550:	4b13      	ldr	r3, [pc, #76]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a552:	2200      	movs	r2, #0
 800a554:	629a      	str	r2, [r3, #40]	; 0x28
#ifndef WIN32
	uint8_t segment_tail_next = segment_buffer_tail + 1;
 800a556:	4b15      	ldr	r3, [pc, #84]	; (800a5ac <TIM2_IRQHandler+0x370>)
 800a558:	781b      	ldrb	r3, [r3, #0]
 800a55a:	b2da      	uxtb	r2, r3
 800a55c:	1dfb      	adds	r3, r7, #7
 800a55e:	3201      	adds	r2, #1
 800a560:	701a      	strb	r2, [r3, #0]
	if (segment_tail_next == SEGMENT_BUFFER_SIZE)
 800a562:	1dfb      	adds	r3, r7, #7
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	2b06      	cmp	r3, #6
 800a568:	d102      	bne.n	800a570 <TIM2_IRQHandler+0x334>
		segment_tail_next = 0;
 800a56a:	1dfb      	adds	r3, r7, #7
 800a56c:	2200      	movs	r2, #0
 800a56e:	701a      	strb	r2, [r3, #0]
	segment_buffer_tail = segment_tail_next;
 800a570:	4b0e      	ldr	r3, [pc, #56]	; (800a5ac <TIM2_IRQHandler+0x370>)
 800a572:	1dfa      	adds	r2, r7, #7
 800a574:	7812      	ldrb	r2, [r2, #0]
 800a576:	701a      	strb	r2, [r3, #0]
		segment_buffer_tail = 0; 
	}
#endif
  }

  st.step_outbits ^= step_port_invert_mask;  // Apply step port invert mask
 800a578:	4b09      	ldr	r3, [pc, #36]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a57a:	89da      	ldrh	r2, [r3, #14]
 800a57c:	4b12      	ldr	r3, [pc, #72]	; (800a5c8 <TIM2_IRQHandler+0x38c>)
 800a57e:	881b      	ldrh	r3, [r3, #0]
 800a580:	4053      	eors	r3, r2
 800a582:	b29a      	uxth	r2, r3
 800a584:	4b06      	ldr	r3, [pc, #24]	; (800a5a0 <TIM2_IRQHandler+0x364>)
 800a586:	81da      	strh	r2, [r3, #14]
  busy = false;
 800a588:	4b04      	ldr	r3, [pc, #16]	; (800a59c <TIM2_IRQHandler+0x360>)
 800a58a:	2200      	movs	r2, #0
 800a58c:	701a      	strb	r2, [r3, #0]
 800a58e:	e002      	b.n	800a596 <TIM2_IRQHandler+0x35a>
		return;
 800a590:	46c0      	nop			; (mov r8, r8)
 800a592:	e000      	b.n	800a596 <TIM2_IRQHandler+0x35a>
  if (busy) { return; } // The busy-flag is used to avoid reentering this interrupt
 800a594:	46c0      	nop			; (mov r8, r8)
}
 800a596:	46bd      	mov	sp, r7
 800a598:	b002      	add	sp, #8
 800a59a:	bd80      	pop	{r7, pc}
 800a59c:	20000518 	.word	0x20000518
 800a5a0:	200004e4 	.word	0x200004e4
 800a5a4:	40000400 	.word	0x40000400
 800a5a8:	20000511 	.word	0x20000511
 800a5ac:	20000510 	.word	0x20000510
 800a5b0:	200004b4 	.word	0x200004b4
 800a5b4:	20000450 	.word	0x20000450
 800a5b8:	20000516 	.word	0x20000516
 800a5bc:	20000b42 	.word	0x20000b42
 800a5c0:	20000b50 	.word	0x20000b50
 800a5c4:	20000b2c 	.word	0x20000b2c
 800a5c8:	20000514 	.word	0x20000514

0800a5cc <TIM3_IRQHandler>:
ISR(TIMER0_OVF_vect)
#endif
#ifdef WIN32
void Timer0Proc()
#endif
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	af00      	add	r7, sp, #0
		NVIC_DisableIRQ(TIM3_IRQn);
		GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
	}
#endif
#ifdef STM32F0DISCOVERY
	if ((TIM3->SR & 0x0001) != 0)                  // check interrupt source
 800a5d0:	4b18      	ldr	r3, [pc, #96]	; (800a634 <TIM3_IRQHandler+0x68>)
 800a5d2:	8a1b      	ldrh	r3, [r3, #16]
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	001a      	movs	r2, r3
 800a5d8:	2301      	movs	r3, #1
 800a5da:	4013      	ands	r3, r2
 800a5dc:	d026      	beq.n	800a62c <TIM3_IRQHandler+0x60>
	{
		TIM3->SR &= ~(1<<0);                          // clear UIF flag
 800a5de:	4a15      	ldr	r2, [pc, #84]	; (800a634 <TIM3_IRQHandler+0x68>)
 800a5e0:	4b14      	ldr	r3, [pc, #80]	; (800a634 <TIM3_IRQHandler+0x68>)
 800a5e2:	8a1b      	ldrh	r3, [r3, #16]
 800a5e4:	b29b      	uxth	r3, r3
 800a5e6:	2101      	movs	r1, #1
 800a5e8:	438b      	bics	r3, r1
 800a5ea:	b29b      	uxth	r3, r3
 800a5ec:	8213      	strh	r3, [r2, #16]
		TIM3->CNT = 0;
 800a5ee:	4b11      	ldr	r3, [pc, #68]	; (800a634 <TIM3_IRQHandler+0x68>)
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	625a      	str	r2, [r3, #36]	; 0x24
		NVIC_DisableIRQ(TIM3_IRQn);
 800a5f4:	2010      	movs	r0, #16
 800a5f6:	f7ff fd67 	bl	800a0c8 <NVIC_DisableIRQ>
		GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 800a5fa:	2390      	movs	r3, #144	; 0x90
 800a5fc:	05db      	lsls	r3, r3, #23
 800a5fe:	0018      	movs	r0, r3
 800a600:	f7f8 fa96 	bl	8002b30 <GPIO_ReadOutputData>
 800a604:	0003      	movs	r3, r0
 800a606:	b21b      	sxth	r3, r3
 800a608:	220e      	movs	r2, #14
 800a60a:	4393      	bics	r3, r2
 800a60c:	b21a      	sxth	r2, r3
 800a60e:	4b0a      	ldr	r3, [pc, #40]	; (800a638 <TIM3_IRQHandler+0x6c>)
 800a610:	881b      	ldrh	r3, [r3, #0]
 800a612:	b21b      	sxth	r3, r3
 800a614:	210e      	movs	r1, #14
 800a616:	400b      	ands	r3, r1
 800a618:	b21b      	sxth	r3, r3
 800a61a:	4313      	orrs	r3, r2
 800a61c:	b21b      	sxth	r3, r3
 800a61e:	b29a      	uxth	r2, r3
 800a620:	2390      	movs	r3, #144	; 0x90
 800a622:	05db      	lsls	r3, r3, #23
 800a624:	0011      	movs	r1, r2
 800a626:	0018      	movs	r0, r3
 800a628:	f7f8 fac8 	bl	8002bbc <GPIO_Write>
  TCCR0B = 0; // Disable Timer0 to prevent re-entering this interrupt when it's not needed.
#endif
#ifdef WIN32
  nTimer0Out = 0;
#endif
}
 800a62c:	46c0      	nop			; (mov r8, r8)
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	46c0      	nop			; (mov r8, r8)
 800a634:	40000400 	.word	0x40000400
 800a638:	20000514 	.word	0x20000514

0800a63c <st_generate_step_dir_invert_masks>:
#endif


// Generates the step and direction port invert masks used in the Stepper Interrupt Driver.
void st_generate_step_dir_invert_masks()
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
  uint8_t idx;
  step_port_invert_mask = 0;
 800a642:	4b21      	ldr	r3, [pc, #132]	; (800a6c8 <st_generate_step_dir_invert_masks+0x8c>)
 800a644:	2200      	movs	r2, #0
 800a646:	801a      	strh	r2, [r3, #0]
  dir_port_invert_mask = 0;
 800a648:	4b20      	ldr	r3, [pc, #128]	; (800a6cc <st_generate_step_dir_invert_masks+0x90>)
 800a64a:	2200      	movs	r2, #0
 800a64c:	801a      	strh	r2, [r3, #0]
  for (idx=0; idx<N_AXIS; idx++) {
 800a64e:	1dfb      	adds	r3, r7, #7
 800a650:	2200      	movs	r2, #0
 800a652:	701a      	strb	r2, [r3, #0]
 800a654:	e030      	b.n	800a6b8 <st_generate_step_dir_invert_masks+0x7c>
    if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 800a656:	4b1e      	ldr	r3, [pc, #120]	; (800a6d0 <st_generate_step_dir_invert_masks+0x94>)
 800a658:	2231      	movs	r2, #49	; 0x31
 800a65a:	5c9b      	ldrb	r3, [r3, r2]
 800a65c:	001a      	movs	r2, r3
 800a65e:	1dfb      	adds	r3, r7, #7
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	411a      	asrs	r2, r3
 800a664:	0013      	movs	r3, r2
 800a666:	2201      	movs	r2, #1
 800a668:	4013      	ands	r3, r2
 800a66a:	d00a      	beq.n	800a682 <st_generate_step_dir_invert_masks+0x46>
 800a66c:	1dfb      	adds	r3, r7, #7
 800a66e:	781a      	ldrb	r2, [r3, #0]
 800a670:	4b18      	ldr	r3, [pc, #96]	; (800a6d4 <st_generate_step_dir_invert_masks+0x98>)
 800a672:	0052      	lsls	r2, r2, #1
 800a674:	5ad2      	ldrh	r2, [r2, r3]
 800a676:	4b14      	ldr	r3, [pc, #80]	; (800a6c8 <st_generate_step_dir_invert_masks+0x8c>)
 800a678:	881b      	ldrh	r3, [r3, #0]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	b29a      	uxth	r2, r3
 800a67e:	4b12      	ldr	r3, [pc, #72]	; (800a6c8 <st_generate_step_dir_invert_masks+0x8c>)
 800a680:	801a      	strh	r2, [r3, #0]
    if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 800a682:	4b13      	ldr	r3, [pc, #76]	; (800a6d0 <st_generate_step_dir_invert_masks+0x94>)
 800a684:	2232      	movs	r2, #50	; 0x32
 800a686:	5c9b      	ldrb	r3, [r3, r2]
 800a688:	001a      	movs	r2, r3
 800a68a:	1dfb      	adds	r3, r7, #7
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	411a      	asrs	r2, r3
 800a690:	0013      	movs	r3, r2
 800a692:	2201      	movs	r2, #1
 800a694:	4013      	ands	r3, r2
 800a696:	d00a      	beq.n	800a6ae <st_generate_step_dir_invert_masks+0x72>
 800a698:	1dfb      	adds	r3, r7, #7
 800a69a:	781a      	ldrb	r2, [r3, #0]
 800a69c:	4b0e      	ldr	r3, [pc, #56]	; (800a6d8 <st_generate_step_dir_invert_masks+0x9c>)
 800a69e:	0052      	lsls	r2, r2, #1
 800a6a0:	5ad2      	ldrh	r2, [r2, r3]
 800a6a2:	4b0a      	ldr	r3, [pc, #40]	; (800a6cc <st_generate_step_dir_invert_masks+0x90>)
 800a6a4:	881b      	ldrh	r3, [r3, #0]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	b29a      	uxth	r2, r3
 800a6aa:	4b08      	ldr	r3, [pc, #32]	; (800a6cc <st_generate_step_dir_invert_masks+0x90>)
 800a6ac:	801a      	strh	r2, [r3, #0]
  for (idx=0; idx<N_AXIS; idx++) {
 800a6ae:	1dfb      	adds	r3, r7, #7
 800a6b0:	781a      	ldrb	r2, [r3, #0]
 800a6b2:	1dfb      	adds	r3, r7, #7
 800a6b4:	3201      	adds	r2, #1
 800a6b6:	701a      	strb	r2, [r3, #0]
 800a6b8:	1dfb      	adds	r3, r7, #7
 800a6ba:	781b      	ldrb	r3, [r3, #0]
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	d9ca      	bls.n	800a656 <st_generate_step_dir_invert_masks+0x1a>
  }
}
 800a6c0:	46c0      	nop			; (mov r8, r8)
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	b002      	add	sp, #8
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	20000514 	.word	0x20000514
 800a6cc:	20000516 	.word	0x20000516
 800a6d0:	20000acc 	.word	0x20000acc
 800a6d4:	0800ddd4 	.word	0x0800ddd4
 800a6d8:	0800dddc 	.word	0x0800dddc

0800a6dc <st_reset>:


// Reset and clear stepper subsystem variables
void st_reset()
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	af00      	add	r7, sp, #0
  // Initialize stepper driver idle state.
  st_go_idle();
 800a6e0:	f7ff fd5e 	bl	800a1a0 <st_go_idle>

  // Initialize stepper algorithm variables.
  memset(&prep, 0, sizeof(st_prep_t));
 800a6e4:	4b2c      	ldr	r3, [pc, #176]	; (800a798 <st_reset+0xbc>)
 800a6e6:	2238      	movs	r2, #56	; 0x38
 800a6e8:	2100      	movs	r1, #0
 800a6ea:	0018      	movs	r0, r3
 800a6ec:	f001 fea8 	bl	800c440 <memset>
  memset(&st, 0, sizeof(stepper_t));
 800a6f0:	4b2a      	ldr	r3, [pc, #168]	; (800a79c <st_reset+0xc0>)
 800a6f2:	222c      	movs	r2, #44	; 0x2c
 800a6f4:	2100      	movs	r1, #0
 800a6f6:	0018      	movs	r0, r3
 800a6f8:	f001 fea2 	bl	800c440 <memset>
  st.exec_segment = NULL;
 800a6fc:	4b27      	ldr	r3, [pc, #156]	; (800a79c <st_reset+0xc0>)
 800a6fe:	2200      	movs	r2, #0
 800a700:	629a      	str	r2, [r3, #40]	; 0x28
  pl_block = NULL;  // Planner block pointer used by segment buffer
 800a702:	4b27      	ldr	r3, [pc, #156]	; (800a7a0 <st_reset+0xc4>)
 800a704:	2200      	movs	r2, #0
 800a706:	601a      	str	r2, [r3, #0]
  segment_buffer_tail = 0;
 800a708:	4b26      	ldr	r3, [pc, #152]	; (800a7a4 <st_reset+0xc8>)
 800a70a:	2200      	movs	r2, #0
 800a70c:	701a      	strb	r2, [r3, #0]
  segment_buffer_head = 0; // empty = tail
 800a70e:	4b26      	ldr	r3, [pc, #152]	; (800a7a8 <st_reset+0xcc>)
 800a710:	2200      	movs	r2, #0
 800a712:	701a      	strb	r2, [r3, #0]
  segment_next_head = 1;
 800a714:	4b25      	ldr	r3, [pc, #148]	; (800a7ac <st_reset+0xd0>)
 800a716:	2201      	movs	r2, #1
 800a718:	701a      	strb	r2, [r3, #0]
  busy = false;
 800a71a:	4b25      	ldr	r3, [pc, #148]	; (800a7b0 <st_reset+0xd4>)
 800a71c:	2200      	movs	r2, #0
 800a71e:	701a      	strb	r2, [r3, #0]

  st_generate_step_dir_invert_masks();
 800a720:	f7ff ff8c 	bl	800a63c <st_generate_step_dir_invert_masks>
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 800a724:	4b23      	ldr	r3, [pc, #140]	; (800a7b4 <st_reset+0xd8>)
 800a726:	881a      	ldrh	r2, [r3, #0]
 800a728:	4b1c      	ldr	r3, [pc, #112]	; (800a79c <st_reset+0xc0>)
 800a72a:	821a      	strh	r2, [r3, #16]
#ifdef STM32F103C8
  GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (dir_port_invert_mask & DIRECTION_MASK));
#endif
#ifdef STM32F0DISCOVERY
  GPIO_Write(STEP_PORT, (GPIO_ReadOutputData(STEP_PORT) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 800a72c:	2390      	movs	r3, #144	; 0x90
 800a72e:	05db      	lsls	r3, r3, #23
 800a730:	0018      	movs	r0, r3
 800a732:	f7f8 f9fd 	bl	8002b30 <GPIO_ReadOutputData>
 800a736:	0003      	movs	r3, r0
 800a738:	b21b      	sxth	r3, r3
 800a73a:	220e      	movs	r2, #14
 800a73c:	4393      	bics	r3, r2
 800a73e:	b21a      	sxth	r2, r3
 800a740:	4b1d      	ldr	r3, [pc, #116]	; (800a7b8 <st_reset+0xdc>)
 800a742:	881b      	ldrh	r3, [r3, #0]
 800a744:	b21b      	sxth	r3, r3
 800a746:	210e      	movs	r1, #14
 800a748:	400b      	ands	r3, r1
 800a74a:	b21b      	sxth	r3, r3
 800a74c:	4313      	orrs	r3, r2
 800a74e:	b21b      	sxth	r3, r3
 800a750:	b29a      	uxth	r2, r3
 800a752:	2390      	movs	r3, #144	; 0x90
 800a754:	05db      	lsls	r3, r3, #23
 800a756:	0011      	movs	r1, r2
 800a758:	0018      	movs	r0, r3
 800a75a:	f7f8 fa2f 	bl	8002bbc <GPIO_Write>
  GPIO_Write(DIRECTION_PORT, (GPIO_ReadOutputData(DIRECTION_PORT) & ~DIRECTION_MASK) | (dir_port_invert_mask & DIRECTION_MASK));
 800a75e:	2390      	movs	r3, #144	; 0x90
 800a760:	05db      	lsls	r3, r3, #23
 800a762:	0018      	movs	r0, r3
 800a764:	f7f8 f9e4 	bl	8002b30 <GPIO_ReadOutputData>
 800a768:	0003      	movs	r3, r0
 800a76a:	b21b      	sxth	r3, r3
 800a76c:	2270      	movs	r2, #112	; 0x70
 800a76e:	4393      	bics	r3, r2
 800a770:	b21a      	sxth	r2, r3
 800a772:	4b10      	ldr	r3, [pc, #64]	; (800a7b4 <st_reset+0xd8>)
 800a774:	881b      	ldrh	r3, [r3, #0]
 800a776:	b21b      	sxth	r3, r3
 800a778:	2170      	movs	r1, #112	; 0x70
 800a77a:	400b      	ands	r3, r1
 800a77c:	b21b      	sxth	r3, r3
 800a77e:	4313      	orrs	r3, r2
 800a780:	b21b      	sxth	r3, r3
 800a782:	b29a      	uxth	r2, r3
 800a784:	2390      	movs	r3, #144	; 0x90
 800a786:	05db      	lsls	r3, r3, #23
 800a788:	0011      	movs	r1, r2
 800a78a:	0018      	movs	r0, r3
 800a78c:	f7f8 fa16 	bl	8002bbc <GPIO_Write>
#endif
}
 800a790:	46c0      	nop			; (mov r8, r8)
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	46c0      	nop			; (mov r8, r8)
 800a798:	20000524 	.word	0x20000524
 800a79c:	200004e4 	.word	0x200004e4
 800a7a0:	2000051c 	.word	0x2000051c
 800a7a4:	20000510 	.word	0x20000510
 800a7a8:	20000511 	.word	0x20000511
 800a7ac:	20000512 	.word	0x20000512
 800a7b0:	20000518 	.word	0x20000518
 800a7b4:	20000516 	.word	0x20000516
 800a7b8:	20000514 	.word	0x20000514

0800a7bc <stepper_init>:

#endif

// Initialize and start the stepper motor subsystem
void stepper_init()
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
	NVIC_DisableIRQ(TIM3_IRQn);
	NVIC_DisableIRQ(TIM2_IRQn);
#endif
#ifdef STM32F0DISCOVERY
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_STEPPERS_DISABLE_PORT, ENABLE);
 800a7c2:	2380      	movs	r3, #128	; 0x80
 800a7c4:	029b      	lsls	r3, r3, #10
 800a7c6:	2101      	movs	r1, #1
 800a7c8:	0018      	movs	r0, r3
 800a7ca:	f7f8 fc3b 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800a7ce:	003b      	movs	r3, r7
 800a7d0:	2203      	movs	r2, #3
 800a7d2:	715a      	strb	r2, [r3, #5]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800a7d4:	003b      	movs	r3, r7
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800a7da:	003b      	movs	r3, r7
 800a7dc:	2200      	movs	r2, #0
 800a7de:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_Pin = STEPPERS_DISABLE_MASK;
 800a7e0:	003b      	movs	r3, r7
 800a7e2:	2280      	movs	r2, #128	; 0x80
 800a7e4:	601a      	str	r2, [r3, #0]
	GPIO_Init(STEPPERS_DISABLE_PORT, &GPIO_InitStructure);
 800a7e6:	003a      	movs	r2, r7
 800a7e8:	2390      	movs	r3, #144	; 0x90
 800a7ea:	05db      	lsls	r3, r3, #23
 800a7ec:	0011      	movs	r1, r2
 800a7ee:	0018      	movs	r0, r3
 800a7f0:	f7f8 f900 	bl	80029f4 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_STEP_PORT, ENABLE);
 800a7f4:	2380      	movs	r3, #128	; 0x80
 800a7f6:	029b      	lsls	r3, r3, #10
 800a7f8:	2101      	movs	r1, #1
 800a7fa:	0018      	movs	r0, r3
 800a7fc:	f7f8 fc22 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = STEP_MASK;
 800a800:	003b      	movs	r3, r7
 800a802:	220e      	movs	r2, #14
 800a804:	601a      	str	r2, [r3, #0]
	GPIO_Init(STEP_PORT, &GPIO_InitStructure);
 800a806:	003a      	movs	r2, r7
 800a808:	2390      	movs	r3, #144	; 0x90
 800a80a:	05db      	lsls	r3, r3, #23
 800a80c:	0011      	movs	r1, r2
 800a80e:	0018      	movs	r0, r3
 800a810:	f7f8 f8f0 	bl	80029f4 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_DIRECTION_PORT, ENABLE);
 800a814:	2380      	movs	r3, #128	; 0x80
 800a816:	029b      	lsls	r3, r3, #10
 800a818:	2101      	movs	r1, #1
 800a81a:	0018      	movs	r0, r3
 800a81c:	f7f8 fc12 	bl	8003044 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = DIRECTION_MASK;
 800a820:	003b      	movs	r3, r7
 800a822:	2270      	movs	r2, #112	; 0x70
 800a824:	601a      	str	r2, [r3, #0]
	GPIO_Init(DIRECTION_PORT, &GPIO_InitStructure);
 800a826:	003a      	movs	r2, r7
 800a828:	2390      	movs	r3, #144	; 0x90
 800a82a:	05db      	lsls	r3, r3, #23
 800a82c:	0011      	movs	r1, r2
 800a82e:	0018      	movs	r0, r3
 800a830:	f7f8 f8e0 	bl	80029f4 <GPIO_Init>

	RCC->APB1ENR |= RCC_APB1Periph_TIM2;
 800a834:	4b11      	ldr	r3, [pc, #68]	; (800a87c <stepper_init+0xc0>)
 800a836:	4a11      	ldr	r2, [pc, #68]	; (800a87c <stepper_init+0xc0>)
 800a838:	69d2      	ldr	r2, [r2, #28]
 800a83a:	2101      	movs	r1, #1
 800a83c:	430a      	orrs	r2, r1
 800a83e:	61da      	str	r2, [r3, #28]
	TIM_Configuration(TIM2, 1, 1, 1);
 800a840:	2380      	movs	r3, #128	; 0x80
 800a842:	05d8      	lsls	r0, r3, #23
 800a844:	2301      	movs	r3, #1
 800a846:	2201      	movs	r2, #1
 800a848:	2101      	movs	r1, #1
 800a84a:	f000 fe21 	bl	800b490 <TIM_Configuration>
	RCC->APB1ENR |= RCC_APB1Periph_TIM3;
 800a84e:	4b0b      	ldr	r3, [pc, #44]	; (800a87c <stepper_init+0xc0>)
 800a850:	4a0a      	ldr	r2, [pc, #40]	; (800a87c <stepper_init+0xc0>)
 800a852:	69d2      	ldr	r2, [r2, #28]
 800a854:	2102      	movs	r1, #2
 800a856:	430a      	orrs	r2, r1
 800a858:	61da      	str	r2, [r3, #28]
	TIM_Configuration(TIM3, 1, 1, 1);
 800a85a:	4809      	ldr	r0, [pc, #36]	; (800a880 <stepper_init+0xc4>)
 800a85c:	2301      	movs	r3, #1
 800a85e:	2201      	movs	r2, #1
 800a860:	2101      	movs	r1, #1
 800a862:	f000 fe15 	bl	800b490 <TIM_Configuration>
	NVIC_DisableIRQ(TIM3_IRQn);
 800a866:	2010      	movs	r0, #16
 800a868:	f7ff fc2e 	bl	800a0c8 <NVIC_DisableIRQ>
	NVIC_DisableIRQ(TIM2_IRQn);
 800a86c:	200f      	movs	r0, #15
 800a86e:	f7ff fc2b 	bl	800a0c8 <NVIC_DisableIRQ>
	QueryPerformanceFrequency(&Win32Frequency);

	_beginthread(Timer1Thread, 0, NULL);
	_beginthread(Timer0Thread, 0, NULL);
#endif
}
 800a872:	46c0      	nop			; (mov r8, r8)
 800a874:	46bd      	mov	sp, r7
 800a876:	b002      	add	sp, #8
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	46c0      	nop			; (mov r8, r8)
 800a87c:	40021000 	.word	0x40021000
 800a880:	40000400 	.word	0x40000400

0800a884 <st_update_plan_block_parameters>:


// Called by planner_recalculate() when the executing block is updated by the new plan.
void st_update_plan_block_parameters()
{
 800a884:	b5b0      	push	{r4, r5, r7, lr}
 800a886:	af00      	add	r7, sp, #0
  if (pl_block != NULL) { // Ignore if at start of a new block.
 800a888:	4b0e      	ldr	r3, [pc, #56]	; (800a8c4 <st_update_plan_block_parameters+0x40>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d015      	beq.n	800a8bc <st_update_plan_block_parameters+0x38>
    prep.recalculate_flag |= PREP_FLAG_RECALCULATE;
 800a890:	4b0d      	ldr	r3, [pc, #52]	; (800a8c8 <st_update_plan_block_parameters+0x44>)
 800a892:	785b      	ldrb	r3, [r3, #1]
 800a894:	2201      	movs	r2, #1
 800a896:	4313      	orrs	r3, r2
 800a898:	b2da      	uxtb	r2, r3
 800a89a:	4b0b      	ldr	r3, [pc, #44]	; (800a8c8 <st_update_plan_block_parameters+0x44>)
 800a89c:	705a      	strb	r2, [r3, #1]
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 800a89e:	4b09      	ldr	r3, [pc, #36]	; (800a8c4 <st_update_plan_block_parameters+0x40>)
 800a8a0:	681c      	ldr	r4, [r3, #0]
 800a8a2:	4b09      	ldr	r3, [pc, #36]	; (800a8c8 <st_update_plan_block_parameters+0x44>)
 800a8a4:	69da      	ldr	r2, [r3, #28]
 800a8a6:	4b08      	ldr	r3, [pc, #32]	; (800a8c8 <st_update_plan_block_parameters+0x44>)
 800a8a8:	69db      	ldr	r3, [r3, #28]
 800a8aa:	1c19      	adds	r1, r3, #0
 800a8ac:	1c10      	adds	r0, r2, #0
 800a8ae:	f7f6 f8f1 	bl	8000a94 <__aeabi_fmul>
 800a8b2:	1c03      	adds	r3, r0, #0
 800a8b4:	6163      	str	r3, [r4, #20]
    pl_block = NULL; // Flag st_prep_segment() to load and check active velocity profile.
 800a8b6:	4b03      	ldr	r3, [pc, #12]	; (800a8c4 <st_update_plan_block_parameters+0x40>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	601a      	str	r2, [r3, #0]
  }
}
 800a8bc:	46c0      	nop			; (mov r8, r8)
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bdb0      	pop	{r4, r5, r7, pc}
 800a8c2:	46c0      	nop			; (mov r8, r8)
 800a8c4:	2000051c 	.word	0x2000051c
 800a8c8:	20000524 	.word	0x20000524

0800a8cc <st_next_block_index>:


// Increments the step segment buffer block data ring buffer.
static uint8_t st_next_block_index(uint8_t block_index)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b082      	sub	sp, #8
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	0002      	movs	r2, r0
 800a8d4:	1dfb      	adds	r3, r7, #7
 800a8d6:	701a      	strb	r2, [r3, #0]
  block_index++;
 800a8d8:	1dfb      	adds	r3, r7, #7
 800a8da:	781a      	ldrb	r2, [r3, #0]
 800a8dc:	1dfb      	adds	r3, r7, #7
 800a8de:	3201      	adds	r2, #1
 800a8e0:	701a      	strb	r2, [r3, #0]
  if ( block_index == (SEGMENT_BUFFER_SIZE-1) ) { return(0); }
 800a8e2:	1dfb      	adds	r3, r7, #7
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	2b05      	cmp	r3, #5
 800a8e8:	d101      	bne.n	800a8ee <st_next_block_index+0x22>
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	e001      	b.n	800a8f2 <st_next_block_index+0x26>
  return(block_index);
 800a8ee:	1dfb      	adds	r3, r7, #7
 800a8f0:	781b      	ldrb	r3, [r3, #0]
}
 800a8f2:	0018      	movs	r0, r3
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	b002      	add	sp, #8
 800a8f8:	bd80      	pop	{r7, pc}
	...

0800a8fc <st_prep_buffer>:
   longer than the time it takes the stepper algorithm to empty it before refilling it.
   Currently, the segment buffer conservatively holds roughly up to 40-50 msec of steps.
   NOTE: Computation units are in steps, millimeters, and minutes.
*/
void st_prep_buffer()
{
 800a8fc:	b590      	push	{r4, r7, lr}
 800a8fe:	b097      	sub	sp, #92	; 0x5c
 800a900:	af00      	add	r7, sp, #0
  // Block step prep buffer, while in a suspend state and there is no suspend motion to execute.
  if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 800a902:	4ba5      	ldr	r3, [pc, #660]	; (800ab98 <st_prep_buffer+0x29c>)
 800a904:	791b      	ldrb	r3, [r3, #4]
 800a906:	001a      	movs	r2, r3
 800a908:	2301      	movs	r3, #1
 800a90a:	4013      	ands	r3, r2
 800a90c:	d001      	beq.n	800a912 <st_prep_buffer+0x16>
 800a90e:	f000 fd90 	bl	800b432 <st_prep_buffer+0xb36>

  while (segment_buffer_tail != segment_next_head) { // Check if we need to fill the buffer.
 800a912:	f000 fd84 	bl	800b41e <st_prep_buffer+0xb22>

    // Determine if we need to load a new planner block or if the block needs to be recomputed.
    if (pl_block == NULL) {
 800a916:	4ba1      	ldr	r3, [pc, #644]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d000      	beq.n	800a920 <st_prep_buffer+0x24>
 800a91e:	e261      	b.n	800ade4 <st_prep_buffer+0x4e8>

      // Query planner for a queued block
      if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) { pl_block = plan_get_system_motion_block(); }
 800a920:	4b9d      	ldr	r3, [pc, #628]	; (800ab98 <st_prep_buffer+0x29c>)
 800a922:	791b      	ldrb	r3, [r3, #4]
 800a924:	001a      	movs	r2, r3
 800a926:	2304      	movs	r3, #4
 800a928:	4013      	ands	r3, r2
 800a92a:	d005      	beq.n	800a938 <st_prep_buffer+0x3c>
 800a92c:	f7fc f9b8 	bl	8006ca0 <plan_get_system_motion_block>
 800a930:	0002      	movs	r2, r0
 800a932:	4b9a      	ldr	r3, [pc, #616]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a934:	601a      	str	r2, [r3, #0]
 800a936:	e004      	b.n	800a942 <st_prep_buffer+0x46>
      else { pl_block = plan_get_current_block(); }
 800a938:	f7fc f9c2 	bl	8006cc0 <plan_get_current_block>
 800a93c:	0002      	movs	r2, r0
 800a93e:	4b97      	ldr	r3, [pc, #604]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a940:	601a      	str	r2, [r3, #0]
      if (pl_block == NULL) { return; } // No planner blocks. Exit.
 800a942:	4b96      	ldr	r3, [pc, #600]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d101      	bne.n	800a94e <st_prep_buffer+0x52>
 800a94a:	f000 fd74 	bl	800b436 <st_prep_buffer+0xb3a>

      // Check if we need to only recompute the velocity profile or load a new block.
      if (prep.recalculate_flag & PREP_FLAG_RECALCULATE) {
 800a94e:	4b94      	ldr	r3, [pc, #592]	; (800aba0 <st_prep_buffer+0x2a4>)
 800a950:	785b      	ldrb	r3, [r3, #1]
 800a952:	001a      	movs	r2, r3
 800a954:	2301      	movs	r3, #1
 800a956:	4013      	ands	r3, r2
 800a958:	d003      	beq.n	800a962 <st_prep_buffer+0x66>

        #ifdef PARKING_ENABLE
          if (prep.recalculate_flag & PREP_FLAG_PARKING) { prep.recalculate_flag &= ~(PREP_FLAG_RECALCULATE); }
          else { prep.recalculate_flag = false; }
        #else
          prep.recalculate_flag = false;
 800a95a:	4b91      	ldr	r3, [pc, #580]	; (800aba0 <st_prep_buffer+0x2a4>)
 800a95c:	2200      	movs	r2, #0
 800a95e:	705a      	strb	r2, [r3, #1]
 800a960:	e0b2      	b.n	800aac8 <st_prep_buffer+0x1cc>
        #endif

      } else {

        // Load the Bresenham stepping data for the block.
        prep.st_block_index = st_next_block_index(prep.st_block_index);
 800a962:	4b8f      	ldr	r3, [pc, #572]	; (800aba0 <st_prep_buffer+0x2a4>)
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	0018      	movs	r0, r3
 800a968:	f7ff ffb0 	bl	800a8cc <st_next_block_index>
 800a96c:	0003      	movs	r3, r0
 800a96e:	001a      	movs	r2, r3
 800a970:	4b8b      	ldr	r3, [pc, #556]	; (800aba0 <st_prep_buffer+0x2a4>)
 800a972:	701a      	strb	r2, [r3, #0]

        // Prepare and copy Bresenham algorithm segment data from the new planner block, so that
        // when the segment buffer completes the planner block, it may be discarded when the
        // segment buffer finishes the prepped block, but the stepper ISR is still executing it.
        st_prep_block = &st_block_buffer[prep.st_block_index];
 800a974:	4b8a      	ldr	r3, [pc, #552]	; (800aba0 <st_prep_buffer+0x2a4>)
 800a976:	781b      	ldrb	r3, [r3, #0]
 800a978:	001a      	movs	r2, r3
 800a97a:	0013      	movs	r3, r2
 800a97c:	009b      	lsls	r3, r3, #2
 800a97e:	189b      	adds	r3, r3, r2
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	4a88      	ldr	r2, [pc, #544]	; (800aba4 <st_prep_buffer+0x2a8>)
 800a984:	189a      	adds	r2, r3, r2
 800a986:	4b88      	ldr	r3, [pc, #544]	; (800aba8 <st_prep_buffer+0x2ac>)
 800a988:	601a      	str	r2, [r3, #0]
        st_prep_block->direction_bits = pl_block->direction_bits;
 800a98a:	4b87      	ldr	r3, [pc, #540]	; (800aba8 <st_prep_buffer+0x2ac>)
 800a98c:	681a      	ldr	r2, [r3, #0]
 800a98e:	4b83      	ldr	r3, [pc, #524]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	7c1b      	ldrb	r3, [r3, #16]
 800a994:	7413      	strb	r3, [r2, #16]
          st_prep_block->step_event_count = (pl_block->step_event_count << 1);
        #else
          // With AMASS enabled, simply bit-shift multiply all Bresenham data by the max AMASS
          // level, such that we never divide beyond the original data anywhere in the algorithm.
          // If the original data is divided, we can lose a step from integer roundoff.
          for (idx=0; idx<N_AXIS; idx++) { st_prep_block->steps[idx] = pl_block->steps[idx] << MAX_AMASS_LEVEL; }
 800a996:	2357      	movs	r3, #87	; 0x57
 800a998:	18fb      	adds	r3, r7, r3
 800a99a:	2200      	movs	r2, #0
 800a99c:	701a      	strb	r2, [r3, #0]
 800a99e:	e015      	b.n	800a9cc <st_prep_buffer+0xd0>
 800a9a0:	4b81      	ldr	r3, [pc, #516]	; (800aba8 <st_prep_buffer+0x2ac>)
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	2357      	movs	r3, #87	; 0x57
 800a9a6:	18fb      	adds	r3, r7, r3
 800a9a8:	7818      	ldrb	r0, [r3, #0]
 800a9aa:	4b7c      	ldr	r3, [pc, #496]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	2157      	movs	r1, #87	; 0x57
 800a9b0:	1879      	adds	r1, r7, r1
 800a9b2:	7809      	ldrb	r1, [r1, #0]
 800a9b4:	0089      	lsls	r1, r1, #2
 800a9b6:	58cb      	ldr	r3, [r1, r3]
 800a9b8:	00d9      	lsls	r1, r3, #3
 800a9ba:	0083      	lsls	r3, r0, #2
 800a9bc:	5099      	str	r1, [r3, r2]
 800a9be:	2357      	movs	r3, #87	; 0x57
 800a9c0:	18fb      	adds	r3, r7, r3
 800a9c2:	781a      	ldrb	r2, [r3, #0]
 800a9c4:	2357      	movs	r3, #87	; 0x57
 800a9c6:	18fb      	adds	r3, r7, r3
 800a9c8:	3201      	adds	r2, #1
 800a9ca:	701a      	strb	r2, [r3, #0]
 800a9cc:	2357      	movs	r3, #87	; 0x57
 800a9ce:	18fb      	adds	r3, r7, r3
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	2b02      	cmp	r3, #2
 800a9d4:	d9e4      	bls.n	800a9a0 <st_prep_buffer+0xa4>
          st_prep_block->step_event_count = pl_block->step_event_count << MAX_AMASS_LEVEL;
 800a9d6:	4b74      	ldr	r3, [pc, #464]	; (800aba8 <st_prep_buffer+0x2ac>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a70      	ldr	r2, [pc, #448]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a9dc:	6812      	ldr	r2, [r2, #0]
 800a9de:	68d2      	ldr	r2, [r2, #12]
 800a9e0:	00d2      	lsls	r2, r2, #3
 800a9e2:	60da      	str	r2, [r3, #12]
        #endif

        // Initialize segment buffer data for generating the segments.
        prep.steps_remaining = (float)pl_block->step_event_count;
 800a9e4:	4b6d      	ldr	r3, [pc, #436]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	0018      	movs	r0, r3
 800a9ec:	f7f6 fb96 	bl	800111c <__aeabi_ui2f>
 800a9f0:	1c02      	adds	r2, r0, #0
 800a9f2:	4b6b      	ldr	r3, [pc, #428]	; (800aba0 <st_prep_buffer+0x2a4>)
 800a9f4:	609a      	str	r2, [r3, #8]
        prep.step_per_mm = prep.steps_remaining/pl_block->millimeters;
 800a9f6:	4b6a      	ldr	r3, [pc, #424]	; (800aba0 <st_prep_buffer+0x2a4>)
 800a9f8:	689a      	ldr	r2, [r3, #8]
 800a9fa:	4b68      	ldr	r3, [pc, #416]	; (800ab9c <st_prep_buffer+0x2a0>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	6a1b      	ldr	r3, [r3, #32]
 800aa00:	1c19      	adds	r1, r3, #0
 800aa02:	1c10      	adds	r0, r2, #0
 800aa04:	f7f5 fe56 	bl	80006b4 <__aeabi_fdiv>
 800aa08:	1c03      	adds	r3, r0, #0
 800aa0a:	1c1a      	adds	r2, r3, #0
 800aa0c:	4b64      	ldr	r3, [pc, #400]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa0e:	60da      	str	r2, [r3, #12]
        prep.req_mm_increment = REQ_MM_INCREMENT_SCALAR/prep.step_per_mm;
 800aa10:	4b63      	ldr	r3, [pc, #396]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa12:	68db      	ldr	r3, [r3, #12]
 800aa14:	1c19      	adds	r1, r3, #0
 800aa16:	4865      	ldr	r0, [pc, #404]	; (800abac <st_prep_buffer+0x2b0>)
 800aa18:	f7f5 fe4c 	bl	80006b4 <__aeabi_fdiv>
 800aa1c:	1c03      	adds	r3, r0, #0
 800aa1e:	1c1a      	adds	r2, r3, #0
 800aa20:	4b5f      	ldr	r3, [pc, #380]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa22:	611a      	str	r2, [r3, #16]
        prep.dt_remainder = 0.0f; // Reset for new segment block
 800aa24:	4b5e      	ldr	r3, [pc, #376]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa26:	2200      	movs	r2, #0
 800aa28:	605a      	str	r2, [r3, #4]

        if ((sys.step_control & STEP_CONTROL_EXECUTE_HOLD) || (prep.recalculate_flag & PREP_FLAG_DECEL_OVERRIDE)) {
 800aa2a:	4b5b      	ldr	r3, [pc, #364]	; (800ab98 <st_prep_buffer+0x29c>)
 800aa2c:	791b      	ldrb	r3, [r3, #4]
 800aa2e:	001a      	movs	r2, r3
 800aa30:	2302      	movs	r3, #2
 800aa32:	4013      	ands	r3, r2
 800aa34:	d105      	bne.n	800aa42 <st_prep_buffer+0x146>
 800aa36:	4b5a      	ldr	r3, [pc, #360]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa38:	785b      	ldrb	r3, [r3, #1]
 800aa3a:	001a      	movs	r2, r3
 800aa3c:	2308      	movs	r3, #8
 800aa3e:	4013      	ands	r3, r2
 800aa40:	d017      	beq.n	800aa72 <st_prep_buffer+0x176>
          // New block loaded mid-hold. Override planner block entry speed to enforce deceleration.
          prep.current_speed = prep.exit_speed;
 800aa42:	4b57      	ldr	r3, [pc, #348]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aa46:	4b56      	ldr	r3, [pc, #344]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa48:	61da      	str	r2, [r3, #28]
          pl_block->entry_speed_sqr = prep.exit_speed*prep.exit_speed;
 800aa4a:	4b54      	ldr	r3, [pc, #336]	; (800ab9c <st_prep_buffer+0x2a0>)
 800aa4c:	681c      	ldr	r4, [r3, #0]
 800aa4e:	4b54      	ldr	r3, [pc, #336]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aa52:	4b53      	ldr	r3, [pc, #332]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa56:	1c19      	adds	r1, r3, #0
 800aa58:	1c10      	adds	r0, r2, #0
 800aa5a:	f7f6 f81b 	bl	8000a94 <__aeabi_fmul>
 800aa5e:	1c03      	adds	r3, r0, #0
 800aa60:	6163      	str	r3, [r4, #20]
          prep.recalculate_flag &= ~(PREP_FLAG_DECEL_OVERRIDE);
 800aa62:	4b4f      	ldr	r3, [pc, #316]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa64:	785b      	ldrb	r3, [r3, #1]
 800aa66:	2208      	movs	r2, #8
 800aa68:	4393      	bics	r3, r2
 800aa6a:	b2da      	uxtb	r2, r3
 800aa6c:	4b4c      	ldr	r3, [pc, #304]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa6e:	705a      	strb	r2, [r3, #1]
 800aa70:	e008      	b.n	800aa84 <st_prep_buffer+0x188>
        } else {
          prep.current_speed = sqrtf(pl_block->entry_speed_sqr);
 800aa72:	4b4a      	ldr	r3, [pc, #296]	; (800ab9c <st_prep_buffer+0x2a0>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	695b      	ldr	r3, [r3, #20]
 800aa78:	1c18      	adds	r0, r3, #0
 800aa7a:	f001 fe79 	bl	800c770 <sqrtf>
 800aa7e:	1c02      	adds	r2, r0, #0
 800aa80:	4b47      	ldr	r3, [pc, #284]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aa82:	61da      	str	r2, [r3, #28]
        }
#ifdef VARIABLE_SPINDLE
        // Setup laser mode variables. PWM rate adjusted motions will always complete a motion with the
        // spindle off. 
        st_prep_block->is_pwm_rate_adjusted = false;
 800aa84:	4b48      	ldr	r3, [pc, #288]	; (800aba8 <st_prep_buffer+0x2ac>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	745a      	strb	r2, [r3, #17]
        if (settings.flags & BITFLAG_LASER_MODE) {
 800aa8c:	4b48      	ldr	r3, [pc, #288]	; (800abb0 <st_prep_buffer+0x2b4>)
 800aa8e:	2248      	movs	r2, #72	; 0x48
 800aa90:	5c9b      	ldrb	r3, [r3, r2]
 800aa92:	001a      	movs	r2, r3
 800aa94:	2302      	movs	r3, #2
 800aa96:	4013      	ands	r3, r2
 800aa98:	d016      	beq.n	800aac8 <st_prep_buffer+0x1cc>
          if (pl_block->condition & PL_COND_FLAG_SPINDLE_CCW) {
 800aa9a:	4b40      	ldr	r3, [pc, #256]	; (800ab9c <st_prep_buffer+0x2a0>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	7c5b      	ldrb	r3, [r3, #17]
 800aaa0:	001a      	movs	r2, r3
 800aaa2:	2320      	movs	r3, #32
 800aaa4:	4013      	ands	r3, r2
 800aaa6:	d00f      	beq.n	800aac8 <st_prep_buffer+0x1cc>
            // Pre-compute inverse programmed rate to speed up PWM updating per step segment.
            prep.inv_rate = 1.0 / pl_block->programmed_rate;
 800aaa8:	4b3c      	ldr	r3, [pc, #240]	; (800ab9c <st_prep_buffer+0x2a0>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaae:	1c19      	adds	r1, r3, #0
 800aab0:	20fe      	movs	r0, #254	; 0xfe
 800aab2:	0580      	lsls	r0, r0, #22
 800aab4:	f7f5 fdfe 	bl	80006b4 <__aeabi_fdiv>
 800aab8:	1c03      	adds	r3, r0, #0
 800aaba:	1c1a      	adds	r2, r3, #0
 800aabc:	4b38      	ldr	r3, [pc, #224]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aabe:	631a      	str	r2, [r3, #48]	; 0x30
            st_prep_block->is_pwm_rate_adjusted = true;
 800aac0:	4b39      	ldr	r3, [pc, #228]	; (800aba8 <st_prep_buffer+0x2ac>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	2201      	movs	r2, #1
 800aac6:	745a      	strb	r2, [r3, #17]
			 Compute the velocity profile of a new planner block based on its entry and exit
			 speeds, or recompute the profile of a partially-completed planner block if the
			 planner has updated it. For a commanded forced-deceleration, such as from a feed
			 hold, override the planner velocities and decelerate to the target exit speed.
			*/
			prep.mm_complete = 0.0f; // Default velocity profile complete at 0.0mm from end of block.
 800aac8:	4b35      	ldr	r3, [pc, #212]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aaca:	2200      	movs	r2, #0
 800aacc:	619a      	str	r2, [r3, #24]
			float inv_2_accel = 0.5f/pl_block->acceleration;
 800aace:	4b33      	ldr	r3, [pc, #204]	; (800ab9c <st_prep_buffer+0x2a0>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	69db      	ldr	r3, [r3, #28]
 800aad4:	1c19      	adds	r1, r3, #0
 800aad6:	20fc      	movs	r0, #252	; 0xfc
 800aad8:	0580      	lsls	r0, r0, #22
 800aada:	f7f5 fdeb 	bl	80006b4 <__aeabi_fdiv>
 800aade:	1c03      	adds	r3, r0, #0
 800aae0:	617b      	str	r3, [r7, #20]
			if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) { // [Forced Deceleration to Zero Velocity]
 800aae2:	4b2d      	ldr	r3, [pc, #180]	; (800ab98 <st_prep_buffer+0x29c>)
 800aae4:	791b      	ldrb	r3, [r3, #4]
 800aae6:	001a      	movs	r2, r3
 800aae8:	2302      	movs	r3, #2
 800aaea:	4013      	ands	r3, r2
 800aaec:	d040      	beq.n	800ab70 <st_prep_buffer+0x274>
				// Compute velocity profile parameters for a feed hold in-progress. This profile overrides
				// the planner block profile, enforcing a deceleration to zero speed.
				prep.ramp_type = RAMP_DECEL;
 800aaee:	4b2c      	ldr	r3, [pc, #176]	; (800aba0 <st_prep_buffer+0x2a4>)
 800aaf0:	2202      	movs	r2, #2
 800aaf2:	751a      	strb	r2, [r3, #20]
				// Compute decelerate distance relative to end of block.
				float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 800aaf4:	4b29      	ldr	r3, [pc, #164]	; (800ab9c <st_prep_buffer+0x2a0>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6a1c      	ldr	r4, [r3, #32]
 800aafa:	4b28      	ldr	r3, [pc, #160]	; (800ab9c <st_prep_buffer+0x2a0>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	695b      	ldr	r3, [r3, #20]
 800ab00:	6979      	ldr	r1, [r7, #20]
 800ab02:	1c18      	adds	r0, r3, #0
 800ab04:	f7f5 ffc6 	bl	8000a94 <__aeabi_fmul>
 800ab08:	1c03      	adds	r3, r0, #0
 800ab0a:	1c19      	adds	r1, r3, #0
 800ab0c:	1c20      	adds	r0, r4, #0
 800ab0e:	f7f6 f8e1 	bl	8000cd4 <__aeabi_fsub>
 800ab12:	1c03      	adds	r3, r0, #0
 800ab14:	613b      	str	r3, [r7, #16]
				if (decel_dist < 0.0f) {
 800ab16:	2100      	movs	r1, #0
 800ab18:	6938      	ldr	r0, [r7, #16]
 800ab1a:	f7f5 fbdb 	bl	80002d4 <__aeabi_fcmplt>
 800ab1e:	1e03      	subs	r3, r0, #0
 800ab20:	d01f      	beq.n	800ab62 <st_prep_buffer+0x266>
					// Deceleration through entire planner block. End of feed hold is not in this block.
					prep.exit_speed = sqrtf(pl_block->entry_speed_sqr-2*pl_block->acceleration*pl_block->millimeters);
 800ab22:	4b1e      	ldr	r3, [pc, #120]	; (800ab9c <st_prep_buffer+0x2a0>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	695c      	ldr	r4, [r3, #20]
 800ab28:	4b1c      	ldr	r3, [pc, #112]	; (800ab9c <st_prep_buffer+0x2a0>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	69db      	ldr	r3, [r3, #28]
 800ab2e:	1c19      	adds	r1, r3, #0
 800ab30:	1c18      	adds	r0, r3, #0
 800ab32:	f7f5 fc2d 	bl	8000390 <__aeabi_fadd>
 800ab36:	1c03      	adds	r3, r0, #0
 800ab38:	1c1a      	adds	r2, r3, #0
 800ab3a:	4b18      	ldr	r3, [pc, #96]	; (800ab9c <st_prep_buffer+0x2a0>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	6a1b      	ldr	r3, [r3, #32]
 800ab40:	1c19      	adds	r1, r3, #0
 800ab42:	1c10      	adds	r0, r2, #0
 800ab44:	f7f5 ffa6 	bl	8000a94 <__aeabi_fmul>
 800ab48:	1c03      	adds	r3, r0, #0
 800ab4a:	1c19      	adds	r1, r3, #0
 800ab4c:	1c20      	adds	r0, r4, #0
 800ab4e:	f7f6 f8c1 	bl	8000cd4 <__aeabi_fsub>
 800ab52:	1c03      	adds	r3, r0, #0
 800ab54:	1c18      	adds	r0, r3, #0
 800ab56:	f001 fe0b 	bl	800c770 <sqrtf>
 800ab5a:	1c02      	adds	r2, r0, #0
 800ab5c:	4b10      	ldr	r3, [pc, #64]	; (800aba0 <st_prep_buffer+0x2a4>)
 800ab5e:	625a      	str	r2, [r3, #36]	; 0x24
 800ab60:	e139      	b.n	800add6 <st_prep_buffer+0x4da>
				} else {
					prep.mm_complete = decel_dist; // End of feed hold.
 800ab62:	4b0f      	ldr	r3, [pc, #60]	; (800aba0 <st_prep_buffer+0x2a4>)
 800ab64:	693a      	ldr	r2, [r7, #16]
 800ab66:	619a      	str	r2, [r3, #24]
					prep.exit_speed = 0.0f;
 800ab68:	4b0d      	ldr	r3, [pc, #52]	; (800aba0 <st_prep_buffer+0x2a4>)
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	625a      	str	r2, [r3, #36]	; 0x24
 800ab6e:	e132      	b.n	800add6 <st_prep_buffer+0x4da>
				}
			} else { // [Normal Operation]
				// Compute or recompute velocity profile parameters of the prepped planner block.
				prep.ramp_type = RAMP_ACCEL; // Initialize as acceleration ramp.
 800ab70:	4b0b      	ldr	r3, [pc, #44]	; (800aba0 <st_prep_buffer+0x2a4>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	751a      	strb	r2, [r3, #20]
				prep.accelerate_until = pl_block->millimeters;
 800ab76:	4b09      	ldr	r3, [pc, #36]	; (800ab9c <st_prep_buffer+0x2a0>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	6a1a      	ldr	r2, [r3, #32]
 800ab7c:	4b08      	ldr	r3, [pc, #32]	; (800aba0 <st_prep_buffer+0x2a4>)
 800ab7e:	629a      	str	r2, [r3, #40]	; 0x28

				float exit_speed_sqr;
				float nominal_speed;
        if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 800ab80:	4b05      	ldr	r3, [pc, #20]	; (800ab98 <st_prep_buffer+0x29c>)
 800ab82:	791b      	ldrb	r3, [r3, #4]
 800ab84:	001a      	movs	r2, r3
 800ab86:	2304      	movs	r3, #4
 800ab88:	4013      	ands	r3, r2
 800ab8a:	d013      	beq.n	800abb4 <st_prep_buffer+0x2b8>
          prep.exit_speed = exit_speed_sqr = 0.0f; // Enforce stop at end of system motion.
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	653b      	str	r3, [r7, #80]	; 0x50
 800ab90:	4b03      	ldr	r3, [pc, #12]	; (800aba0 <st_prep_buffer+0x2a4>)
 800ab92:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ab94:	625a      	str	r2, [r3, #36]	; 0x24
 800ab96:	e018      	b.n	800abca <st_prep_buffer+0x2ce>
 800ab98:	20000b2c 	.word	0x20000b2c
 800ab9c:	2000051c 	.word	0x2000051c
 800aba0:	20000524 	.word	0x20000524
 800aba4:	20000450 	.word	0x20000450
 800aba8:	20000520 	.word	0x20000520
 800abac:	3fa00000 	.word	0x3fa00000
 800abb0:	20000acc 	.word	0x20000acc
        } else {
          exit_speed_sqr = plan_get_exec_block_exit_speed_sqr();
 800abb4:	f7fc f89e 	bl	8006cf4 <plan_get_exec_block_exit_speed_sqr>
 800abb8:	1c03      	adds	r3, r0, #0
 800abba:	653b      	str	r3, [r7, #80]	; 0x50
          prep.exit_speed = sqrtf(exit_speed_sqr);
 800abbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800abbe:	1c18      	adds	r0, r3, #0
 800abc0:	f001 fdd6 	bl	800c770 <sqrtf>
 800abc4:	1c02      	adds	r2, r0, #0
 800abc6:	4bd0      	ldr	r3, [pc, #832]	; (800af08 <st_prep_buffer+0x60c>)
 800abc8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        nominal_speed = plan_compute_profile_nominal_speed(pl_block);
 800abca:	4bd0      	ldr	r3, [pc, #832]	; (800af0c <st_prep_buffer+0x610>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	0018      	movs	r0, r3
 800abd0:	f7fc f8c8 	bl	8006d64 <plan_compute_profile_nominal_speed>
 800abd4:	1c03      	adds	r3, r0, #0
 800abd6:	60fb      	str	r3, [r7, #12]
				float nominal_speed_sqr = nominal_speed*nominal_speed;
 800abd8:	68f9      	ldr	r1, [r7, #12]
 800abda:	68f8      	ldr	r0, [r7, #12]
 800abdc:	f7f5 ff5a 	bl	8000a94 <__aeabi_fmul>
 800abe0:	1c03      	adds	r3, r0, #0
 800abe2:	60bb      	str	r3, [r7, #8]
				float intersect_distance =
								0.5f*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 800abe4:	4bc9      	ldr	r3, [pc, #804]	; (800af0c <st_prep_buffer+0x610>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	6a1c      	ldr	r4, [r3, #32]
 800abea:	4bc8      	ldr	r3, [pc, #800]	; (800af0c <st_prep_buffer+0x610>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	695b      	ldr	r3, [r3, #20]
 800abf0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800abf2:	1c18      	adds	r0, r3, #0
 800abf4:	f7f6 f86e 	bl	8000cd4 <__aeabi_fsub>
 800abf8:	1c03      	adds	r3, r0, #0
 800abfa:	6979      	ldr	r1, [r7, #20]
 800abfc:	1c18      	adds	r0, r3, #0
 800abfe:	f7f5 ff49 	bl	8000a94 <__aeabi_fmul>
 800ac02:	1c03      	adds	r3, r0, #0
 800ac04:	1c19      	adds	r1, r3, #0
 800ac06:	1c20      	adds	r0, r4, #0
 800ac08:	f7f5 fbc2 	bl	8000390 <__aeabi_fadd>
 800ac0c:	1c03      	adds	r3, r0, #0
				float intersect_distance =
 800ac0e:	21fc      	movs	r1, #252	; 0xfc
 800ac10:	0589      	lsls	r1, r1, #22
 800ac12:	1c18      	adds	r0, r3, #0
 800ac14:	f7f5 ff3e 	bl	8000a94 <__aeabi_fmul>
 800ac18:	1c03      	adds	r3, r0, #0
 800ac1a:	607b      	str	r3, [r7, #4]

        if (pl_block->entry_speed_sqr > nominal_speed_sqr) { // Only occurs during override reductions.
 800ac1c:	4bbb      	ldr	r3, [pc, #748]	; (800af0c <st_prep_buffer+0x610>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	695b      	ldr	r3, [r3, #20]
 800ac22:	68b9      	ldr	r1, [r7, #8]
 800ac24:	1c18      	adds	r0, r3, #0
 800ac26:	f7f5 fb69 	bl	80002fc <__aeabi_fcmpgt>
 800ac2a:	1e03      	subs	r3, r0, #0
 800ac2c:	d05d      	beq.n	800acea <st_prep_buffer+0x3ee>
          prep.accelerate_until = pl_block->millimeters - inv_2_accel*(pl_block->entry_speed_sqr-nominal_speed_sqr);
 800ac2e:	4bb7      	ldr	r3, [pc, #732]	; (800af0c <st_prep_buffer+0x610>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	6a1c      	ldr	r4, [r3, #32]
 800ac34:	4bb5      	ldr	r3, [pc, #724]	; (800af0c <st_prep_buffer+0x610>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	695b      	ldr	r3, [r3, #20]
 800ac3a:	68b9      	ldr	r1, [r7, #8]
 800ac3c:	1c18      	adds	r0, r3, #0
 800ac3e:	f7f6 f849 	bl	8000cd4 <__aeabi_fsub>
 800ac42:	1c03      	adds	r3, r0, #0
 800ac44:	6979      	ldr	r1, [r7, #20]
 800ac46:	1c18      	adds	r0, r3, #0
 800ac48:	f7f5 ff24 	bl	8000a94 <__aeabi_fmul>
 800ac4c:	1c03      	adds	r3, r0, #0
 800ac4e:	1c19      	adds	r1, r3, #0
 800ac50:	1c20      	adds	r0, r4, #0
 800ac52:	f7f6 f83f 	bl	8000cd4 <__aeabi_fsub>
 800ac56:	1c03      	adds	r3, r0, #0
 800ac58:	1c1a      	adds	r2, r3, #0
 800ac5a:	4bab      	ldr	r3, [pc, #684]	; (800af08 <st_prep_buffer+0x60c>)
 800ac5c:	629a      	str	r2, [r3, #40]	; 0x28
          if (prep.accelerate_until <= 0.0f) { // Deceleration-only.
 800ac5e:	4baa      	ldr	r3, [pc, #680]	; (800af08 <st_prep_buffer+0x60c>)
 800ac60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac62:	2100      	movs	r1, #0
 800ac64:	1c18      	adds	r0, r3, #0
 800ac66:	f7f5 fb3f 	bl	80002e8 <__aeabi_fcmple>
 800ac6a:	1e03      	subs	r3, r0, #0
 800ac6c:	d029      	beq.n	800acc2 <st_prep_buffer+0x3c6>
            prep.ramp_type = RAMP_DECEL;
 800ac6e:	4ba6      	ldr	r3, [pc, #664]	; (800af08 <st_prep_buffer+0x60c>)
 800ac70:	2202      	movs	r2, #2
 800ac72:	751a      	strb	r2, [r3, #20]
            // prep.decelerate_after = pl_block->millimeters;
            // prep.maximum_speed = prep.current_speed;

            // Compute override block exit speed since it doesn't match the planner exit speed.
            prep.exit_speed = sqrtf(pl_block->entry_speed_sqr - 2*pl_block->acceleration*pl_block->millimeters);
 800ac74:	4ba5      	ldr	r3, [pc, #660]	; (800af0c <st_prep_buffer+0x610>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	695c      	ldr	r4, [r3, #20]
 800ac7a:	4ba4      	ldr	r3, [pc, #656]	; (800af0c <st_prep_buffer+0x610>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	69db      	ldr	r3, [r3, #28]
 800ac80:	1c19      	adds	r1, r3, #0
 800ac82:	1c18      	adds	r0, r3, #0
 800ac84:	f7f5 fb84 	bl	8000390 <__aeabi_fadd>
 800ac88:	1c03      	adds	r3, r0, #0
 800ac8a:	1c1a      	adds	r2, r3, #0
 800ac8c:	4b9f      	ldr	r3, [pc, #636]	; (800af0c <st_prep_buffer+0x610>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	6a1b      	ldr	r3, [r3, #32]
 800ac92:	1c19      	adds	r1, r3, #0
 800ac94:	1c10      	adds	r0, r2, #0
 800ac96:	f7f5 fefd 	bl	8000a94 <__aeabi_fmul>
 800ac9a:	1c03      	adds	r3, r0, #0
 800ac9c:	1c19      	adds	r1, r3, #0
 800ac9e:	1c20      	adds	r0, r4, #0
 800aca0:	f7f6 f818 	bl	8000cd4 <__aeabi_fsub>
 800aca4:	1c03      	adds	r3, r0, #0
 800aca6:	1c18      	adds	r0, r3, #0
 800aca8:	f001 fd62 	bl	800c770 <sqrtf>
 800acac:	1c02      	adds	r2, r0, #0
 800acae:	4b96      	ldr	r3, [pc, #600]	; (800af08 <st_prep_buffer+0x60c>)
 800acb0:	625a      	str	r2, [r3, #36]	; 0x24
            prep.recalculate_flag |= PREP_FLAG_DECEL_OVERRIDE; // Flag to load next block as deceleration override.
 800acb2:	4b95      	ldr	r3, [pc, #596]	; (800af08 <st_prep_buffer+0x60c>)
 800acb4:	785b      	ldrb	r3, [r3, #1]
 800acb6:	2208      	movs	r2, #8
 800acb8:	4313      	orrs	r3, r2
 800acba:	b2da      	uxtb	r2, r3
 800acbc:	4b92      	ldr	r3, [pc, #584]	; (800af08 <st_prep_buffer+0x60c>)
 800acbe:	705a      	strb	r2, [r3, #1]
 800acc0:	e089      	b.n	800add6 <st_prep_buffer+0x4da>
            // Can be tricky since entry speed will be current speed, as in feed holds.
            // Also, look into near-zero speed handling issues with this.

          } else {
            // Decelerate to cruise or cruise-decelerate types. Guaranteed to intersect updated plan.
            prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 800acc2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800acc4:	68b8      	ldr	r0, [r7, #8]
 800acc6:	f7f6 f805 	bl	8000cd4 <__aeabi_fsub>
 800acca:	1c03      	adds	r3, r0, #0
 800accc:	6979      	ldr	r1, [r7, #20]
 800acce:	1c18      	adds	r0, r3, #0
 800acd0:	f7f5 fee0 	bl	8000a94 <__aeabi_fmul>
 800acd4:	1c03      	adds	r3, r0, #0
 800acd6:	1c1a      	adds	r2, r3, #0
 800acd8:	4b8b      	ldr	r3, [pc, #556]	; (800af08 <st_prep_buffer+0x60c>)
 800acda:	62da      	str	r2, [r3, #44]	; 0x2c
            prep.maximum_speed = nominal_speed;
 800acdc:	4b8a      	ldr	r3, [pc, #552]	; (800af08 <st_prep_buffer+0x60c>)
 800acde:	68fa      	ldr	r2, [r7, #12]
 800ace0:	621a      	str	r2, [r3, #32]
            prep.ramp_type = RAMP_DECEL_OVERRIDE;
 800ace2:	4b89      	ldr	r3, [pc, #548]	; (800af08 <st_prep_buffer+0x60c>)
 800ace4:	2203      	movs	r2, #3
 800ace6:	751a      	strb	r2, [r3, #20]
 800ace8:	e075      	b.n	800add6 <st_prep_buffer+0x4da>
          }
				} else if (intersect_distance > 0.0f) {
 800acea:	2100      	movs	r1, #0
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f7f5 fb05 	bl	80002fc <__aeabi_fcmpgt>
 800acf2:	1e03      	subs	r3, r0, #0
 800acf4:	d068      	beq.n	800adc8 <st_prep_buffer+0x4cc>
					if (intersect_distance < pl_block->millimeters) { // Either trapezoid or triangle types
 800acf6:	4b85      	ldr	r3, [pc, #532]	; (800af0c <st_prep_buffer+0x610>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	6a1b      	ldr	r3, [r3, #32]
 800acfc:	6879      	ldr	r1, [r7, #4]
 800acfe:	1c18      	adds	r0, r3, #0
 800ad00:	f7f5 fafc 	bl	80002fc <__aeabi_fcmpgt>
 800ad04:	1e03      	subs	r3, r0, #0
 800ad06:	d05b      	beq.n	800adc0 <st_prep_buffer+0x4c4>
						// NOTE: For acceleration-cruise and cruise-only types, following calculation will be 0.0.
						prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 800ad08:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ad0a:	68b8      	ldr	r0, [r7, #8]
 800ad0c:	f7f5 ffe2 	bl	8000cd4 <__aeabi_fsub>
 800ad10:	1c03      	adds	r3, r0, #0
 800ad12:	6979      	ldr	r1, [r7, #20]
 800ad14:	1c18      	adds	r0, r3, #0
 800ad16:	f7f5 febd 	bl	8000a94 <__aeabi_fmul>
 800ad1a:	1c03      	adds	r3, r0, #0
 800ad1c:	1c1a      	adds	r2, r3, #0
 800ad1e:	4b7a      	ldr	r3, [pc, #488]	; (800af08 <st_prep_buffer+0x60c>)
 800ad20:	62da      	str	r2, [r3, #44]	; 0x2c
						if (prep.decelerate_after < intersect_distance) { // Trapezoid type
 800ad22:	4b79      	ldr	r3, [pc, #484]	; (800af08 <st_prep_buffer+0x60c>)
 800ad24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad26:	6879      	ldr	r1, [r7, #4]
 800ad28:	1c18      	adds	r0, r3, #0
 800ad2a:	f7f5 fad3 	bl	80002d4 <__aeabi_fcmplt>
 800ad2e:	1e03      	subs	r3, r0, #0
 800ad30:	d027      	beq.n	800ad82 <st_prep_buffer+0x486>
							prep.maximum_speed = nominal_speed;
 800ad32:	4b75      	ldr	r3, [pc, #468]	; (800af08 <st_prep_buffer+0x60c>)
 800ad34:	68fa      	ldr	r2, [r7, #12]
 800ad36:	621a      	str	r2, [r3, #32]
							if (pl_block->entry_speed_sqr == nominal_speed_sqr) {
 800ad38:	4b74      	ldr	r3, [pc, #464]	; (800af0c <st_prep_buffer+0x610>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	695b      	ldr	r3, [r3, #20]
 800ad3e:	68b9      	ldr	r1, [r7, #8]
 800ad40:	1c18      	adds	r0, r3, #0
 800ad42:	f7f5 fac1 	bl	80002c8 <__aeabi_fcmpeq>
 800ad46:	1e03      	subs	r3, r0, #0
 800ad48:	d003      	beq.n	800ad52 <st_prep_buffer+0x456>
								// Cruise-deceleration or cruise-only type.
								prep.ramp_type = RAMP_CRUISE;
 800ad4a:	4b6f      	ldr	r3, [pc, #444]	; (800af08 <st_prep_buffer+0x60c>)
 800ad4c:	2201      	movs	r2, #1
 800ad4e:	751a      	strb	r2, [r3, #20]
 800ad50:	e041      	b.n	800add6 <st_prep_buffer+0x4da>
							} else {
								// Full-trapezoid or acceleration-cruise types
								prep.accelerate_until -= inv_2_accel*(nominal_speed_sqr-pl_block->entry_speed_sqr);
 800ad52:	4b6d      	ldr	r3, [pc, #436]	; (800af08 <st_prep_buffer+0x60c>)
 800ad54:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800ad56:	4b6d      	ldr	r3, [pc, #436]	; (800af0c <st_prep_buffer+0x610>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	695b      	ldr	r3, [r3, #20]
 800ad5c:	1c19      	adds	r1, r3, #0
 800ad5e:	68b8      	ldr	r0, [r7, #8]
 800ad60:	f7f5 ffb8 	bl	8000cd4 <__aeabi_fsub>
 800ad64:	1c03      	adds	r3, r0, #0
 800ad66:	6979      	ldr	r1, [r7, #20]
 800ad68:	1c18      	adds	r0, r3, #0
 800ad6a:	f7f5 fe93 	bl	8000a94 <__aeabi_fmul>
 800ad6e:	1c03      	adds	r3, r0, #0
 800ad70:	1c19      	adds	r1, r3, #0
 800ad72:	1c20      	adds	r0, r4, #0
 800ad74:	f7f5 ffae 	bl	8000cd4 <__aeabi_fsub>
 800ad78:	1c03      	adds	r3, r0, #0
 800ad7a:	1c1a      	adds	r2, r3, #0
 800ad7c:	4b62      	ldr	r3, [pc, #392]	; (800af08 <st_prep_buffer+0x60c>)
 800ad7e:	629a      	str	r2, [r3, #40]	; 0x28
 800ad80:	e029      	b.n	800add6 <st_prep_buffer+0x4da>
							}
						} else { // Triangle type
							prep.accelerate_until = intersect_distance;
 800ad82:	4b61      	ldr	r3, [pc, #388]	; (800af08 <st_prep_buffer+0x60c>)
 800ad84:	687a      	ldr	r2, [r7, #4]
 800ad86:	629a      	str	r2, [r3, #40]	; 0x28
							prep.decelerate_after = intersect_distance;
 800ad88:	4b5f      	ldr	r3, [pc, #380]	; (800af08 <st_prep_buffer+0x60c>)
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	62da      	str	r2, [r3, #44]	; 0x2c
							prep.maximum_speed = sqrtf(2.0f*pl_block->acceleration*intersect_distance+exit_speed_sqr);
 800ad8e:	4b5f      	ldr	r3, [pc, #380]	; (800af0c <st_prep_buffer+0x610>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	69db      	ldr	r3, [r3, #28]
 800ad94:	1c19      	adds	r1, r3, #0
 800ad96:	1c18      	adds	r0, r3, #0
 800ad98:	f7f5 fafa 	bl	8000390 <__aeabi_fadd>
 800ad9c:	1c03      	adds	r3, r0, #0
 800ad9e:	6879      	ldr	r1, [r7, #4]
 800ada0:	1c18      	adds	r0, r3, #0
 800ada2:	f7f5 fe77 	bl	8000a94 <__aeabi_fmul>
 800ada6:	1c03      	adds	r3, r0, #0
 800ada8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800adaa:	1c18      	adds	r0, r3, #0
 800adac:	f7f5 faf0 	bl	8000390 <__aeabi_fadd>
 800adb0:	1c03      	adds	r3, r0, #0
 800adb2:	1c18      	adds	r0, r3, #0
 800adb4:	f001 fcdc 	bl	800c770 <sqrtf>
 800adb8:	1c02      	adds	r2, r0, #0
 800adba:	4b53      	ldr	r3, [pc, #332]	; (800af08 <st_prep_buffer+0x60c>)
 800adbc:	621a      	str	r2, [r3, #32]
 800adbe:	e00a      	b.n	800add6 <st_prep_buffer+0x4da>
						}
					} else { // Deceleration-only type
            prep.ramp_type = RAMP_DECEL;
 800adc0:	4b51      	ldr	r3, [pc, #324]	; (800af08 <st_prep_buffer+0x60c>)
 800adc2:	2202      	movs	r2, #2
 800adc4:	751a      	strb	r2, [r3, #20]
 800adc6:	e006      	b.n	800add6 <st_prep_buffer+0x4da>
            // prep.decelerate_after = pl_block->millimeters;
            // prep.maximum_speed = prep.current_speed;
					}
				} else { // Acceleration-only type
					prep.accelerate_until = 0.0f;
 800adc8:	4b4f      	ldr	r3, [pc, #316]	; (800af08 <st_prep_buffer+0x60c>)
 800adca:	2200      	movs	r2, #0
 800adcc:	629a      	str	r2, [r3, #40]	; 0x28
					// prep.decelerate_after = 0.0f;
					prep.maximum_speed = prep.exit_speed;
 800adce:	4b4e      	ldr	r3, [pc, #312]	; (800af08 <st_prep_buffer+0x60c>)
 800add0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800add2:	4b4d      	ldr	r3, [pc, #308]	; (800af08 <st_prep_buffer+0x60c>)
 800add4:	621a      	str	r2, [r3, #32]
				}
			}
      
      #ifdef VARIABLE_SPINDLE
        bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM); // Force update whenever updating block.
 800add6:	4b4e      	ldr	r3, [pc, #312]	; (800af10 <st_prep_buffer+0x614>)
 800add8:	791b      	ldrb	r3, [r3, #4]
 800adda:	2208      	movs	r2, #8
 800addc:	4313      	orrs	r3, r2
 800adde:	b2da      	uxtb	r2, r3
 800ade0:	4b4b      	ldr	r3, [pc, #300]	; (800af10 <st_prep_buffer+0x614>)
 800ade2:	711a      	strb	r2, [r3, #4]
      #endif
    }
    
    // Initialize new segment
    segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 800ade4:	4b4b      	ldr	r3, [pc, #300]	; (800af14 <st_prep_buffer+0x618>)
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	00da      	lsls	r2, r3, #3
 800adea:	4b4b      	ldr	r3, [pc, #300]	; (800af18 <st_prep_buffer+0x61c>)
 800adec:	18d3      	adds	r3, r2, r3
 800adee:	633b      	str	r3, [r7, #48]	; 0x30

    // Set new segment to point to the current segment data block.
    prep_segment->st_block_index = prep.st_block_index;
 800adf0:	4b45      	ldr	r3, [pc, #276]	; (800af08 <st_prep_buffer+0x60c>)
 800adf2:	781a      	ldrb	r2, [r3, #0]
 800adf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adf6:	711a      	strb	r2, [r3, #4]
      acceleration ramp, cruising state, and deceleration ramp. Each ramp's travel distance
      may range from zero to the length of the block. Velocity profiles can end either at
      the end of planner block (typical) or mid-block at the end of a forced deceleration,
      such as from a feed hold.
    */
    float dt_max = DT_SEGMENT; // Maximum segment time
 800adf8:	4b48      	ldr	r3, [pc, #288]	; (800af1c <st_prep_buffer+0x620>)
 800adfa:	64fb      	str	r3, [r7, #76]	; 0x4c
    float dt = 0.0f; // Initialize segment time
 800adfc:	2300      	movs	r3, #0
 800adfe:	64bb      	str	r3, [r7, #72]	; 0x48
    float time_var = dt_max; // Time worker variable
 800ae00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae02:	647b      	str	r3, [r7, #68]	; 0x44
    float mm_var; // mm-Distance worker variable
    float speed_var; // Speed worker variable
    float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
 800ae04:	4b41      	ldr	r3, [pc, #260]	; (800af0c <st_prep_buffer+0x610>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	6a1b      	ldr	r3, [r3, #32]
 800ae0a:	643b      	str	r3, [r7, #64]	; 0x40
    float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 800ae0c:	4b3e      	ldr	r3, [pc, #248]	; (800af08 <st_prep_buffer+0x60c>)
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	1c19      	adds	r1, r3, #0
 800ae12:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ae14:	f7f5 ff5e 	bl	8000cd4 <__aeabi_fsub>
 800ae18:	1c03      	adds	r3, r0, #0
 800ae1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (minimum_mm < 0.0f) { minimum_mm = 0.0f; }
 800ae1c:	2100      	movs	r1, #0
 800ae1e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ae20:	f7f5 fa58 	bl	80002d4 <__aeabi_fcmplt>
 800ae24:	1e03      	subs	r3, r0, #0
 800ae26:	d100      	bne.n	800ae2a <st_prep_buffer+0x52e>
 800ae28:	e001      	b.n	800ae2e <st_prep_buffer+0x532>
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	63fb      	str	r3, [r7, #60]	; 0x3c

    do {
      switch (prep.ramp_type) {
 800ae2e:	4b36      	ldr	r3, [pc, #216]	; (800af08 <st_prep_buffer+0x60c>)
 800ae30:	7d1b      	ldrb	r3, [r3, #20]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d100      	bne.n	800ae38 <st_prep_buffer+0x53c>
 800ae36:	e0db      	b.n	800aff0 <st_prep_buffer+0x6f4>
 800ae38:	2b03      	cmp	r3, #3
 800ae3a:	d002      	beq.n	800ae42 <st_prep_buffer+0x546>
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d06f      	beq.n	800af20 <st_prep_buffer+0x624>
 800ae40:	e105      	b.n	800b04e <st_prep_buffer+0x752>
        case RAMP_DECEL_OVERRIDE:
          speed_var = pl_block->acceleration*time_var;
 800ae42:	4b32      	ldr	r3, [pc, #200]	; (800af0c <st_prep_buffer+0x610>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	69db      	ldr	r3, [r3, #28]
 800ae48:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ae4a:	1c18      	adds	r0, r3, #0
 800ae4c:	f7f5 fe22 	bl	8000a94 <__aeabi_fmul>
 800ae50:	1c03      	adds	r3, r0, #0
 800ae52:	62fb      	str	r3, [r7, #44]	; 0x2c
          mm_var = time_var*(prep.current_speed - 0.5f*speed_var);
 800ae54:	4b2c      	ldr	r3, [pc, #176]	; (800af08 <st_prep_buffer+0x60c>)
 800ae56:	69dc      	ldr	r4, [r3, #28]
 800ae58:	21fc      	movs	r1, #252	; 0xfc
 800ae5a:	0589      	lsls	r1, r1, #22
 800ae5c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae5e:	f7f5 fe19 	bl	8000a94 <__aeabi_fmul>
 800ae62:	1c03      	adds	r3, r0, #0
 800ae64:	1c19      	adds	r1, r3, #0
 800ae66:	1c20      	adds	r0, r4, #0
 800ae68:	f7f5 ff34 	bl	8000cd4 <__aeabi_fsub>
 800ae6c:	1c03      	adds	r3, r0, #0
 800ae6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ae70:	1c18      	adds	r0, r3, #0
 800ae72:	f7f5 fe0f 	bl	8000a94 <__aeabi_fmul>
 800ae76:	1c03      	adds	r3, r0, #0
 800ae78:	62bb      	str	r3, [r7, #40]	; 0x28
          mm_remaining -= mm_var;
 800ae7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae7c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ae7e:	f7f5 ff29 	bl	8000cd4 <__aeabi_fsub>
 800ae82:	1c03      	adds	r3, r0, #0
 800ae84:	643b      	str	r3, [r7, #64]	; 0x40
          if ((mm_remaining < prep.accelerate_until) || (mm_var <= 0)) {
 800ae86:	4b20      	ldr	r3, [pc, #128]	; (800af08 <st_prep_buffer+0x60c>)
 800ae88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ae8c:	1c18      	adds	r0, r3, #0
 800ae8e:	f7f5 fa35 	bl	80002fc <__aeabi_fcmpgt>
 800ae92:	1e03      	subs	r3, r0, #0
 800ae94:	d105      	bne.n	800aea2 <st_prep_buffer+0x5a6>
 800ae96:	2100      	movs	r1, #0
 800ae98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae9a:	f7f5 fa25 	bl	80002e8 <__aeabi_fcmple>
 800ae9e:	1e03      	subs	r3, r0, #0
 800aea0:	d027      	beq.n	800aef2 <st_prep_buffer+0x5f6>
            // Cruise or cruise-deceleration types only for deceleration override.
            mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
 800aea2:	4b19      	ldr	r3, [pc, #100]	; (800af08 <st_prep_buffer+0x60c>)
 800aea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aea6:	643b      	str	r3, [r7, #64]	; 0x40
            time_var = 2.0f*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 800aea8:	4b18      	ldr	r3, [pc, #96]	; (800af0c <st_prep_buffer+0x610>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	6a1b      	ldr	r3, [r3, #32]
 800aeae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aeb0:	1c18      	adds	r0, r3, #0
 800aeb2:	f7f5 ff0f 	bl	8000cd4 <__aeabi_fsub>
 800aeb6:	1c03      	adds	r3, r0, #0
 800aeb8:	1c19      	adds	r1, r3, #0
 800aeba:	1c18      	adds	r0, r3, #0
 800aebc:	f7f5 fa68 	bl	8000390 <__aeabi_fadd>
 800aec0:	1c03      	adds	r3, r0, #0
 800aec2:	1c1c      	adds	r4, r3, #0
 800aec4:	4b10      	ldr	r3, [pc, #64]	; (800af08 <st_prep_buffer+0x60c>)
 800aec6:	69da      	ldr	r2, [r3, #28]
 800aec8:	4b0f      	ldr	r3, [pc, #60]	; (800af08 <st_prep_buffer+0x60c>)
 800aeca:	6a1b      	ldr	r3, [r3, #32]
 800aecc:	1c19      	adds	r1, r3, #0
 800aece:	1c10      	adds	r0, r2, #0
 800aed0:	f7f5 fa5e 	bl	8000390 <__aeabi_fadd>
 800aed4:	1c03      	adds	r3, r0, #0
 800aed6:	1c19      	adds	r1, r3, #0
 800aed8:	1c20      	adds	r0, r4, #0
 800aeda:	f7f5 fbeb 	bl	80006b4 <__aeabi_fdiv>
 800aede:	1c03      	adds	r3, r0, #0
 800aee0:	647b      	str	r3, [r7, #68]	; 0x44
            prep.ramp_type = RAMP_CRUISE;
 800aee2:	4b09      	ldr	r3, [pc, #36]	; (800af08 <st_prep_buffer+0x60c>)
 800aee4:	2201      	movs	r2, #1
 800aee6:	751a      	strb	r2, [r3, #20]
            prep.current_speed = prep.maximum_speed;
 800aee8:	4b07      	ldr	r3, [pc, #28]	; (800af08 <st_prep_buffer+0x60c>)
 800aeea:	6a1a      	ldr	r2, [r3, #32]
 800aeec:	4b06      	ldr	r3, [pc, #24]	; (800af08 <st_prep_buffer+0x60c>)
 800aeee:	61da      	str	r2, [r3, #28]
          } else { // Mid-deceleration override ramp.
            prep.current_speed -= speed_var;
          }
          break;
 800aef0:	e10e      	b.n	800b110 <st_prep_buffer+0x814>
            prep.current_speed -= speed_var;
 800aef2:	4b05      	ldr	r3, [pc, #20]	; (800af08 <st_prep_buffer+0x60c>)
 800aef4:	69db      	ldr	r3, [r3, #28]
 800aef6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aef8:	1c18      	adds	r0, r3, #0
 800aefa:	f7f5 feeb 	bl	8000cd4 <__aeabi_fsub>
 800aefe:	1c03      	adds	r3, r0, #0
 800af00:	1c1a      	adds	r2, r3, #0
 800af02:	4b01      	ldr	r3, [pc, #4]	; (800af08 <st_prep_buffer+0x60c>)
 800af04:	61da      	str	r2, [r3, #28]
          break;
 800af06:	e103      	b.n	800b110 <st_prep_buffer+0x814>
 800af08:	20000524 	.word	0x20000524
 800af0c:	2000051c 	.word	0x2000051c
 800af10:	20000b2c 	.word	0x20000b2c
 800af14:	20000511 	.word	0x20000511
 800af18:	200004b4 	.word	0x200004b4
 800af1c:	38aec33e 	.word	0x38aec33e
        case RAMP_ACCEL:
          // NOTE: Acceleration ramp only computes during first do-while loop.
          speed_var = pl_block->acceleration*time_var;
 800af20:	4bd0      	ldr	r3, [pc, #832]	; (800b264 <st_prep_buffer+0x968>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	69db      	ldr	r3, [r3, #28]
 800af26:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800af28:	1c18      	adds	r0, r3, #0
 800af2a:	f7f5 fdb3 	bl	8000a94 <__aeabi_fmul>
 800af2e:	1c03      	adds	r3, r0, #0
 800af30:	62fb      	str	r3, [r7, #44]	; 0x2c
          mm_remaining -= time_var*(prep.current_speed + 0.5f*speed_var);
 800af32:	4bcd      	ldr	r3, [pc, #820]	; (800b268 <st_prep_buffer+0x96c>)
 800af34:	69dc      	ldr	r4, [r3, #28]
 800af36:	21fc      	movs	r1, #252	; 0xfc
 800af38:	0589      	lsls	r1, r1, #22
 800af3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800af3c:	f7f5 fdaa 	bl	8000a94 <__aeabi_fmul>
 800af40:	1c03      	adds	r3, r0, #0
 800af42:	1c19      	adds	r1, r3, #0
 800af44:	1c20      	adds	r0, r4, #0
 800af46:	f7f5 fa23 	bl	8000390 <__aeabi_fadd>
 800af4a:	1c03      	adds	r3, r0, #0
 800af4c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800af4e:	1c18      	adds	r0, r3, #0
 800af50:	f7f5 fda0 	bl	8000a94 <__aeabi_fmul>
 800af54:	1c03      	adds	r3, r0, #0
 800af56:	1c19      	adds	r1, r3, #0
 800af58:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800af5a:	f7f5 febb 	bl	8000cd4 <__aeabi_fsub>
 800af5e:	1c03      	adds	r3, r0, #0
 800af60:	643b      	str	r3, [r7, #64]	; 0x40
          if (mm_remaining < prep.accelerate_until) { // End of acceleration ramp.
 800af62:	4bc1      	ldr	r3, [pc, #772]	; (800b268 <st_prep_buffer+0x96c>)
 800af64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af68:	1c18      	adds	r0, r3, #0
 800af6a:	f7f5 f9c7 	bl	80002fc <__aeabi_fcmpgt>
 800af6e:	1e03      	subs	r3, r0, #0
 800af70:	d033      	beq.n	800afda <st_prep_buffer+0x6de>
            // Acceleration-cruise, acceleration-deceleration ramp junction, or end of block.
            mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
 800af72:	4bbd      	ldr	r3, [pc, #756]	; (800b268 <st_prep_buffer+0x96c>)
 800af74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af76:	643b      	str	r3, [r7, #64]	; 0x40
            time_var = 2.0f*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 800af78:	4bba      	ldr	r3, [pc, #744]	; (800b264 <st_prep_buffer+0x968>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	6a1b      	ldr	r3, [r3, #32]
 800af7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af80:	1c18      	adds	r0, r3, #0
 800af82:	f7f5 fea7 	bl	8000cd4 <__aeabi_fsub>
 800af86:	1c03      	adds	r3, r0, #0
 800af88:	1c19      	adds	r1, r3, #0
 800af8a:	1c18      	adds	r0, r3, #0
 800af8c:	f7f5 fa00 	bl	8000390 <__aeabi_fadd>
 800af90:	1c03      	adds	r3, r0, #0
 800af92:	1c1c      	adds	r4, r3, #0
 800af94:	4bb4      	ldr	r3, [pc, #720]	; (800b268 <st_prep_buffer+0x96c>)
 800af96:	69da      	ldr	r2, [r3, #28]
 800af98:	4bb3      	ldr	r3, [pc, #716]	; (800b268 <st_prep_buffer+0x96c>)
 800af9a:	6a1b      	ldr	r3, [r3, #32]
 800af9c:	1c19      	adds	r1, r3, #0
 800af9e:	1c10      	adds	r0, r2, #0
 800afa0:	f7f5 f9f6 	bl	8000390 <__aeabi_fadd>
 800afa4:	1c03      	adds	r3, r0, #0
 800afa6:	1c19      	adds	r1, r3, #0
 800afa8:	1c20      	adds	r0, r4, #0
 800afaa:	f7f5 fb83 	bl	80006b4 <__aeabi_fdiv>
 800afae:	1c03      	adds	r3, r0, #0
 800afb0:	647b      	str	r3, [r7, #68]	; 0x44
            if (mm_remaining == prep.decelerate_after) { prep.ramp_type = RAMP_DECEL; }
 800afb2:	4bad      	ldr	r3, [pc, #692]	; (800b268 <st_prep_buffer+0x96c>)
 800afb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afb6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800afb8:	1c18      	adds	r0, r3, #0
 800afba:	f7f5 f985 	bl	80002c8 <__aeabi_fcmpeq>
 800afbe:	1e03      	subs	r3, r0, #0
 800afc0:	d003      	beq.n	800afca <st_prep_buffer+0x6ce>
 800afc2:	4ba9      	ldr	r3, [pc, #676]	; (800b268 <st_prep_buffer+0x96c>)
 800afc4:	2202      	movs	r2, #2
 800afc6:	751a      	strb	r2, [r3, #20]
 800afc8:	e002      	b.n	800afd0 <st_prep_buffer+0x6d4>
            else { prep.ramp_type = RAMP_CRUISE; }
 800afca:	4ba7      	ldr	r3, [pc, #668]	; (800b268 <st_prep_buffer+0x96c>)
 800afcc:	2201      	movs	r2, #1
 800afce:	751a      	strb	r2, [r3, #20]
            prep.current_speed = prep.maximum_speed;
 800afd0:	4ba5      	ldr	r3, [pc, #660]	; (800b268 <st_prep_buffer+0x96c>)
 800afd2:	6a1a      	ldr	r2, [r3, #32]
 800afd4:	4ba4      	ldr	r3, [pc, #656]	; (800b268 <st_prep_buffer+0x96c>)
 800afd6:	61da      	str	r2, [r3, #28]
          } else { // Acceleration only.
            prep.current_speed += speed_var;
          }
          break;
 800afd8:	e09a      	b.n	800b110 <st_prep_buffer+0x814>
            prep.current_speed += speed_var;
 800afda:	4ba3      	ldr	r3, [pc, #652]	; (800b268 <st_prep_buffer+0x96c>)
 800afdc:	69db      	ldr	r3, [r3, #28]
 800afde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800afe0:	1c18      	adds	r0, r3, #0
 800afe2:	f7f5 f9d5 	bl	8000390 <__aeabi_fadd>
 800afe6:	1c03      	adds	r3, r0, #0
 800afe8:	1c1a      	adds	r2, r3, #0
 800afea:	4b9f      	ldr	r3, [pc, #636]	; (800b268 <st_prep_buffer+0x96c>)
 800afec:	61da      	str	r2, [r3, #28]
          break;
 800afee:	e08f      	b.n	800b110 <st_prep_buffer+0x814>
        case RAMP_CRUISE:
          // NOTE: mm_var used to retain the last mm_remaining for incomplete segment time_var calculations.
          // NOTE: If maximum_speed*time_var value is too low, round-off can cause mm_var to not change. To
          //   prevent this, simply enforce a minimum speed threshold in the planner.
          mm_var = mm_remaining - prep.maximum_speed*time_var;
 800aff0:	4b9d      	ldr	r3, [pc, #628]	; (800b268 <st_prep_buffer+0x96c>)
 800aff2:	6a1b      	ldr	r3, [r3, #32]
 800aff4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aff6:	1c18      	adds	r0, r3, #0
 800aff8:	f7f5 fd4c 	bl	8000a94 <__aeabi_fmul>
 800affc:	1c03      	adds	r3, r0, #0
 800affe:	1c19      	adds	r1, r3, #0
 800b000:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b002:	f7f5 fe67 	bl	8000cd4 <__aeabi_fsub>
 800b006:	1c03      	adds	r3, r0, #0
 800b008:	62bb      	str	r3, [r7, #40]	; 0x28
          if (mm_var < prep.decelerate_after) { // End of cruise.
 800b00a:	4b97      	ldr	r3, [pc, #604]	; (800b268 <st_prep_buffer+0x96c>)
 800b00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b00e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b010:	1c18      	adds	r0, r3, #0
 800b012:	f7f5 f973 	bl	80002fc <__aeabi_fcmpgt>
 800b016:	1e03      	subs	r3, r0, #0
 800b018:	d016      	beq.n	800b048 <st_prep_buffer+0x74c>
            // Cruise-deceleration junction or end of block.
            time_var = (mm_remaining - prep.decelerate_after)/prep.maximum_speed;
 800b01a:	4b93      	ldr	r3, [pc, #588]	; (800b268 <st_prep_buffer+0x96c>)
 800b01c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b01e:	1c19      	adds	r1, r3, #0
 800b020:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b022:	f7f5 fe57 	bl	8000cd4 <__aeabi_fsub>
 800b026:	1c03      	adds	r3, r0, #0
 800b028:	1c1a      	adds	r2, r3, #0
 800b02a:	4b8f      	ldr	r3, [pc, #572]	; (800b268 <st_prep_buffer+0x96c>)
 800b02c:	6a1b      	ldr	r3, [r3, #32]
 800b02e:	1c19      	adds	r1, r3, #0
 800b030:	1c10      	adds	r0, r2, #0
 800b032:	f7f5 fb3f 	bl	80006b4 <__aeabi_fdiv>
 800b036:	1c03      	adds	r3, r0, #0
 800b038:	647b      	str	r3, [r7, #68]	; 0x44
            mm_remaining = prep.decelerate_after; // NOTE: 0.0 at EOB
 800b03a:	4b8b      	ldr	r3, [pc, #556]	; (800b268 <st_prep_buffer+0x96c>)
 800b03c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b03e:	643b      	str	r3, [r7, #64]	; 0x40
            prep.ramp_type = RAMP_DECEL;
 800b040:	4b89      	ldr	r3, [pc, #548]	; (800b268 <st_prep_buffer+0x96c>)
 800b042:	2202      	movs	r2, #2
 800b044:	751a      	strb	r2, [r3, #20]
          } else { // Cruising only.
            mm_remaining = mm_var;
          }
          break;
 800b046:	e063      	b.n	800b110 <st_prep_buffer+0x814>
            mm_remaining = mm_var;
 800b048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b04a:	643b      	str	r3, [r7, #64]	; 0x40
          break;
 800b04c:	e060      	b.n	800b110 <st_prep_buffer+0x814>
        default: // case RAMP_DECEL:
          // NOTE: mm_var used as a misc worker variable to prevent errors when near zero speed.
          speed_var = pl_block->acceleration*time_var; // Used as delta speed (mm/min)
 800b04e:	4b85      	ldr	r3, [pc, #532]	; (800b264 <st_prep_buffer+0x968>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	69db      	ldr	r3, [r3, #28]
 800b054:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b056:	1c18      	adds	r0, r3, #0
 800b058:	f7f5 fd1c 	bl	8000a94 <__aeabi_fmul>
 800b05c:	1c03      	adds	r3, r0, #0
 800b05e:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (prep.current_speed > speed_var) { // Check if at or below zero speed.
 800b060:	4b81      	ldr	r3, [pc, #516]	; (800b268 <st_prep_buffer+0x96c>)
 800b062:	69db      	ldr	r3, [r3, #28]
 800b064:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b066:	1c18      	adds	r0, r3, #0
 800b068:	f7f5 f948 	bl	80002fc <__aeabi_fcmpgt>
 800b06c:	1e03      	subs	r3, r0, #0
 800b06e:	d02c      	beq.n	800b0ca <st_prep_buffer+0x7ce>
            // Compute distance from end of segment to end of block.
            mm_var = mm_remaining - time_var*(prep.current_speed - 0.5f*speed_var); // (mm)
 800b070:	4b7d      	ldr	r3, [pc, #500]	; (800b268 <st_prep_buffer+0x96c>)
 800b072:	69dc      	ldr	r4, [r3, #28]
 800b074:	21fc      	movs	r1, #252	; 0xfc
 800b076:	0589      	lsls	r1, r1, #22
 800b078:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b07a:	f7f5 fd0b 	bl	8000a94 <__aeabi_fmul>
 800b07e:	1c03      	adds	r3, r0, #0
 800b080:	1c19      	adds	r1, r3, #0
 800b082:	1c20      	adds	r0, r4, #0
 800b084:	f7f5 fe26 	bl	8000cd4 <__aeabi_fsub>
 800b088:	1c03      	adds	r3, r0, #0
 800b08a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b08c:	1c18      	adds	r0, r3, #0
 800b08e:	f7f5 fd01 	bl	8000a94 <__aeabi_fmul>
 800b092:	1c03      	adds	r3, r0, #0
 800b094:	1c19      	adds	r1, r3, #0
 800b096:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b098:	f7f5 fe1c 	bl	8000cd4 <__aeabi_fsub>
 800b09c:	1c03      	adds	r3, r0, #0
 800b09e:	62bb      	str	r3, [r7, #40]	; 0x28
            if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 800b0a0:	4b71      	ldr	r3, [pc, #452]	; (800b268 <st_prep_buffer+0x96c>)
 800b0a2:	699b      	ldr	r3, [r3, #24]
 800b0a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b0a6:	1c18      	adds	r0, r3, #0
 800b0a8:	f7f5 f914 	bl	80002d4 <__aeabi_fcmplt>
 800b0ac:	1e03      	subs	r3, r0, #0
 800b0ae:	d00c      	beq.n	800b0ca <st_prep_buffer+0x7ce>
              mm_remaining = mm_var;
 800b0b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0b2:	643b      	str	r3, [r7, #64]	; 0x40
              prep.current_speed -= speed_var;
 800b0b4:	4b6c      	ldr	r3, [pc, #432]	; (800b268 <st_prep_buffer+0x96c>)
 800b0b6:	69db      	ldr	r3, [r3, #28]
 800b0b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b0ba:	1c18      	adds	r0, r3, #0
 800b0bc:	f7f5 fe0a 	bl	8000cd4 <__aeabi_fsub>
 800b0c0:	1c03      	adds	r3, r0, #0
 800b0c2:	1c1a      	adds	r2, r3, #0
 800b0c4:	4b68      	ldr	r3, [pc, #416]	; (800b268 <st_prep_buffer+0x96c>)
 800b0c6:	61da      	str	r2, [r3, #28]
              break; // Segment complete. Exit switch-case statement. Continue do-while loop.
 800b0c8:	e022      	b.n	800b110 <st_prep_buffer+0x814>
            }
          }
          // Otherwise, at end of block or end of forced-deceleration.
          time_var = 2.0f*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 800b0ca:	4b67      	ldr	r3, [pc, #412]	; (800b268 <st_prep_buffer+0x96c>)
 800b0cc:	699b      	ldr	r3, [r3, #24]
 800b0ce:	1c19      	adds	r1, r3, #0
 800b0d0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b0d2:	f7f5 fdff 	bl	8000cd4 <__aeabi_fsub>
 800b0d6:	1c03      	adds	r3, r0, #0
 800b0d8:	1c19      	adds	r1, r3, #0
 800b0da:	1c18      	adds	r0, r3, #0
 800b0dc:	f7f5 f958 	bl	8000390 <__aeabi_fadd>
 800b0e0:	1c03      	adds	r3, r0, #0
 800b0e2:	1c1c      	adds	r4, r3, #0
 800b0e4:	4b60      	ldr	r3, [pc, #384]	; (800b268 <st_prep_buffer+0x96c>)
 800b0e6:	69da      	ldr	r2, [r3, #28]
 800b0e8:	4b5f      	ldr	r3, [pc, #380]	; (800b268 <st_prep_buffer+0x96c>)
 800b0ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ec:	1c19      	adds	r1, r3, #0
 800b0ee:	1c10      	adds	r0, r2, #0
 800b0f0:	f7f5 f94e 	bl	8000390 <__aeabi_fadd>
 800b0f4:	1c03      	adds	r3, r0, #0
 800b0f6:	1c19      	adds	r1, r3, #0
 800b0f8:	1c20      	adds	r0, r4, #0
 800b0fa:	f7f5 fadb 	bl	80006b4 <__aeabi_fdiv>
 800b0fe:	1c03      	adds	r3, r0, #0
 800b100:	647b      	str	r3, [r7, #68]	; 0x44
          mm_remaining = prep.mm_complete;
 800b102:	4b59      	ldr	r3, [pc, #356]	; (800b268 <st_prep_buffer+0x96c>)
 800b104:	699b      	ldr	r3, [r3, #24]
 800b106:	643b      	str	r3, [r7, #64]	; 0x40
          prep.current_speed = prep.exit_speed;
 800b108:	4b57      	ldr	r3, [pc, #348]	; (800b268 <st_prep_buffer+0x96c>)
 800b10a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b10c:	4b56      	ldr	r3, [pc, #344]	; (800b268 <st_prep_buffer+0x96c>)
 800b10e:	61da      	str	r2, [r3, #28]
      }
      dt += time_var; // Add computed ramp time to total segment time.
 800b110:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b112:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b114:	f7f5 f93c 	bl	8000390 <__aeabi_fadd>
 800b118:	1c03      	adds	r3, r0, #0
 800b11a:	64bb      	str	r3, [r7, #72]	; 0x48
      if (dt < dt_max) { time_var = dt_max - dt; } // **Incomplete** At ramp junction.
 800b11c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b11e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b120:	f7f5 f8d8 	bl	80002d4 <__aeabi_fcmplt>
 800b124:	1e03      	subs	r3, r0, #0
 800b126:	d006      	beq.n	800b136 <st_prep_buffer+0x83a>
 800b128:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b12a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b12c:	f7f5 fdd2 	bl	8000cd4 <__aeabi_fsub>
 800b130:	1c03      	adds	r3, r0, #0
 800b132:	647b      	str	r3, [r7, #68]	; 0x44
 800b134:	e012      	b.n	800b15c <st_prep_buffer+0x860>
      else {
        if (mm_remaining > minimum_mm) { // Check for very slow segments with zero steps.
 800b136:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b138:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b13a:	f7f5 f8df 	bl	80002fc <__aeabi_fcmpgt>
 800b13e:	1e03      	subs	r3, r0, #0
 800b140:	d100      	bne.n	800b144 <st_prep_buffer+0x848>
          // Increase segment time to ensure at least one step in segment. Override and loop
          // through distance calculations until minimum_mm or mm_complete.
          dt_max += DT_SEGMENT;
          time_var = dt_max - dt;
        } else {
          break; // **Complete** Exit loop. Segment execution time maxed.
 800b142:	e014      	b.n	800b16e <st_prep_buffer+0x872>
          dt_max += DT_SEGMENT;
 800b144:	4949      	ldr	r1, [pc, #292]	; (800b26c <st_prep_buffer+0x970>)
 800b146:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b148:	f7f5 f922 	bl	8000390 <__aeabi_fadd>
 800b14c:	1c03      	adds	r3, r0, #0
 800b14e:	64fb      	str	r3, [r7, #76]	; 0x4c
          time_var = dt_max - dt;
 800b150:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b152:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b154:	f7f5 fdbe 	bl	8000cd4 <__aeabi_fsub>
 800b158:	1c03      	adds	r3, r0, #0
 800b15a:	647b      	str	r3, [r7, #68]	; 0x44
        }
      }
    } while (mm_remaining > prep.mm_complete); // **Complete** Exit loop. Profile complete.
 800b15c:	4b42      	ldr	r3, [pc, #264]	; (800b268 <st_prep_buffer+0x96c>)
 800b15e:	699b      	ldr	r3, [r3, #24]
 800b160:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b162:	1c18      	adds	r0, r3, #0
 800b164:	f7f5 f8b6 	bl	80002d4 <__aeabi_fcmplt>
 800b168:	1e03      	subs	r3, r0, #0
 800b16a:	d000      	beq.n	800b16e <st_prep_buffer+0x872>
 800b16c:	e65f      	b.n	800ae2e <st_prep_buffer+0x532>
    #ifdef VARIABLE_SPINDLE
      /* -----------------------------------------------------------------------------------
        Compute spindle speed PWM output for step segment
      */

      if (st_prep_block->is_pwm_rate_adjusted || (sys.step_control & STEP_CONTROL_UPDATE_SPINDLE_PWM)) {
 800b16e:	4b40      	ldr	r3, [pc, #256]	; (800b270 <st_prep_buffer+0x974>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	7c5b      	ldrb	r3, [r3, #17]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d105      	bne.n	800b184 <st_prep_buffer+0x888>
 800b178:	4b3e      	ldr	r3, [pc, #248]	; (800b274 <st_prep_buffer+0x978>)
 800b17a:	791b      	ldrb	r3, [r3, #4]
 800b17c:	001a      	movs	r2, r3
 800b17e:	2308      	movs	r3, #8
 800b180:	4013      	ands	r3, r2
 800b182:	d036      	beq.n	800b1f2 <st_prep_buffer+0x8f6>
        if (pl_block->condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)) {
 800b184:	4b37      	ldr	r3, [pc, #220]	; (800b264 <st_prep_buffer+0x968>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	7c5b      	ldrb	r3, [r3, #17]
 800b18a:	001a      	movs	r2, r3
 800b18c:	2330      	movs	r3, #48	; 0x30
 800b18e:	4013      	ands	r3, r2
 800b190:	d021      	beq.n	800b1d6 <st_prep_buffer+0x8da>
          float rpm = pl_block->spindle_speed;
 800b192:	4b34      	ldr	r3, [pc, #208]	; (800b264 <st_prep_buffer+0x968>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b198:	63bb      	str	r3, [r7, #56]	; 0x38
          // NOTE: Feed and rapid overrides are independent of PWM value and do not alter laser power/rate.        
          if (st_prep_block->is_pwm_rate_adjusted) { rpm *= (prep.current_speed * prep.inv_rate); }
 800b19a:	4b35      	ldr	r3, [pc, #212]	; (800b270 <st_prep_buffer+0x974>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	7c5b      	ldrb	r3, [r3, #17]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d00e      	beq.n	800b1c2 <st_prep_buffer+0x8c6>
 800b1a4:	4b30      	ldr	r3, [pc, #192]	; (800b268 <st_prep_buffer+0x96c>)
 800b1a6:	69da      	ldr	r2, [r3, #28]
 800b1a8:	4b2f      	ldr	r3, [pc, #188]	; (800b268 <st_prep_buffer+0x96c>)
 800b1aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1ac:	1c19      	adds	r1, r3, #0
 800b1ae:	1c10      	adds	r0, r2, #0
 800b1b0:	f7f5 fc70 	bl	8000a94 <__aeabi_fmul>
 800b1b4:	1c03      	adds	r3, r0, #0
 800b1b6:	1c19      	adds	r1, r3, #0
 800b1b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b1ba:	f7f5 fc6b 	bl	8000a94 <__aeabi_fmul>
 800b1be:	1c03      	adds	r3, r0, #0
 800b1c0:	63bb      	str	r3, [r7, #56]	; 0x38
          // If current_speed is zero, then may need to be rpm_min*(100/MAX_SPINDLE_SPEED_OVERRIDE)
          // but this would be instantaneous only and during a motion. May not matter at all.
          prep.current_spindle_pwm = spindle_compute_pwm_value(rpm);
 800b1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1c4:	1c18      	adds	r0, r3, #0
 800b1c6:	f7fe fe85 	bl	8009ed4 <spindle_compute_pwm_value>
 800b1ca:	0003      	movs	r3, r0
 800b1cc:	0019      	movs	r1, r3
 800b1ce:	4b26      	ldr	r3, [pc, #152]	; (800b268 <st_prep_buffer+0x96c>)
 800b1d0:	2234      	movs	r2, #52	; 0x34
 800b1d2:	5499      	strb	r1, [r3, r2]
 800b1d4:	e006      	b.n	800b1e4 <st_prep_buffer+0x8e8>
        }
        else {
          sys.spindle_speed = 0.0;
 800b1d6:	4b27      	ldr	r3, [pc, #156]	; (800b274 <st_prep_buffer+0x978>)
 800b1d8:	2200      	movs	r2, #0
 800b1da:	611a      	str	r2, [r3, #16]
          prep.current_spindle_pwm = SPINDLE_PWM_OFF_VALUE;
 800b1dc:	4b22      	ldr	r3, [pc, #136]	; (800b268 <st_prep_buffer+0x96c>)
 800b1de:	2234      	movs	r2, #52	; 0x34
 800b1e0:	2100      	movs	r1, #0
 800b1e2:	5499      	strb	r1, [r3, r2]
        }
        bit_false(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 800b1e4:	4b23      	ldr	r3, [pc, #140]	; (800b274 <st_prep_buffer+0x978>)
 800b1e6:	791b      	ldrb	r3, [r3, #4]
 800b1e8:	2208      	movs	r2, #8
 800b1ea:	4393      	bics	r3, r2
 800b1ec:	b2da      	uxtb	r2, r3
 800b1ee:	4b21      	ldr	r3, [pc, #132]	; (800b274 <st_prep_buffer+0x978>)
 800b1f0:	711a      	strb	r2, [r3, #4]
      }
      prep_segment->spindle_pwm = prep.current_spindle_pwm; // Reload segment PWM value
 800b1f2:	4b1d      	ldr	r3, [pc, #116]	; (800b268 <st_prep_buffer+0x96c>)
 800b1f4:	2234      	movs	r2, #52	; 0x34
 800b1f6:	5c9a      	ldrb	r2, [r3, r2]
 800b1f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1fa:	719a      	strb	r2, [r3, #6]
       However, since floats have only 7.2 significant digits, long moves with extremely
       high step counts can exceed the precision of floats, which can lead to lost steps.
       Fortunately, this scenario is highly unlikely and unrealistic in CNC machines
       supported by Grbl (i.e. exceeding 10 meters axis travel at 200 step/mm).
    */
    float step_dist_remaining = prep.step_per_mm*mm_remaining; // Convert mm_remaining to steps
 800b1fc:	4b1a      	ldr	r3, [pc, #104]	; (800b268 <st_prep_buffer+0x96c>)
 800b1fe:	68db      	ldr	r3, [r3, #12]
 800b200:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b202:	1c18      	adds	r0, r3, #0
 800b204:	f7f5 fc46 	bl	8000a94 <__aeabi_fmul>
 800b208:	1c03      	adds	r3, r0, #0
 800b20a:	627b      	str	r3, [r7, #36]	; 0x24
    float n_steps_remaining = ceilf(step_dist_remaining); // Round-up current steps remaining
 800b20c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20e:	1c18      	adds	r0, r3, #0
 800b210:	f001 f99c 	bl	800c54c <ceilf>
 800b214:	1c03      	adds	r3, r0, #0
 800b216:	623b      	str	r3, [r7, #32]
    float last_n_steps_remaining = ceilf(prep.steps_remaining); // Round-up last steps remaining
 800b218:	4b13      	ldr	r3, [pc, #76]	; (800b268 <st_prep_buffer+0x96c>)
 800b21a:	689b      	ldr	r3, [r3, #8]
 800b21c:	1c18      	adds	r0, r3, #0
 800b21e:	f001 f995 	bl	800c54c <ceilf>
 800b222:	1c03      	adds	r3, r0, #0
 800b224:	61fb      	str	r3, [r7, #28]
	prep_segment->n_step = (uint16_t)(last_n_steps_remaining - n_steps_remaining); // Compute number of steps to execute.
 800b226:	6a39      	ldr	r1, [r7, #32]
 800b228:	69f8      	ldr	r0, [r7, #28]
 800b22a:	f7f5 fd53 	bl	8000cd4 <__aeabi_fsub>
 800b22e:	1c03      	adds	r3, r0, #0
 800b230:	1c18      	adds	r0, r3, #0
 800b232:	f7f5 f877 	bl	8000324 <__aeabi_f2uiz>
 800b236:	0003      	movs	r3, r0
 800b238:	b29a      	uxth	r2, r3
 800b23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b23c:	801a      	strh	r2, [r3, #0]

    // Bail if we are at the end of a feed hold and don't have a step to execute.
    if (prep_segment->n_step == 0) {
 800b23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b240:	881b      	ldrh	r3, [r3, #0]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d118      	bne.n	800b278 <st_prep_buffer+0x97c>
      if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 800b246:	4b0b      	ldr	r3, [pc, #44]	; (800b274 <st_prep_buffer+0x978>)
 800b248:	791b      	ldrb	r3, [r3, #4]
 800b24a:	001a      	movs	r2, r3
 800b24c:	2302      	movs	r3, #2
 800b24e:	4013      	ands	r3, r2
 800b250:	d012      	beq.n	800b278 <st_prep_buffer+0x97c>
        // Less than one step to decelerate to zero speed, but already very close. AMASS
        // requires full steps to execute. So, just bail.
        bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 800b252:	4b08      	ldr	r3, [pc, #32]	; (800b274 <st_prep_buffer+0x978>)
 800b254:	791b      	ldrb	r3, [r3, #4]
 800b256:	2201      	movs	r2, #1
 800b258:	4313      	orrs	r3, r2
 800b25a:	b2da      	uxtb	r2, r3
 800b25c:	4b05      	ldr	r3, [pc, #20]	; (800b274 <st_prep_buffer+0x978>)
 800b25e:	711a      	strb	r2, [r3, #4]
        #ifdef PARKING_ENABLE
          if (!(prep.recalculate_flag & PREP_FLAG_PARKING)) { prep.recalculate_flag |= PREP_FLAG_HOLD_PARTIAL_BLOCK; }
        #endif
        return; // Segment not generated, but current step data still retained.
 800b260:	e0ea      	b.n	800b438 <st_prep_buffer+0xb3c>
 800b262:	46c0      	nop			; (mov r8, r8)
 800b264:	2000051c 	.word	0x2000051c
 800b268:	20000524 	.word	0x20000524
 800b26c:	38aec33e 	.word	0x38aec33e
 800b270:	20000520 	.word	0x20000520
 800b274:	20000b2c 	.word	0x20000b2c
    // compensate, we track the time to execute the previous segment's partial step and simply
    // apply it with the partial step distance to the current segment, so that it minutely
    // adjusts the whole segment rate to keep step output exact. These rate adjustments are
    // typically very small and do not adversely effect performance, but ensures that Grbl
    // outputs the exact acceleration and velocity profiles as computed by the planner.
    dt += prep.dt_remainder; // Apply previous segment partial step execute time
 800b278:	4b71      	ldr	r3, [pc, #452]	; (800b440 <st_prep_buffer+0xb44>)
 800b27a:	685b      	ldr	r3, [r3, #4]
 800b27c:	1c19      	adds	r1, r3, #0
 800b27e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b280:	f7f5 f886 	bl	8000390 <__aeabi_fadd>
 800b284:	1c03      	adds	r3, r0, #0
 800b286:	64bb      	str	r3, [r7, #72]	; 0x48
    float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 800b288:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b28a:	69f8      	ldr	r0, [r7, #28]
 800b28c:	f7f5 fd22 	bl	8000cd4 <__aeabi_fsub>
 800b290:	1c03      	adds	r3, r0, #0
 800b292:	1c19      	adds	r1, r3, #0
 800b294:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b296:	f7f5 fa0d 	bl	80006b4 <__aeabi_fdiv>
 800b29a:	1c03      	adds	r3, r0, #0
 800b29c:	61bb      	str	r3, [r7, #24]

    // Compute CPU cycles per step for the prepped segment.
	uint32_t cycles = (uint32_t)ceilf((TICKS_PER_MICROSECOND * 1000000) *inv_rate * 60); // (cycles/step)
 800b29e:	4b69      	ldr	r3, [pc, #420]	; (800b444 <st_prep_buffer+0xb48>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	4969      	ldr	r1, [pc, #420]	; (800b448 <st_prep_buffer+0xb4c>)
 800b2a4:	0018      	movs	r0, r3
 800b2a6:	f7f4 ff39 	bl	800011c <__udivsi3>
 800b2aa:	0003      	movs	r3, r0
 800b2ac:	001a      	movs	r2, r3
 800b2ae:	4b66      	ldr	r3, [pc, #408]	; (800b448 <st_prep_buffer+0xb4c>)
 800b2b0:	4353      	muls	r3, r2
 800b2b2:	0018      	movs	r0, r3
 800b2b4:	f7f5 ff32 	bl	800111c <__aeabi_ui2f>
 800b2b8:	1c03      	adds	r3, r0, #0
 800b2ba:	69b9      	ldr	r1, [r7, #24]
 800b2bc:	1c18      	adds	r0, r3, #0
 800b2be:	f7f5 fbe9 	bl	8000a94 <__aeabi_fmul>
 800b2c2:	1c03      	adds	r3, r0, #0
 800b2c4:	4961      	ldr	r1, [pc, #388]	; (800b44c <st_prep_buffer+0xb50>)
 800b2c6:	1c18      	adds	r0, r3, #0
 800b2c8:	f7f5 fbe4 	bl	8000a94 <__aeabi_fmul>
 800b2cc:	1c03      	adds	r3, r0, #0
 800b2ce:	1c18      	adds	r0, r3, #0
 800b2d0:	f001 f93c 	bl	800c54c <ceilf>
 800b2d4:	1c03      	adds	r3, r0, #0
 800b2d6:	1c18      	adds	r0, r3, #0
 800b2d8:	f7f5 f824 	bl	8000324 <__aeabi_f2uiz>
 800b2dc:	0003      	movs	r3, r0
 800b2de:	637b      	str	r3, [r7, #52]	; 0x34

    #ifdef ADAPTIVE_MULTI_AXIS_STEP_SMOOTHING
      // Compute step timing and multi-axis smoothing level.
      // NOTE: AMASS overdrives the timer with each level, so only one prescalar is required.
      if (cycles < AMASS_LEVEL1) { prep_segment->amass_level = 0; }
 800b2e0:	4b58      	ldr	r3, [pc, #352]	; (800b444 <st_prep_buffer+0xb48>)
 800b2e2:	681a      	ldr	r2, [r3, #0]
 800b2e4:	23fa      	movs	r3, #250	; 0xfa
 800b2e6:	0159      	lsls	r1, r3, #5
 800b2e8:	0010      	movs	r0, r2
 800b2ea:	f7f4 ff17 	bl	800011c <__udivsi3>
 800b2ee:	0003      	movs	r3, r0
 800b2f0:	001a      	movs	r2, r3
 800b2f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d903      	bls.n	800b300 <st_prep_buffer+0xa04>
 800b2f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	715a      	strb	r2, [r3, #5]
 800b2fe:	e032      	b.n	800b366 <st_prep_buffer+0xa6a>
      else {
        if (cycles < AMASS_LEVEL2) { prep_segment->amass_level = 1; }
 800b300:	4b50      	ldr	r3, [pc, #320]	; (800b444 <st_prep_buffer+0xb48>)
 800b302:	681a      	ldr	r2, [r3, #0]
 800b304:	23fa      	movs	r3, #250	; 0xfa
 800b306:	0119      	lsls	r1, r3, #4
 800b308:	0010      	movs	r0, r2
 800b30a:	f7f4 ff07 	bl	800011c <__udivsi3>
 800b30e:	0003      	movs	r3, r0
 800b310:	001a      	movs	r2, r3
 800b312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b314:	429a      	cmp	r2, r3
 800b316:	d903      	bls.n	800b320 <st_prep_buffer+0xa24>
 800b318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b31a:	2201      	movs	r2, #1
 800b31c:	715a      	strb	r2, [r3, #5]
 800b31e:	e012      	b.n	800b346 <st_prep_buffer+0xa4a>
        else if (cycles < AMASS_LEVEL3) { prep_segment->amass_level = 2; }
 800b320:	4b48      	ldr	r3, [pc, #288]	; (800b444 <st_prep_buffer+0xb48>)
 800b322:	681a      	ldr	r2, [r3, #0]
 800b324:	23fa      	movs	r3, #250	; 0xfa
 800b326:	00d9      	lsls	r1, r3, #3
 800b328:	0010      	movs	r0, r2
 800b32a:	f7f4 fef7 	bl	800011c <__udivsi3>
 800b32e:	0003      	movs	r3, r0
 800b330:	001a      	movs	r2, r3
 800b332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b334:	429a      	cmp	r2, r3
 800b336:	d903      	bls.n	800b340 <st_prep_buffer+0xa44>
 800b338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b33a:	2202      	movs	r2, #2
 800b33c:	715a      	strb	r2, [r3, #5]
 800b33e:	e002      	b.n	800b346 <st_prep_buffer+0xa4a>
        else { prep_segment->amass_level = 3; }
 800b340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b342:	2203      	movs	r2, #3
 800b344:	715a      	strb	r2, [r3, #5]
        cycles >>= prep_segment->amass_level;
 800b346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b348:	795b      	ldrb	r3, [r3, #5]
 800b34a:	001a      	movs	r2, r3
 800b34c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b34e:	40d3      	lsrs	r3, r2
 800b350:	637b      	str	r3, [r7, #52]	; 0x34
        prep_segment->n_step <<= prep_segment->amass_level;
 800b352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b354:	881b      	ldrh	r3, [r3, #0]
 800b356:	001a      	movs	r2, r3
 800b358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b35a:	795b      	ldrb	r3, [r3, #5]
 800b35c:	409a      	lsls	r2, r3
 800b35e:	0013      	movs	r3, r2
 800b360:	b29a      	uxth	r2, r3
 800b362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b364:	801a      	strh	r2, [r3, #0]
      }
      if (cycles < (1UL << 16)) { prep_segment->cycles_per_tick = cycles; } // < 65536 (4.1ms @ 16MHz)
 800b366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b368:	4a39      	ldr	r2, [pc, #228]	; (800b450 <st_prep_buffer+0xb54>)
 800b36a:	4293      	cmp	r3, r2
 800b36c:	d804      	bhi.n	800b378 <st_prep_buffer+0xa7c>
 800b36e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b370:	b29a      	uxth	r2, r3
 800b372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b374:	805a      	strh	r2, [r3, #2]
 800b376:	e003      	b.n	800b380 <st_prep_buffer+0xa84>
      else { prep_segment->cycles_per_tick = 0xffff; } // Just set the slowest speed possible.
 800b378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b37a:	2201      	movs	r2, #1
 800b37c:	4252      	negs	r2, r2
 800b37e:	805a      	strh	r2, [r3, #2]
        }
      }
    #endif

    // Segment complete! Increment segment buffer indices, so stepper ISR can immediately execute it.
    segment_buffer_head = segment_next_head;
 800b380:	4b34      	ldr	r3, [pc, #208]	; (800b454 <st_prep_buffer+0xb58>)
 800b382:	781a      	ldrb	r2, [r3, #0]
 800b384:	4b34      	ldr	r3, [pc, #208]	; (800b458 <st_prep_buffer+0xb5c>)
 800b386:	701a      	strb	r2, [r3, #0]
    if ( ++segment_next_head == SEGMENT_BUFFER_SIZE ) { segment_next_head = 0; }
 800b388:	4b32      	ldr	r3, [pc, #200]	; (800b454 <st_prep_buffer+0xb58>)
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	3301      	adds	r3, #1
 800b38e:	b2da      	uxtb	r2, r3
 800b390:	4b30      	ldr	r3, [pc, #192]	; (800b454 <st_prep_buffer+0xb58>)
 800b392:	701a      	strb	r2, [r3, #0]
 800b394:	4b2f      	ldr	r3, [pc, #188]	; (800b454 <st_prep_buffer+0xb58>)
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	2b06      	cmp	r3, #6
 800b39a:	d102      	bne.n	800b3a2 <st_prep_buffer+0xaa6>
 800b39c:	4b2d      	ldr	r3, [pc, #180]	; (800b454 <st_prep_buffer+0xb58>)
 800b39e:	2200      	movs	r2, #0
 800b3a0:	701a      	strb	r2, [r3, #0]

    // Update the appropriate planner and segment data.
    pl_block->millimeters = mm_remaining;
 800b3a2:	4b2e      	ldr	r3, [pc, #184]	; (800b45c <st_prep_buffer+0xb60>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b3a8:	621a      	str	r2, [r3, #32]
    prep.steps_remaining = n_steps_remaining;
 800b3aa:	4b25      	ldr	r3, [pc, #148]	; (800b440 <st_prep_buffer+0xb44>)
 800b3ac:	6a3a      	ldr	r2, [r7, #32]
 800b3ae:	609a      	str	r2, [r3, #8]
    prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 800b3b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b3b2:	6a38      	ldr	r0, [r7, #32]
 800b3b4:	f7f5 fc8e 	bl	8000cd4 <__aeabi_fsub>
 800b3b8:	1c03      	adds	r3, r0, #0
 800b3ba:	69b9      	ldr	r1, [r7, #24]
 800b3bc:	1c18      	adds	r0, r3, #0
 800b3be:	f7f5 fb69 	bl	8000a94 <__aeabi_fmul>
 800b3c2:	1c03      	adds	r3, r0, #0
 800b3c4:	1c1a      	adds	r2, r3, #0
 800b3c6:	4b1e      	ldr	r3, [pc, #120]	; (800b440 <st_prep_buffer+0xb44>)
 800b3c8:	605a      	str	r2, [r3, #4]

    // Check for exit conditions and flag to load next planner block.
    if (mm_remaining == prep.mm_complete) {
 800b3ca:	4b1d      	ldr	r3, [pc, #116]	; (800b440 <st_prep_buffer+0xb44>)
 800b3cc:	699b      	ldr	r3, [r3, #24]
 800b3ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b3d0:	1c18      	adds	r0, r3, #0
 800b3d2:	f7f4 ff79 	bl	80002c8 <__aeabi_fcmpeq>
 800b3d6:	1e03      	subs	r3, r0, #0
 800b3d8:	d100      	bne.n	800b3dc <st_prep_buffer+0xae0>
 800b3da:	e020      	b.n	800b41e <st_prep_buffer+0xb22>
      // End of planner block or forced-termination. No more distance to be executed.
      if (mm_remaining > 0.0f) { // At end of forced-termination.
 800b3dc:	2100      	movs	r1, #0
 800b3de:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b3e0:	f7f4 ff8c 	bl	80002fc <__aeabi_fcmpgt>
 800b3e4:	1e03      	subs	r3, r0, #0
 800b3e6:	d007      	beq.n	800b3f8 <st_prep_buffer+0xafc>
        // Reset prep parameters for resuming and then bail. Allow the stepper ISR to complete
        // the segment queue, where realtime protocol will set new state upon receiving the
        // cycle stop flag from the ISR. Prep_segment is blocked until then.
        bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 800b3e8:	4b1d      	ldr	r3, [pc, #116]	; (800b460 <st_prep_buffer+0xb64>)
 800b3ea:	791b      	ldrb	r3, [r3, #4]
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	b2da      	uxtb	r2, r3
 800b3f2:	4b1b      	ldr	r3, [pc, #108]	; (800b460 <st_prep_buffer+0xb64>)
 800b3f4:	711a      	strb	r2, [r3, #4]
        #ifdef PARKING_ENABLE
          if (!(prep.recalculate_flag & PREP_FLAG_PARKING)) { prep.recalculate_flag |= PREP_FLAG_HOLD_PARTIAL_BLOCK; }
        #endif
        return; // Bail!
 800b3f6:	e01f      	b.n	800b438 <st_prep_buffer+0xb3c>
      } else { // End of planner block
        // The planner block is complete. All steps are set to be executed in the segment buffer.
        if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 800b3f8:	4b19      	ldr	r3, [pc, #100]	; (800b460 <st_prep_buffer+0xb64>)
 800b3fa:	791b      	ldrb	r3, [r3, #4]
 800b3fc:	001a      	movs	r2, r3
 800b3fe:	2304      	movs	r3, #4
 800b400:	4013      	ands	r3, r2
 800b402:	d007      	beq.n	800b414 <st_prep_buffer+0xb18>
          bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 800b404:	4b16      	ldr	r3, [pc, #88]	; (800b460 <st_prep_buffer+0xb64>)
 800b406:	791b      	ldrb	r3, [r3, #4]
 800b408:	2201      	movs	r2, #1
 800b40a:	4313      	orrs	r3, r2
 800b40c:	b2da      	uxtb	r2, r3
 800b40e:	4b14      	ldr	r3, [pc, #80]	; (800b460 <st_prep_buffer+0xb64>)
 800b410:	711a      	strb	r2, [r3, #4]
          return;
 800b412:	e011      	b.n	800b438 <st_prep_buffer+0xb3c>
        }
        pl_block = NULL; // Set pointer to indicate check and load next planner block.
 800b414:	4b11      	ldr	r3, [pc, #68]	; (800b45c <st_prep_buffer+0xb60>)
 800b416:	2200      	movs	r2, #0
 800b418:	601a      	str	r2, [r3, #0]
        plan_discard_current_block();
 800b41a:	f7fb fc17 	bl	8006c4c <plan_discard_current_block>
  while (segment_buffer_tail != segment_next_head) { // Check if we need to fill the buffer.
 800b41e:	4b11      	ldr	r3, [pc, #68]	; (800b464 <st_prep_buffer+0xb68>)
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	b2da      	uxtb	r2, r3
 800b424:	4b0b      	ldr	r3, [pc, #44]	; (800b454 <st_prep_buffer+0xb58>)
 800b426:	781b      	ldrb	r3, [r3, #0]
 800b428:	429a      	cmp	r2, r3
 800b42a:	d001      	beq.n	800b430 <st_prep_buffer+0xb34>
 800b42c:	f7ff fa73 	bl	800a916 <st_prep_buffer+0x1a>
 800b430:	e002      	b.n	800b438 <st_prep_buffer+0xb3c>
  if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 800b432:	46c0      	nop			; (mov r8, r8)
 800b434:	e000      	b.n	800b438 <st_prep_buffer+0xb3c>
      if (pl_block == NULL) { return; } // No planner blocks. Exit.
 800b436:	46c0      	nop			; (mov r8, r8)
      }
    }

  }
}
 800b438:	46bd      	mov	sp, r7
 800b43a:	b017      	add	sp, #92	; 0x5c
 800b43c:	bd90      	pop	{r4, r7, pc}
 800b43e:	46c0      	nop			; (mov r8, r8)
 800b440:	20000524 	.word	0x20000524
 800b444:	20000010 	.word	0x20000010
 800b448:	000f4240 	.word	0x000f4240
 800b44c:	42700000 	.word	0x42700000
 800b450:	0000ffff 	.word	0x0000ffff
 800b454:	20000512 	.word	0x20000512
 800b458:	20000511 	.word	0x20000511
 800b45c:	2000051c 	.word	0x2000051c
 800b460:	20000b2c 	.word	0x20000b2c
 800b464:	20000510 	.word	0x20000510

0800b468 <st_get_realtime_rate>:
// Called by realtime status reporting to fetch the current speed being executed. This value
// however is not exactly the current speed, but the speed computed in the last step segment
// in the segment buffer. It will always be behind by up to the number of segment blocks (-1)
// divided by the ACCELERATION TICKS PER SECOND in seconds.
float st_get_realtime_rate()
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	af00      	add	r7, sp, #0
  if (sys.state & (STATE_CYCLE | STATE_HOMING | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)){
 800b46c:	4b06      	ldr	r3, [pc, #24]	; (800b488 <st_get_realtime_rate+0x20>)
 800b46e:	781b      	ldrb	r3, [r3, #0]
 800b470:	001a      	movs	r2, r3
 800b472:	237c      	movs	r3, #124	; 0x7c
 800b474:	4013      	ands	r3, r2
 800b476:	d002      	beq.n	800b47e <st_get_realtime_rate+0x16>
    return prep.current_speed;
 800b478:	4b04      	ldr	r3, [pc, #16]	; (800b48c <st_get_realtime_rate+0x24>)
 800b47a:	69db      	ldr	r3, [r3, #28]
 800b47c:	e000      	b.n	800b480 <st_get_realtime_rate+0x18>
  }
  return 0.0f;
 800b47e:	2300      	movs	r3, #0
}
 800b480:	1c18      	adds	r0, r3, #0
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}
 800b486:	46c0      	nop			; (mov r8, r8)
 800b488:	20000b2c 	.word	0x20000b2c
 800b48c:	20000524 	.word	0x20000524

0800b490 <TIM_Configuration>:
	NVIC_Init(&NVIC_InitStructure);
}
#endif
#ifdef STM32F0DISCOVERY
void TIM_Configuration(TIM_TypeDef* TIMER, uint16_t Period, uint16_t Prescaler, uint8_t PP)
{
 800b490:	b590      	push	{r4, r7, lr}
 800b492:	b089      	sub	sp, #36	; 0x24
 800b494:	af00      	add	r7, sp, #0
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	000c      	movs	r4, r1
 800b49a:	0010      	movs	r0, r2
 800b49c:	0019      	movs	r1, r3
 800b49e:	230a      	movs	r3, #10
 800b4a0:	18fb      	adds	r3, r7, r3
 800b4a2:	1c22      	adds	r2, r4, #0
 800b4a4:	801a      	strh	r2, [r3, #0]
 800b4a6:	2308      	movs	r3, #8
 800b4a8:	18fb      	adds	r3, r7, r3
 800b4aa:	1c02      	adds	r2, r0, #0
 800b4ac:	801a      	strh	r2, [r3, #0]
 800b4ae:	1dfb      	adds	r3, r7, #7
 800b4b0:	1c0a      	adds	r2, r1, #0
 800b4b2:	701a      	strb	r2, [r3, #0]
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	TIM_TimeBaseStructure.TIM_Period = Period - 1;
 800b4b4:	230a      	movs	r3, #10
 800b4b6:	18fb      	adds	r3, r7, r3
 800b4b8:	881b      	ldrh	r3, [r3, #0]
 800b4ba:	3b01      	subs	r3, #1
 800b4bc:	001a      	movs	r2, r3
 800b4be:	2314      	movs	r3, #20
 800b4c0:	18fb      	adds	r3, r7, r3
 800b4c2:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler - 1;
 800b4c4:	2308      	movs	r3, #8
 800b4c6:	18fb      	adds	r3, r7, r3
 800b4c8:	881b      	ldrh	r3, [r3, #0]
 800b4ca:	3b01      	subs	r3, #1
 800b4cc:	b29a      	uxth	r2, r3
 800b4ce:	2314      	movs	r3, #20
 800b4d0:	18fb      	adds	r3, r7, r3
 800b4d2:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800b4d4:	2314      	movs	r3, #20
 800b4d6:	18fb      	adds	r3, r7, r3
 800b4d8:	2200      	movs	r2, #0
 800b4da:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800b4dc:	2314      	movs	r3, #20
 800b4de:	18fb      	adds	r3, r7, r3
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIMER, &TIM_TimeBaseStructure);
 800b4e4:	2314      	movs	r3, #20
 800b4e6:	18fa      	adds	r2, r7, r3
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	0011      	movs	r1, r2
 800b4ec:	0018      	movs	r0, r3
 800b4ee:	f7f7 fe13 	bl	8003118 <TIM_TimeBaseInit>

	TIM_ClearITPendingBit(TIMER, TIM_IT_Update);
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	2101      	movs	r1, #1
 800b4f6:	0018      	movs	r0, r3
 800b4f8:	f7f8 f809 	bl	800350e <TIM_ClearITPendingBit>
	TIM_ITConfig(TIMER, TIM_IT_Update, ENABLE);
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2201      	movs	r2, #1
 800b500:	2101      	movs	r1, #1
 800b502:	0018      	movs	r0, r3
 800b504:	f7f7 ffda 	bl	80034bc <TIM_ITConfig>
	TIM_Cmd(TIMER, ENABLE);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2101      	movs	r1, #1
 800b50c:	0018      	movs	r0, r3
 800b50e:	f7f7 fe93 	bl	8003238 <TIM_Cmd>

	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	if (TIMER == TIM2) { NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn; }
 800b512:	68fa      	ldr	r2, [r7, #12]
 800b514:	2380      	movs	r3, #128	; 0x80
 800b516:	05db      	lsls	r3, r3, #23
 800b518:	429a      	cmp	r2, r3
 800b51a:	d104      	bne.n	800b526 <TIM_Configuration+0x96>
 800b51c:	2310      	movs	r3, #16
 800b51e:	18fb      	adds	r3, r7, r3
 800b520:	220f      	movs	r2, #15
 800b522:	701a      	strb	r2, [r3, #0]
 800b524:	e010      	b.n	800b548 <TIM_Configuration+0xb8>
	else if (TIMER == TIM3) { NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn; }
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	4a10      	ldr	r2, [pc, #64]	; (800b56c <TIM_Configuration+0xdc>)
 800b52a:	4293      	cmp	r3, r2
 800b52c:	d104      	bne.n	800b538 <TIM_Configuration+0xa8>
 800b52e:	2310      	movs	r3, #16
 800b530:	18fb      	adds	r3, r7, r3
 800b532:	2210      	movs	r2, #16
 800b534:	701a      	strb	r2, [r3, #0]
 800b536:	e007      	b.n	800b548 <TIM_Configuration+0xb8>
	else if (TIMER == TIM6) { NVIC_InitStructure.NVIC_IRQChannel = TIM6_DAC_IRQn; } // Was TIM4
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	4a0d      	ldr	r2, [pc, #52]	; (800b570 <TIM_Configuration+0xe0>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d103      	bne.n	800b548 <TIM_Configuration+0xb8>
 800b540:	2310      	movs	r3, #16
 800b542:	18fb      	adds	r3, r7, r3
 800b544:	2211      	movs	r2, #17
 800b546:	701a      	strb	r2, [r3, #0]

	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PP;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelPriority = PP;
 800b548:	2310      	movs	r3, #16
 800b54a:	18fb      	adds	r3, r7, r3
 800b54c:	1dfa      	adds	r2, r7, #7
 800b54e:	7812      	ldrb	r2, [r2, #0]
 800b550:	705a      	strb	r2, [r3, #1]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800b552:	2310      	movs	r3, #16
 800b554:	18fb      	adds	r3, r7, r3
 800b556:	2201      	movs	r2, #1
 800b558:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStructure);
 800b55a:	2310      	movs	r3, #16
 800b55c:	18fb      	adds	r3, r7, r3
 800b55e:	0018      	movs	r0, r3
 800b560:	f7f7 fb3c 	bl	8002bdc <NVIC_Init>
}
 800b564:	46c0      	nop			; (mov r8, r8)
 800b566:	46bd      	mov	sp, r7
 800b568:	b009      	add	sp, #36	; 0x24
 800b56a:	bd90      	pop	{r4, r7, pc}
 800b56c:	40000400 	.word	0x40000400
 800b570:	40001000 	.word	0x40001000

0800b574 <system_init>:

#include "grbl.h"


void system_init()
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b086      	sub	sp, #24
 800b578:	af00      	add	r7, sp, #0
  NVIC_Init(&NVIC_InitStructure);
#endif
#ifdef STM32F0DISCOVERY
  GPIO_InitTypeDef GPIO_InitStructure;
  //RCC_APB2PeriphClockCmd(RCC_CONTROL_PORT | RCC_APB2Periph_AFIO, ENABLE);
  RCC_AHBPeriphClockCmd(RCC_CONTROL_PORT, ENABLE);
 800b57a:	2380      	movs	r3, #128	; 0x80
 800b57c:	02db      	lsls	r3, r3, #11
 800b57e:	2101      	movs	r1, #1
 800b580:	0018      	movs	r0, r3
 800b582:	f7f7 fd3f 	bl	8003004 <RCC_AHBPeriphClockCmd>
  /* Enable SYSCFG's APB interface clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800b586:	2101      	movs	r1, #1
 800b588:	2001      	movs	r0, #1
 800b58a:	f7f7 fd5b 	bl	8003044 <RCC_APB2PeriphClockCmd>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800b58e:	2310      	movs	r3, #16
 800b590:	18fb      	adds	r3, r7, r3
 800b592:	2203      	movs	r2, #3
 800b594:	715a      	strb	r2, [r3, #5]
#ifdef DISABLE_CONTROL_PIN_PULL_UP
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
#else
  //GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800b596:	2310      	movs	r3, #16
 800b598:	18fb      	adds	r3, r7, r3
 800b59a:	2200      	movs	r2, #0
 800b59c:	711a      	strb	r2, [r3, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800b59e:	2310      	movs	r3, #16
 800b5a0:	18fb      	adds	r3, r7, r3
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	71da      	strb	r2, [r3, #7]
#endif
  GPIO_InitStructure.GPIO_Pin = CONTROL_MASK;
 800b5a6:	2310      	movs	r3, #16
 800b5a8:	18fb      	adds	r3, r7, r3
 800b5aa:	22f0      	movs	r2, #240	; 0xf0
 800b5ac:	0052      	lsls	r2, r2, #1
 800b5ae:	601a      	str	r2, [r3, #0]
  GPIO_Init(CONTROL_PORT, &GPIO_InitStructure);
 800b5b0:	2310      	movs	r3, #16
 800b5b2:	18fb      	adds	r3, r7, r3
 800b5b4:	4a1d      	ldr	r2, [pc, #116]	; (800b62c <system_init+0xb8>)
 800b5b6:	0019      	movs	r1, r3
 800b5b8:	0010      	movs	r0, r2
 800b5ba:	f7f7 fa1b 	bl	80029f4 <GPIO_Init>

  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_RESET_BIT);
 800b5be:	2105      	movs	r1, #5
 800b5c0:	2001      	movs	r0, #1
 800b5c2:	f7f7 fd5f 	bl	8003084 <SYSCFG_EXTILineConfig>
  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_FEED_HOLD_BIT);
 800b5c6:	2106      	movs	r1, #6
 800b5c8:	2001      	movs	r0, #1
 800b5ca:	f7f7 fd5b 	bl	8003084 <SYSCFG_EXTILineConfig>
  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_CYCLE_START_BIT);
 800b5ce:	2107      	movs	r1, #7
 800b5d0:	2001      	movs	r0, #1
 800b5d2:	f7f7 fd57 	bl	8003084 <SYSCFG_EXTILineConfig>
  SYSCFG_EXTILineConfig(GPIO_CONTROL_PORT, CONTROL_SAFETY_DOOR_BIT);
 800b5d6:	2108      	movs	r1, #8
 800b5d8:	2001      	movs	r0, #1
 800b5da:	f7f7 fd53 	bl	8003084 <SYSCFG_EXTILineConfig>

  EXTI_InitTypeDef EXTI_InitStructure;
  EXTI_InitStructure.EXTI_Line = CONTROL_MASK;    //
 800b5de:	2308      	movs	r3, #8
 800b5e0:	18fb      	adds	r3, r7, r3
 800b5e2:	22f0      	movs	r2, #240	; 0xf0
 800b5e4:	0052      	lsls	r2, r2, #1
 800b5e6:	601a      	str	r2, [r3, #0]
  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt; //Interrupt mode, optional values for the interrupt EXTI_Mode_Interrupt and event EXTI_Mode_Event.
 800b5e8:	2308      	movs	r3, #8
 800b5ea:	18fb      	adds	r3, r7, r3
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	711a      	strb	r2, [r3, #4]
  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling; //Trigger mode, can be a falling edge trigger EXTI_Trigger_Falling, the rising edge triggered EXTI_Trigger_Rising, or any level (rising edge and falling edge trigger EXTI_Trigger_Rising_Falling)
 800b5f0:	2308      	movs	r3, #8
 800b5f2:	18fb      	adds	r3, r7, r3
 800b5f4:	220c      	movs	r2, #12
 800b5f6:	715a      	strb	r2, [r3, #5]
  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800b5f8:	2308      	movs	r3, #8
 800b5fa:	18fb      	adds	r3, r7, r3
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	719a      	strb	r2, [r3, #6]
  EXTI_Init(&EXTI_InitStructure);
 800b600:	2308      	movs	r3, #8
 800b602:	18fb      	adds	r3, r7, r3
 800b604:	0018      	movs	r0, r3
 800b606:	f7f7 f957 	bl	80028b8 <EXTI_Init>

  NVIC_InitTypeDef NVIC_InitStructure;
  NVIC_InitStructure.NVIC_IRQChannel = EXTI4_15_IRQn; //Enable keypad external interrupt channel
 800b60a:	1d3b      	adds	r3, r7, #4
 800b60c:	2207      	movs	r2, #7
 800b60e:	701a      	strb	r2, [r3, #0]
  //NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02; //Priority 2,
  //NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02; //Sub priority 2
  NVIC_InitStructure.NVIC_IRQChannelPriority = 0x02; // Priority 2
 800b610:	1d3b      	adds	r3, r7, #4
 800b612:	2202      	movs	r2, #2
 800b614:	705a      	strb	r2, [r3, #1]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; //Enable external interrupt channel
 800b616:	1d3b      	adds	r3, r7, #4
 800b618:	2201      	movs	r2, #1
 800b61a:	709a      	strb	r2, [r3, #2]
  NVIC_Init(&NVIC_InitStructure);
 800b61c:	1d3b      	adds	r3, r7, #4
 800b61e:	0018      	movs	r0, r3
 800b620:	f7f7 fadc 	bl	8002bdc <NVIC_Init>
#endif
}
 800b624:	46c0      	nop			; (mov r8, r8)
 800b626:	46bd      	mov	sp, r7
 800b628:	b006      	add	sp, #24
 800b62a:	bd80      	pop	{r7, pc}
 800b62c:	48000400 	.word	0x48000400

0800b630 <system_control_get_state>:

// Returns control pin state as a uint8 bitfield. Each bit indicates the input pin state, where
// triggered is 1 and not triggered is 0. Invert mask is applied. Bitfield organization is
// defined by the CONTROL_PIN_INDEX in the header file.
uint8_t system_control_get_state()
{
 800b630:	b590      	push	{r4, r7, lr}
 800b632:	b083      	sub	sp, #12
 800b634:	af00      	add	r7, sp, #0
  uint8_t control_state = 0;
 800b636:	1dfb      	adds	r3, r7, #7
 800b638:	2200      	movs	r2, #0
 800b63a:	701a      	strb	r2, [r3, #0]
#endif
#ifdef STM32F103C8
  uint16_t pin= GPIO_ReadInputData(CONTROL_PIN_PORT);
#endif
#ifdef STM32F0DISCOVERY
  uint16_t pin= GPIO_ReadInputData(CONTROL_PIN_PORT);
 800b63c:	1d3c      	adds	r4, r7, #4
 800b63e:	4b18      	ldr	r3, [pc, #96]	; (800b6a0 <system_control_get_state+0x70>)
 800b640:	0018      	movs	r0, r3
 800b642:	f7f7 fa6a 	bl	8002b1a <GPIO_ReadInputData>
 800b646:	0003      	movs	r3, r0
 800b648:	8023      	strh	r3, [r4, #0]
#endif
  #ifdef INVERT_CONTROL_PIN_MASK
    pin ^= INVERT_CONTROL_PIN_MASK;
  #endif
  if (pin) {
 800b64a:	1d3b      	adds	r3, r7, #4
 800b64c:	881b      	ldrh	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d020      	beq.n	800b694 <system_control_get_state+0x64>
    #ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
      if (bit_isfalse(pin,(1<<CONTROL_SAFETY_DOOR_BIT))) { control_state |= CONTROL_PIN_INDEX_SAFETY_DOOR; }
    #endif
    if (bit_isfalse(pin,(1<<CONTROL_RESET_BIT))) { control_state |= CONTROL_PIN_INDEX_RESET; }
 800b652:	1d3b      	adds	r3, r7, #4
 800b654:	881b      	ldrh	r3, [r3, #0]
 800b656:	2220      	movs	r2, #32
 800b658:	4013      	ands	r3, r2
 800b65a:	d105      	bne.n	800b668 <system_control_get_state+0x38>
 800b65c:	1dfb      	adds	r3, r7, #7
 800b65e:	1dfa      	adds	r2, r7, #7
 800b660:	7812      	ldrb	r2, [r2, #0]
 800b662:	2101      	movs	r1, #1
 800b664:	430a      	orrs	r2, r1
 800b666:	701a      	strb	r2, [r3, #0]
    if (bit_isfalse(pin,(1<<CONTROL_FEED_HOLD_BIT))) { control_state |= CONTROL_PIN_INDEX_FEED_HOLD; }
 800b668:	1d3b      	adds	r3, r7, #4
 800b66a:	881b      	ldrh	r3, [r3, #0]
 800b66c:	2240      	movs	r2, #64	; 0x40
 800b66e:	4013      	ands	r3, r2
 800b670:	d105      	bne.n	800b67e <system_control_get_state+0x4e>
 800b672:	1dfb      	adds	r3, r7, #7
 800b674:	1dfa      	adds	r2, r7, #7
 800b676:	7812      	ldrb	r2, [r2, #0]
 800b678:	2102      	movs	r1, #2
 800b67a:	430a      	orrs	r2, r1
 800b67c:	701a      	strb	r2, [r3, #0]
    if (bit_isfalse(pin,(1<<CONTROL_CYCLE_START_BIT))) { control_state |= CONTROL_PIN_INDEX_CYCLE_START; }
 800b67e:	1d3b      	adds	r3, r7, #4
 800b680:	881b      	ldrh	r3, [r3, #0]
 800b682:	2280      	movs	r2, #128	; 0x80
 800b684:	4013      	ands	r3, r2
 800b686:	d105      	bne.n	800b694 <system_control_get_state+0x64>
 800b688:	1dfb      	adds	r3, r7, #7
 800b68a:	1dfa      	adds	r2, r7, #7
 800b68c:	7812      	ldrb	r2, [r2, #0]
 800b68e:	2104      	movs	r1, #4
 800b690:	430a      	orrs	r2, r1
 800b692:	701a      	strb	r2, [r3, #0]
  }
  return(control_state);
 800b694:	1dfb      	adds	r3, r7, #7
 800b696:	781b      	ldrb	r3, [r3, #0]
}
 800b698:	0018      	movs	r0, r3
 800b69a:	46bd      	mov	sp, r7
 800b69c:	b003      	add	sp, #12
 800b69e:	bd90      	pop	{r4, r7, pc}
 800b6a0:	48000400 	.word	0x48000400

0800b6a4 <system_check_safety_door_ajar>:
}
#endif

// Returns if safety door is ajar(T) or closed(F), based on pin state.
uint8_t system_check_safety_door_ajar()
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	af00      	add	r7, sp, #0
  #ifdef ENABLE_SAFETY_DOOR_INPUT_PIN
    return(system_control_get_state() & CONTROL_PIN_INDEX_SAFETY_DOOR);
  #else
    return(false); // Input pin not enabled, so just return that it's closed.
 800b6a8:	2300      	movs	r3, #0
  #endif
}
 800b6aa:	0018      	movs	r0, r3
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	bd80      	pop	{r7, pc}

0800b6b0 <system_execute_startup>:


// Executes user startup script, if stored.
void system_execute_startup(char *line)
{
 800b6b0:	b590      	push	{r4, r7, lr}
 800b6b2:	b085      	sub	sp, #20
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  uint8_t n;
  for (n=0; n < N_STARTUP_LINE; n++) {
 800b6b8:	230f      	movs	r3, #15
 800b6ba:	18fb      	adds	r3, r7, r3
 800b6bc:	2200      	movs	r2, #0
 800b6be:	701a      	strb	r2, [r3, #0]
 800b6c0:	e02d      	b.n	800b71e <system_execute_startup+0x6e>
    if (!(settings_read_startup_line(n, line))) {
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	230f      	movs	r3, #15
 800b6c6:	18fb      	adds	r3, r7, r3
 800b6c8:	781b      	ldrb	r3, [r3, #0]
 800b6ca:	0011      	movs	r1, r2
 800b6cc:	0018      	movs	r0, r3
 800b6ce:	f7fe f869 	bl	80097a4 <settings_read_startup_line>
 800b6d2:	1e03      	subs	r3, r0, #0
 800b6d4:	d108      	bne.n	800b6e8 <system_execute_startup+0x38>
      line[0] = 0;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	701a      	strb	r2, [r3, #0]
      report_execute_startup_message(line,STATUS_SETTING_READ_FAIL);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2107      	movs	r1, #7
 800b6e0:	0018      	movs	r0, r3
 800b6e2:	f7fd fb1d 	bl	8008d20 <report_execute_startup_message>
 800b6e6:	e013      	b.n	800b710 <system_execute_startup+0x60>
    } else {
      if (line[0] != 0) {
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	781b      	ldrb	r3, [r3, #0]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d00f      	beq.n	800b710 <system_execute_startup+0x60>
        uint8_t status_code = gc_execute_line(line);
 800b6f0:	230e      	movs	r3, #14
 800b6f2:	18fc      	adds	r4, r7, r3
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	0018      	movs	r0, r3
 800b6f8:	f7f8 f972 	bl	80039e0 <gc_execute_line>
 800b6fc:	0003      	movs	r3, r0
 800b6fe:	7023      	strb	r3, [r4, #0]
        report_execute_startup_message(line,status_code);
 800b700:	230e      	movs	r3, #14
 800b702:	18fb      	adds	r3, r7, r3
 800b704:	781a      	ldrb	r2, [r3, #0]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	0011      	movs	r1, r2
 800b70a:	0018      	movs	r0, r3
 800b70c:	f7fd fb08 	bl	8008d20 <report_execute_startup_message>
  for (n=0; n < N_STARTUP_LINE; n++) {
 800b710:	230f      	movs	r3, #15
 800b712:	18fb      	adds	r3, r7, r3
 800b714:	781a      	ldrb	r2, [r3, #0]
 800b716:	230f      	movs	r3, #15
 800b718:	18fb      	adds	r3, r7, r3
 800b71a:	3201      	adds	r2, #1
 800b71c:	701a      	strb	r2, [r3, #0]
 800b71e:	230f      	movs	r3, #15
 800b720:	18fb      	adds	r3, r7, r3
 800b722:	781b      	ldrb	r3, [r3, #0]
 800b724:	2b01      	cmp	r3, #1
 800b726:	d9cc      	bls.n	800b6c2 <system_execute_startup+0x12>
      }
    }
  }
}
 800b728:	46c0      	nop			; (mov r8, r8)
 800b72a:	46bd      	mov	sp, r7
 800b72c:	b005      	add	sp, #20
 800b72e:	bd90      	pop	{r4, r7, pc}

0800b730 <system_execute_line>:
// next line during a cycle, so for switches like block delete, the switch only effects
// the lines that are processed afterward, not necessarily real-time during a cycle,
// since there are motions already stored in the buffer. However, this 'lag' should not
// be an issue, since these commands are not typically used during a cycle.
uint8_t system_execute_line(char *line)
{
 800b730:	b590      	push	{r4, r7, lr}
 800b732:	b087      	sub	sp, #28
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
  uint8_t char_counter = 1;
 800b738:	2316      	movs	r3, #22
 800b73a:	18fb      	adds	r3, r7, r3
 800b73c:	2201      	movs	r2, #1
 800b73e:	701a      	strb	r2, [r3, #0]
  uint8_t helper_var = 0; // Helper variable
 800b740:	2317      	movs	r3, #23
 800b742:	18fb      	adds	r3, r7, r3
 800b744:	2200      	movs	r2, #0
 800b746:	701a      	strb	r2, [r3, #0]
  float parameter, value;
  switch( line[char_counter] ) {
 800b748:	2316      	movs	r3, #22
 800b74a:	18fb      	adds	r3, r7, r3
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	001a      	movs	r2, r3
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	189b      	adds	r3, r3, r2
 800b754:	781b      	ldrb	r3, [r3, #0]
 800b756:	2b43      	cmp	r3, #67	; 0x43
 800b758:	d026      	beq.n	800b7a8 <system_execute_line+0x78>
 800b75a:	dc04      	bgt.n	800b766 <system_execute_line+0x36>
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d009      	beq.n	800b774 <system_execute_line+0x44>
 800b760:	2b24      	cmp	r3, #36	; 0x24
 800b762:	d021      	beq.n	800b7a8 <system_execute_line+0x78>
 800b764:	e06c      	b.n	800b840 <system_execute_line+0x110>
 800b766:	2b4a      	cmp	r3, #74	; 0x4a
 800b768:	d007      	beq.n	800b77a <system_execute_line+0x4a>
 800b76a:	2b58      	cmp	r3, #88	; 0x58
 800b76c:	d01c      	beq.n	800b7a8 <system_execute_line+0x78>
 800b76e:	2b47      	cmp	r3, #71	; 0x47
 800b770:	d01a      	beq.n	800b7a8 <system_execute_line+0x78>
 800b772:	e065      	b.n	800b840 <system_execute_line+0x110>
    case 0 : report_grbl_help(); break;
 800b774:	f7fd f80a 	bl	800878c <report_grbl_help>
 800b778:	e23f      	b.n	800bbfa <system_execute_line+0x4ca>
    case 'J' : // Jogging
      // Execute only if in IDLE or JOG states.
      if (sys.state != STATE_IDLE && sys.state != STATE_JOG) { return(STATUS_IDLE_ERROR); }
 800b77a:	4bbc      	ldr	r3, [pc, #752]	; (800ba6c <system_execute_line+0x33c>)
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d005      	beq.n	800b78e <system_execute_line+0x5e>
 800b782:	4bba      	ldr	r3, [pc, #744]	; (800ba6c <system_execute_line+0x33c>)
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	2b20      	cmp	r3, #32
 800b788:	d001      	beq.n	800b78e <system_execute_line+0x5e>
 800b78a:	2308      	movs	r3, #8
 800b78c:	e236      	b.n	800bbfc <system_execute_line+0x4cc>
      if(line[2] != '=') { return(STATUS_INVALID_STATEMENT); }
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	3302      	adds	r3, #2
 800b792:	781b      	ldrb	r3, [r3, #0]
 800b794:	2b3d      	cmp	r3, #61	; 0x3d
 800b796:	d001      	beq.n	800b79c <system_execute_line+0x6c>
 800b798:	2303      	movs	r3, #3
 800b79a:	e22f      	b.n	800bbfc <system_execute_line+0x4cc>
      return(gc_execute_line(line)); // NOTE: $J= is ignored inside g-code parser and used to detect jog motions.
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	0018      	movs	r0, r3
 800b7a0:	f7f8 f91e 	bl	80039e0 <gc_execute_line>
 800b7a4:	0003      	movs	r3, r0
 800b7a6:	e229      	b.n	800bbfc <system_execute_line+0x4cc>
      break;
    case '$': case 'G': case 'C': case 'X':
      if ( line[2] != 0 ) { return(STATUS_INVALID_STATEMENT); }
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	3302      	adds	r3, #2
 800b7ac:	781b      	ldrb	r3, [r3, #0]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d001      	beq.n	800b7b6 <system_execute_line+0x86>
 800b7b2:	2303      	movs	r3, #3
 800b7b4:	e222      	b.n	800bbfc <system_execute_line+0x4cc>
      switch( line[1] ) {
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	3301      	adds	r3, #1
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	2b43      	cmp	r3, #67	; 0x43
 800b7be:	d016      	beq.n	800b7ee <system_execute_line+0xbe>
 800b7c0:	dc02      	bgt.n	800b7c8 <system_execute_line+0x98>
 800b7c2:	2b24      	cmp	r3, #36	; 0x24
 800b7c4:	d005      	beq.n	800b7d2 <system_execute_line+0xa2>
            sys.state = STATE_IDLE;
            // Don't run startup script. Prevents stored moves in startup from causing accidents.
          } // Otherwise, no effect.
          break;
      }
      break;
 800b7c6:	e218      	b.n	800bbfa <system_execute_line+0x4ca>
      switch( line[1] ) {
 800b7c8:	2b47      	cmp	r3, #71	; 0x47
 800b7ca:	d00d      	beq.n	800b7e8 <system_execute_line+0xb8>
 800b7cc:	2b58      	cmp	r3, #88	; 0x58
 800b7ce:	d025      	beq.n	800b81c <system_execute_line+0xec>
      break;
 800b7d0:	e213      	b.n	800bbfa <system_execute_line+0x4ca>
          if ( sys.state & (STATE_CYCLE | STATE_HOLD) ) { return(STATUS_IDLE_ERROR); } // Block during cycle. Takes too long to print.
 800b7d2:	4ba6      	ldr	r3, [pc, #664]	; (800ba6c <system_execute_line+0x33c>)
 800b7d4:	781b      	ldrb	r3, [r3, #0]
 800b7d6:	001a      	movs	r2, r3
 800b7d8:	2318      	movs	r3, #24
 800b7da:	4013      	ands	r3, r2
 800b7dc:	d001      	beq.n	800b7e2 <system_execute_line+0xb2>
 800b7de:	2308      	movs	r3, #8
 800b7e0:	e20c      	b.n	800bbfc <system_execute_line+0x4cc>
          else { report_grbl_settings(); }
 800b7e2:	f7fc ffdf 	bl	80087a4 <report_grbl_settings>
          break;
 800b7e6:	e02a      	b.n	800b83e <system_execute_line+0x10e>
          report_gcode_modes();
 800b7e8:	f7fd f9c6 	bl	8008b78 <report_gcode_modes>
          break;
 800b7ec:	e027      	b.n	800b83e <system_execute_line+0x10e>
          if ( sys.state == STATE_CHECK_MODE ) {
 800b7ee:	4b9f      	ldr	r3, [pc, #636]	; (800ba6c <system_execute_line+0x33c>)
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	d105      	bne.n	800b802 <system_execute_line+0xd2>
            mc_reset();
 800b7f6:	f7fa fe25 	bl	8006444 <mc_reset>
            report_feedback_message(MESSAGE_DISABLED);
 800b7fa:	2005      	movs	r0, #5
 800b7fc:	f7fc ff50 	bl	80086a0 <report_feedback_message>
          break;
 800b800:	e01d      	b.n	800b83e <system_execute_line+0x10e>
            if (sys.state) { return(STATUS_IDLE_ERROR); } // Requires no alarm mode.
 800b802:	4b9a      	ldr	r3, [pc, #616]	; (800ba6c <system_execute_line+0x33c>)
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d001      	beq.n	800b80e <system_execute_line+0xde>
 800b80a:	2308      	movs	r3, #8
 800b80c:	e1f6      	b.n	800bbfc <system_execute_line+0x4cc>
            sys.state = STATE_CHECK_MODE;
 800b80e:	4b97      	ldr	r3, [pc, #604]	; (800ba6c <system_execute_line+0x33c>)
 800b810:	2202      	movs	r2, #2
 800b812:	701a      	strb	r2, [r3, #0]
            report_feedback_message(MESSAGE_ENABLED);
 800b814:	2004      	movs	r0, #4
 800b816:	f7fc ff43 	bl	80086a0 <report_feedback_message>
          break;
 800b81a:	e010      	b.n	800b83e <system_execute_line+0x10e>
          if (sys.state == STATE_ALARM) {
 800b81c:	4b93      	ldr	r3, [pc, #588]	; (800ba6c <system_execute_line+0x33c>)
 800b81e:	781b      	ldrb	r3, [r3, #0]
 800b820:	2b01      	cmp	r3, #1
 800b822:	d10b      	bne.n	800b83c <system_execute_line+0x10c>
            if (system_check_safety_door_ajar()) { return(STATUS_CHECK_DOOR); }
 800b824:	f7ff ff3e 	bl	800b6a4 <system_check_safety_door_ajar>
 800b828:	1e03      	subs	r3, r0, #0
 800b82a:	d001      	beq.n	800b830 <system_execute_line+0x100>
 800b82c:	230d      	movs	r3, #13
 800b82e:	e1e5      	b.n	800bbfc <system_execute_line+0x4cc>
            report_feedback_message(MESSAGE_ALARM_UNLOCK);
 800b830:	2003      	movs	r0, #3
 800b832:	f7fc ff35 	bl	80086a0 <report_feedback_message>
            sys.state = STATE_IDLE;
 800b836:	4b8d      	ldr	r3, [pc, #564]	; (800ba6c <system_execute_line+0x33c>)
 800b838:	2200      	movs	r2, #0
 800b83a:	701a      	strb	r2, [r3, #0]
          break;
 800b83c:	46c0      	nop			; (mov r8, r8)
      break;
 800b83e:	e1dc      	b.n	800bbfa <system_execute_line+0x4ca>
    default :
      // Block any system command that requires the state as IDLE/ALARM. (i.e. EEPROM, homing)
      if ( !(sys.state == STATE_IDLE || sys.state == STATE_ALARM) ) { return(STATUS_IDLE_ERROR); }
 800b840:	4b8a      	ldr	r3, [pc, #552]	; (800ba6c <system_execute_line+0x33c>)
 800b842:	781b      	ldrb	r3, [r3, #0]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d005      	beq.n	800b854 <system_execute_line+0x124>
 800b848:	4b88      	ldr	r3, [pc, #544]	; (800ba6c <system_execute_line+0x33c>)
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	2b01      	cmp	r3, #1
 800b84e:	d001      	beq.n	800b854 <system_execute_line+0x124>
 800b850:	2308      	movs	r3, #8
 800b852:	e1d3      	b.n	800bbfc <system_execute_line+0x4cc>
      switch( line[1] ) {
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	3301      	adds	r3, #1
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	3b23      	subs	r3, #35	; 0x23
 800b85c:	2b30      	cmp	r3, #48	; 0x30
 800b85e:	d900      	bls.n	800b862 <system_execute_line+0x132>
 800b860:	e129      	b.n	800bab6 <system_execute_line+0x386>
 800b862:	009a      	lsls	r2, r3, #2
 800b864:	4b82      	ldr	r3, [pc, #520]	; (800ba70 <system_execute_line+0x340>)
 800b866:	18d3      	adds	r3, r2, r3
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	469f      	mov	pc, r3
        case '#' : // Print Grbl NGC parameters
          if ( line[2] != 0 ) { return(STATUS_INVALID_STATEMENT); }
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	3302      	adds	r3, #2
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d001      	beq.n	800b87a <system_execute_line+0x14a>
 800b876:	2303      	movs	r3, #3
 800b878:	e1c0      	b.n	800bbfc <system_execute_line+0x4cc>
          else { report_ngc_parameters(); }
 800b87a:	f7fd f90b 	bl	8008a94 <report_ngc_parameters>
          break;
 800b87e:	e1bc      	b.n	800bbfa <system_execute_line+0x4ca>
        case 'H' : // Perform homing cycle [IDLE/ALARM]
          if (bit_isfalse(settings.flags,BITFLAG_HOMING_ENABLE)) {return(STATUS_SETTING_DISABLED); }
 800b880:	4b7c      	ldr	r3, [pc, #496]	; (800ba74 <system_execute_line+0x344>)
 800b882:	2248      	movs	r2, #72	; 0x48
 800b884:	5c9b      	ldrb	r3, [r3, r2]
 800b886:	001a      	movs	r2, r3
 800b888:	2310      	movs	r3, #16
 800b88a:	4013      	ands	r3, r2
 800b88c:	d101      	bne.n	800b892 <system_execute_line+0x162>
 800b88e:	2305      	movs	r3, #5
 800b890:	e1b4      	b.n	800bbfc <system_execute_line+0x4cc>
          if (system_check_safety_door_ajar()) { return(STATUS_CHECK_DOOR); } // Block if safety door is ajar.
 800b892:	f7ff ff07 	bl	800b6a4 <system_check_safety_door_ajar>
 800b896:	1e03      	subs	r3, r0, #0
 800b898:	d001      	beq.n	800b89e <system_execute_line+0x16e>
 800b89a:	230d      	movs	r3, #13
 800b89c:	e1ae      	b.n	800bbfc <system_execute_line+0x4cc>
          sys.state = STATE_HOMING; // Set system state variable
 800b89e:	4b73      	ldr	r3, [pc, #460]	; (800ba6c <system_execute_line+0x33c>)
 800b8a0:	2204      	movs	r2, #4
 800b8a2:	701a      	strb	r2, [r3, #0]
          if (line[2] == 0) {
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	3302      	adds	r3, #2
 800b8a8:	781b      	ldrb	r3, [r3, #0]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d108      	bne.n	800b8c0 <system_execute_line+0x190>
            mc_homing_cycle(HOMING_CYCLE_ALL);
 800b8ae:	2000      	movs	r0, #0
 800b8b0:	f7fa fd14 	bl	80062dc <mc_homing_cycle>
                case 'Z': mc_homing_cycle(HOMING_CYCLE_Z); break;
                default: return(STATUS_INVALID_STATEMENT);
              }
          #endif
          } else { return(STATUS_INVALID_STATEMENT); }
          if (!sys.abort) {  // Execute startup scripts after successful homing.
 800b8b4:	4b6d      	ldr	r3, [pc, #436]	; (800ba6c <system_execute_line+0x33c>)
 800b8b6:	785b      	ldrb	r3, [r3, #1]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d000      	beq.n	800b8be <system_execute_line+0x18e>
 800b8bc:	e19c      	b.n	800bbf8 <system_execute_line+0x4c8>
 800b8be:	e001      	b.n	800b8c4 <system_execute_line+0x194>
          } else { return(STATUS_INVALID_STATEMENT); }
 800b8c0:	2303      	movs	r3, #3
 800b8c2:	e19b      	b.n	800bbfc <system_execute_line+0x4cc>
            sys.state = STATE_IDLE; // Set to IDLE when complete.
 800b8c4:	4b69      	ldr	r3, [pc, #420]	; (800ba6c <system_execute_line+0x33c>)
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	701a      	strb	r2, [r3, #0]
            st_go_idle(); // Set steppers to the settings idle state before returning.
 800b8ca:	f7fe fc69 	bl	800a1a0 <st_go_idle>
            if (line[2] == 0) { system_execute_startup(line); }
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	3302      	adds	r3, #2
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d000      	beq.n	800b8da <system_execute_line+0x1aa>
 800b8d8:	e18e      	b.n	800bbf8 <system_execute_line+0x4c8>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	0018      	movs	r0, r3
 800b8de:	f7ff fee7 	bl	800b6b0 <system_execute_startup>
          }
          break;
 800b8e2:	e189      	b.n	800bbf8 <system_execute_line+0x4c8>
        case 'S' : // Puts Grbl to sleep [IDLE/ALARM]
          if ((line[2] != 'L') || (line[3] != 'P') || (line[4] != 0)) { return(STATUS_INVALID_STATEMENT); }
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	3302      	adds	r3, #2
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	2b4c      	cmp	r3, #76	; 0x4c
 800b8ec:	d109      	bne.n	800b902 <system_execute_line+0x1d2>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	3303      	adds	r3, #3
 800b8f2:	781b      	ldrb	r3, [r3, #0]
 800b8f4:	2b50      	cmp	r3, #80	; 0x50
 800b8f6:	d104      	bne.n	800b902 <system_execute_line+0x1d2>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	3304      	adds	r3, #4
 800b8fc:	781b      	ldrb	r3, [r3, #0]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d001      	beq.n	800b906 <system_execute_line+0x1d6>
 800b902:	2303      	movs	r3, #3
 800b904:	e17a      	b.n	800bbfc <system_execute_line+0x4cc>
          system_set_exec_state_flag(EXEC_SLEEP); // Set to execute sleep mode immediately
 800b906:	2080      	movs	r0, #128	; 0x80
 800b908:	f000 fa6a 	bl	800bde0 <system_set_exec_state_flag>
          break;
 800b90c:	e175      	b.n	800bbfa <system_execute_line+0x4ca>
        case 'I' : // Print or store build info. [IDLE/ALARM]
          if ( line[++char_counter] == 0 ) {
 800b90e:	2316      	movs	r3, #22
 800b910:	18fb      	adds	r3, r7, r3
 800b912:	781b      	ldrb	r3, [r3, #0]
 800b914:	3301      	adds	r3, #1
 800b916:	b2da      	uxtb	r2, r3
 800b918:	2316      	movs	r3, #22
 800b91a:	18fb      	adds	r3, r7, r3
 800b91c:	701a      	strb	r2, [r3, #0]
 800b91e:	2316      	movs	r3, #22
 800b920:	18fb      	adds	r3, r7, r3
 800b922:	781b      	ldrb	r3, [r3, #0]
 800b924:	001a      	movs	r2, r3
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	189b      	adds	r3, r3, r2
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d108      	bne.n	800b942 <system_execute_line+0x212>
            settings_read_build_info(line);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	0018      	movs	r0, r3
 800b934:	f7fd ff62 	bl	80097fc <settings_read_build_info>
            report_build_info(line);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	0018      	movs	r0, r3
 800b93c:	f7fd fa0a 	bl	8008d54 <report_build_info>
                line[char_counter-helper_var] = line[char_counter];
              } while (line[char_counter++] != 0);
              settings_store_build_info(line);
          #endif
          }
          break;
 800b940:	e15b      	b.n	800bbfa <system_execute_line+0x4ca>
              if(line[char_counter++] != '=') { return(STATUS_INVALID_STATEMENT); }
 800b942:	2316      	movs	r3, #22
 800b944:	18fb      	adds	r3, r7, r3
 800b946:	781b      	ldrb	r3, [r3, #0]
 800b948:	1c5a      	adds	r2, r3, #1
 800b94a:	b2d1      	uxtb	r1, r2
 800b94c:	2216      	movs	r2, #22
 800b94e:	18ba      	adds	r2, r7, r2
 800b950:	7011      	strb	r1, [r2, #0]
 800b952:	001a      	movs	r2, r3
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	189b      	adds	r3, r3, r2
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	2b3d      	cmp	r3, #61	; 0x3d
 800b95c:	d001      	beq.n	800b962 <system_execute_line+0x232>
 800b95e:	2303      	movs	r3, #3
 800b960:	e14c      	b.n	800bbfc <system_execute_line+0x4cc>
              helper_var = char_counter; // Set helper variable as counter to start of user info line.
 800b962:	2317      	movs	r3, #23
 800b964:	18fb      	adds	r3, r7, r3
 800b966:	2216      	movs	r2, #22
 800b968:	18ba      	adds	r2, r7, r2
 800b96a:	7812      	ldrb	r2, [r2, #0]
 800b96c:	701a      	strb	r2, [r3, #0]
                line[char_counter-helper_var] = line[char_counter];
 800b96e:	2316      	movs	r3, #22
 800b970:	18fb      	adds	r3, r7, r3
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	001a      	movs	r2, r3
 800b976:	2317      	movs	r3, #23
 800b978:	18fb      	adds	r3, r7, r3
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	1ad3      	subs	r3, r2, r3
 800b97e:	001a      	movs	r2, r3
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	189b      	adds	r3, r3, r2
 800b984:	2216      	movs	r2, #22
 800b986:	18ba      	adds	r2, r7, r2
 800b988:	7812      	ldrb	r2, [r2, #0]
 800b98a:	0011      	movs	r1, r2
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	1852      	adds	r2, r2, r1
 800b990:	7812      	ldrb	r2, [r2, #0]
 800b992:	701a      	strb	r2, [r3, #0]
              } while (line[char_counter++] != 0);
 800b994:	2316      	movs	r3, #22
 800b996:	18fb      	adds	r3, r7, r3
 800b998:	781b      	ldrb	r3, [r3, #0]
 800b99a:	1c5a      	adds	r2, r3, #1
 800b99c:	b2d1      	uxtb	r1, r2
 800b99e:	2216      	movs	r2, #22
 800b9a0:	18ba      	adds	r2, r7, r2
 800b9a2:	7011      	strb	r1, [r2, #0]
 800b9a4:	001a      	movs	r2, r3
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	189b      	adds	r3, r3, r2
 800b9aa:	781b      	ldrb	r3, [r3, #0]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d1de      	bne.n	800b96e <system_execute_line+0x23e>
              settings_store_build_info(line);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	0018      	movs	r0, r3
 800b9b4:	f7fd fdd8 	bl	8009568 <settings_store_build_info>
          break;
 800b9b8:	e11f      	b.n	800bbfa <system_execute_line+0x4ca>
        case 'R' : // Restore defaults [IDLE/ALARM]
          if ((line[2] != 'S') || (line[3] != 'T') || (line[4] != '=') || (line[6] != 0)) { return(STATUS_INVALID_STATEMENT); }
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	3302      	adds	r3, #2
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	2b53      	cmp	r3, #83	; 0x53
 800b9c2:	d10e      	bne.n	800b9e2 <system_execute_line+0x2b2>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	3303      	adds	r3, #3
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	2b54      	cmp	r3, #84	; 0x54
 800b9cc:	d109      	bne.n	800b9e2 <system_execute_line+0x2b2>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	3304      	adds	r3, #4
 800b9d2:	781b      	ldrb	r3, [r3, #0]
 800b9d4:	2b3d      	cmp	r3, #61	; 0x3d
 800b9d6:	d104      	bne.n	800b9e2 <system_execute_line+0x2b2>
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	3306      	adds	r3, #6
 800b9dc:	781b      	ldrb	r3, [r3, #0]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d001      	beq.n	800b9e6 <system_execute_line+0x2b6>
 800b9e2:	2303      	movs	r3, #3
 800b9e4:	e10a      	b.n	800bbfc <system_execute_line+0x4cc>
          switch (line[5]) {
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	3305      	adds	r3, #5
 800b9ea:	781b      	ldrb	r3, [r3, #0]
 800b9ec:	2b24      	cmp	r3, #36	; 0x24
 800b9ee:	d004      	beq.n	800b9fa <system_execute_line+0x2ca>
 800b9f0:	2b2a      	cmp	r3, #42	; 0x2a
 800b9f2:	d00a      	beq.n	800ba0a <system_execute_line+0x2da>
 800b9f4:	2b23      	cmp	r3, #35	; 0x23
 800b9f6:	d004      	beq.n	800ba02 <system_execute_line+0x2d2>
 800b9f8:	e00b      	b.n	800ba12 <system_execute_line+0x2e2>
            #ifdef ENABLE_RESTORE_EEPROM_DEFAULT_SETTINGS
              case '$': settings_restore(SETTINGS_RESTORE_DEFAULTS); break;
 800b9fa:	2001      	movs	r0, #1
 800b9fc:	f7fd fdf6 	bl	80095ec <settings_restore>
 800ba00:	e009      	b.n	800ba16 <system_execute_line+0x2e6>
            #endif
            #ifdef ENABLE_RESTORE_EEPROM_CLEAR_PARAMETERS
              case '#': settings_restore(SETTINGS_RESTORE_PARAMETERS); break;
 800ba02:	2002      	movs	r0, #2
 800ba04:	f7fd fdf2 	bl	80095ec <settings_restore>
 800ba08:	e005      	b.n	800ba16 <system_execute_line+0x2e6>
            #endif
            #ifdef ENABLE_RESTORE_EEPROM_WIPE_ALL
              case '*': settings_restore(SETTINGS_RESTORE_ALL); break;
 800ba0a:	20ff      	movs	r0, #255	; 0xff
 800ba0c:	f7fd fdee 	bl	80095ec <settings_restore>
 800ba10:	e001      	b.n	800ba16 <system_execute_line+0x2e6>
            #endif
            default: return(STATUS_INVALID_STATEMENT);
 800ba12:	2303      	movs	r3, #3
 800ba14:	e0f2      	b.n	800bbfc <system_execute_line+0x4cc>
          }
          report_feedback_message(MESSAGE_RESTORE_DEFAULTS);
 800ba16:	2009      	movs	r0, #9
 800ba18:	f7fc fe42 	bl	80086a0 <report_feedback_message>
          mc_reset(); // Force reset to ensure settings are initialized correctly.
 800ba1c:	f7fa fd12 	bl	8006444 <mc_reset>
          break;
 800ba20:	e0eb      	b.n	800bbfa <system_execute_line+0x4ca>
        case 'N' : // Startup lines. [IDLE/ALARM]
          if ( line[++char_counter] == 0 ) { // Print startup lines
 800ba22:	2316      	movs	r3, #22
 800ba24:	18fb      	adds	r3, r7, r3
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	b2da      	uxtb	r2, r3
 800ba2c:	2316      	movs	r3, #22
 800ba2e:	18fb      	adds	r3, r7, r3
 800ba30:	701a      	strb	r2, [r3, #0]
 800ba32:	2316      	movs	r3, #22
 800ba34:	18fb      	adds	r3, r7, r3
 800ba36:	781b      	ldrb	r3, [r3, #0]
 800ba38:	001a      	movs	r2, r3
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	189b      	adds	r3, r3, r2
 800ba3e:	781b      	ldrb	r3, [r3, #0]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d12e      	bne.n	800baa2 <system_execute_line+0x372>
            for (helper_var=0; helper_var < N_STARTUP_LINE; helper_var++) {
 800ba44:	2317      	movs	r3, #23
 800ba46:	18fb      	adds	r3, r7, r3
 800ba48:	2200      	movs	r2, #0
 800ba4a:	701a      	strb	r2, [r3, #0]
 800ba4c:	e023      	b.n	800ba96 <system_execute_line+0x366>
              if (!(settings_read_startup_line(helper_var, line))) {
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	2317      	movs	r3, #23
 800ba52:	18fb      	adds	r3, r7, r3
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	0011      	movs	r1, r2
 800ba58:	0018      	movs	r0, r3
 800ba5a:	f7fd fea3 	bl	80097a4 <settings_read_startup_line>
 800ba5e:	1e03      	subs	r3, r0, #0
 800ba60:	d10a      	bne.n	800ba78 <system_execute_line+0x348>
                report_status_message(STATUS_SETTING_READ_FAIL);
 800ba62:	2007      	movs	r0, #7
 800ba64:	f7fc fdde 	bl	8008624 <report_status_message>
 800ba68:	e00e      	b.n	800ba88 <system_execute_line+0x358>
 800ba6a:	46c0      	nop			; (mov r8, r8)
 800ba6c:	20000b2c 	.word	0x20000b2c
 800ba70:	0800ddec 	.word	0x0800ddec
 800ba74:	20000acc 	.word	0x20000acc
              } else {
                report_startup_line(helper_var,line);
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	2317      	movs	r3, #23
 800ba7c:	18fb      	adds	r3, r7, r3
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	0011      	movs	r1, r2
 800ba82:	0018      	movs	r0, r3
 800ba84:	f7fd f92c 	bl	8008ce0 <report_startup_line>
            for (helper_var=0; helper_var < N_STARTUP_LINE; helper_var++) {
 800ba88:	2317      	movs	r3, #23
 800ba8a:	18fb      	adds	r3, r7, r3
 800ba8c:	781a      	ldrb	r2, [r3, #0]
 800ba8e:	2317      	movs	r3, #23
 800ba90:	18fb      	adds	r3, r7, r3
 800ba92:	3201      	adds	r2, #1
 800ba94:	701a      	strb	r2, [r3, #0]
 800ba96:	2317      	movs	r3, #23
 800ba98:	18fb      	adds	r3, r7, r3
 800ba9a:	781b      	ldrb	r3, [r3, #0]
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d9d6      	bls.n	800ba4e <system_execute_line+0x31e>
              }
            }
            break;
 800baa0:	e0ab      	b.n	800bbfa <system_execute_line+0x4ca>
          } else { // Store startup line [IDLE Only] Prevents motion during ALARM.
            if (sys.state != STATE_IDLE) { return(STATUS_IDLE_ERROR); } // Store only when idle.
 800baa2:	4b58      	ldr	r3, [pc, #352]	; (800bc04 <system_execute_line+0x4d4>)
 800baa4:	781b      	ldrb	r3, [r3, #0]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d001      	beq.n	800baae <system_execute_line+0x37e>
 800baaa:	2308      	movs	r3, #8
 800baac:	e0a6      	b.n	800bbfc <system_execute_line+0x4cc>
            helper_var = true;  // Set helper_var to flag storing method.
 800baae:	2317      	movs	r3, #23
 800bab0:	18fb      	adds	r3, r7, r3
 800bab2:	2201      	movs	r2, #1
 800bab4:	701a      	strb	r2, [r3, #0]
            // No break. Continues into default: to read remaining command characters.
          }
        default :  // Storing setting methods [IDLE/ALARM]
          if(!read_float(line, &char_counter, &parameter)) { return(STATUS_BAD_NUMBER_FORMAT); }
 800bab6:	2310      	movs	r3, #16
 800bab8:	18fa      	adds	r2, r7, r3
 800baba:	2316      	movs	r3, #22
 800babc:	18f9      	adds	r1, r7, r3
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	0018      	movs	r0, r3
 800bac2:	f7fa fcf7 	bl	80064b4 <read_float>
 800bac6:	1e03      	subs	r3, r0, #0
 800bac8:	d101      	bne.n	800bace <system_execute_line+0x39e>
 800baca:	2302      	movs	r3, #2
 800bacc:	e096      	b.n	800bbfc <system_execute_line+0x4cc>
          if(line[char_counter++] != '=') { return(STATUS_INVALID_STATEMENT); }
 800bace:	2316      	movs	r3, #22
 800bad0:	18fb      	adds	r3, r7, r3
 800bad2:	781b      	ldrb	r3, [r3, #0]
 800bad4:	1c5a      	adds	r2, r3, #1
 800bad6:	b2d1      	uxtb	r1, r2
 800bad8:	2216      	movs	r2, #22
 800bada:	18ba      	adds	r2, r7, r2
 800badc:	7011      	strb	r1, [r2, #0]
 800bade:	001a      	movs	r2, r3
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	189b      	adds	r3, r3, r2
 800bae4:	781b      	ldrb	r3, [r3, #0]
 800bae6:	2b3d      	cmp	r3, #61	; 0x3d
 800bae8:	d001      	beq.n	800baee <system_execute_line+0x3be>
 800baea:	2303      	movs	r3, #3
 800baec:	e086      	b.n	800bbfc <system_execute_line+0x4cc>
          if (helper_var) { // Store startup line
 800baee:	2317      	movs	r3, #23
 800baf0:	18fb      	adds	r3, r7, r3
 800baf2:	781b      	ldrb	r3, [r3, #0]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d054      	beq.n	800bba2 <system_execute_line+0x472>
            // Prepare sending gcode block to gcode parser by shifting all characters
            helper_var = char_counter; // Set helper variable as counter to start of gcode block
 800baf8:	2317      	movs	r3, #23
 800bafa:	18fb      	adds	r3, r7, r3
 800bafc:	2216      	movs	r2, #22
 800bafe:	18ba      	adds	r2, r7, r2
 800bb00:	7812      	ldrb	r2, [r2, #0]
 800bb02:	701a      	strb	r2, [r3, #0]
            do {
              line[char_counter-helper_var] = line[char_counter];
 800bb04:	2316      	movs	r3, #22
 800bb06:	18fb      	adds	r3, r7, r3
 800bb08:	781b      	ldrb	r3, [r3, #0]
 800bb0a:	001a      	movs	r2, r3
 800bb0c:	2317      	movs	r3, #23
 800bb0e:	18fb      	adds	r3, r7, r3
 800bb10:	781b      	ldrb	r3, [r3, #0]
 800bb12:	1ad3      	subs	r3, r2, r3
 800bb14:	001a      	movs	r2, r3
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	189b      	adds	r3, r3, r2
 800bb1a:	2216      	movs	r2, #22
 800bb1c:	18ba      	adds	r2, r7, r2
 800bb1e:	7812      	ldrb	r2, [r2, #0]
 800bb20:	0011      	movs	r1, r2
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	1852      	adds	r2, r2, r1
 800bb26:	7812      	ldrb	r2, [r2, #0]
 800bb28:	701a      	strb	r2, [r3, #0]
            } while (line[char_counter++] != 0);
 800bb2a:	2316      	movs	r3, #22
 800bb2c:	18fb      	adds	r3, r7, r3
 800bb2e:	781b      	ldrb	r3, [r3, #0]
 800bb30:	1c5a      	adds	r2, r3, #1
 800bb32:	b2d1      	uxtb	r1, r2
 800bb34:	2216      	movs	r2, #22
 800bb36:	18ba      	adds	r2, r7, r2
 800bb38:	7011      	strb	r1, [r2, #0]
 800bb3a:	001a      	movs	r2, r3
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	189b      	adds	r3, r3, r2
 800bb40:	781b      	ldrb	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1de      	bne.n	800bb04 <system_execute_line+0x3d4>
            // Execute gcode block to ensure block is valid.
            helper_var = gc_execute_line(line); // Set helper_var to returned status code.
 800bb46:	2317      	movs	r3, #23
 800bb48:	18fc      	adds	r4, r7, r3
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	0018      	movs	r0, r3
 800bb4e:	f7f7 ff47 	bl	80039e0 <gc_execute_line>
 800bb52:	0003      	movs	r3, r0
 800bb54:	7023      	strb	r3, [r4, #0]
            if (helper_var) { return(helper_var); }
 800bb56:	2317      	movs	r3, #23
 800bb58:	18fb      	adds	r3, r7, r3
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d003      	beq.n	800bb68 <system_execute_line+0x438>
 800bb60:	2317      	movs	r3, #23
 800bb62:	18fb      	adds	r3, r7, r3
 800bb64:	781b      	ldrb	r3, [r3, #0]
 800bb66:	e049      	b.n	800bbfc <system_execute_line+0x4cc>
            else {
              helper_var = trunc(parameter); // Set helper_var to int value of parameter
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	1c18      	adds	r0, r3, #0
 800bb6c:	f7f6 fdaa 	bl	80026c4 <__aeabi_f2d>
 800bb70:	0003      	movs	r3, r0
 800bb72:	000c      	movs	r4, r1
 800bb74:	0018      	movs	r0, r3
 800bb76:	0021      	movs	r1, r4
 800bb78:	f000 fcb8 	bl	800c4ec <trunc>
 800bb7c:	0002      	movs	r2, r0
 800bb7e:	000b      	movs	r3, r1
 800bb80:	2117      	movs	r1, #23
 800bb82:	187c      	adds	r4, r7, r1
 800bb84:	0010      	movs	r0, r2
 800bb86:	0019      	movs	r1, r3
 800bb88:	f7f4 fbe4 	bl	8000354 <__aeabi_d2uiz>
 800bb8c:	0003      	movs	r3, r0
 800bb8e:	7023      	strb	r3, [r4, #0]
              settings_store_startup_line(helper_var,line);
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	2317      	movs	r3, #23
 800bb94:	18fb      	adds	r3, r7, r3
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	0011      	movs	r1, r2
 800bb9a:	0018      	movs	r0, r3
 800bb9c:	f7fd fcc4 	bl	8009528 <settings_store_startup_line>
 800bba0:	e02b      	b.n	800bbfa <system_execute_line+0x4ca>
            }
          } else { // Store global setting.
            if(!read_float(line, &char_counter, &value)) { return(STATUS_BAD_NUMBER_FORMAT); }
 800bba2:	230c      	movs	r3, #12
 800bba4:	18fa      	adds	r2, r7, r3
 800bba6:	2316      	movs	r3, #22
 800bba8:	18f9      	adds	r1, r7, r3
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	0018      	movs	r0, r3
 800bbae:	f7fa fc81 	bl	80064b4 <read_float>
 800bbb2:	1e03      	subs	r3, r0, #0
 800bbb4:	d101      	bne.n	800bbba <system_execute_line+0x48a>
 800bbb6:	2302      	movs	r3, #2
 800bbb8:	e020      	b.n	800bbfc <system_execute_line+0x4cc>
            if((line[char_counter] != 0) || (parameter > 255)) { return(STATUS_INVALID_STATEMENT); }
 800bbba:	2316      	movs	r3, #22
 800bbbc:	18fb      	adds	r3, r7, r3
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	001a      	movs	r2, r3
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	189b      	adds	r3, r3, r2
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d106      	bne.n	800bbda <system_execute_line+0x4aa>
 800bbcc:	693b      	ldr	r3, [r7, #16]
 800bbce:	490e      	ldr	r1, [pc, #56]	; (800bc08 <system_execute_line+0x4d8>)
 800bbd0:	1c18      	adds	r0, r3, #0
 800bbd2:	f7f4 fb93 	bl	80002fc <__aeabi_fcmpgt>
 800bbd6:	1e03      	subs	r3, r0, #0
 800bbd8:	d001      	beq.n	800bbde <system_execute_line+0x4ae>
 800bbda:	2303      	movs	r3, #3
 800bbdc:	e00e      	b.n	800bbfc <system_execute_line+0x4cc>
            return(settings_store_global_setting((uint8_t)parameter, value));
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	1c18      	adds	r0, r3, #0
 800bbe2:	f7f4 fb9f 	bl	8000324 <__aeabi_f2uiz>
 800bbe6:	0003      	movs	r3, r0
 800bbe8:	b2db      	uxtb	r3, r3
 800bbea:	68fa      	ldr	r2, [r7, #12]
 800bbec:	1c11      	adds	r1, r2, #0
 800bbee:	0018      	movs	r0, r3
 800bbf0:	f7fd fe70 	bl	80098d4 <settings_store_global_setting>
 800bbf4:	0003      	movs	r3, r0
 800bbf6:	e001      	b.n	800bbfc <system_execute_line+0x4cc>
          break;
 800bbf8:	46c0      	nop			; (mov r8, r8)
          }
      }
  }
  return(STATUS_OK); // If '$' command makes it to here, then everything's ok.
 800bbfa:	2300      	movs	r3, #0
}
 800bbfc:	0018      	movs	r0, r3
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	b007      	add	sp, #28
 800bc02:	bd90      	pop	{r4, r7, pc}
 800bc04:	20000b2c 	.word	0x20000b2c
 800bc08:	437f0000 	.word	0x437f0000

0800bc0c <system_flag_wco_change>:



void system_flag_wco_change()
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	af00      	add	r7, sp, #0
  #ifdef FORCE_BUFFER_SYNC_DURING_WCO_CHANGE
    protocol_buffer_synchronize();
 800bc10:	f7fb ffd8 	bl	8007bc4 <protocol_buffer_synchronize>
  #endif
  sys.report_wco_counter = 0;
 800bc14:	4b02      	ldr	r3, [pc, #8]	; (800bc20 <system_flag_wco_change+0x14>)
 800bc16:	2200      	movs	r2, #0
 800bc18:	731a      	strb	r2, [r3, #12]
}
 800bc1a:	46c0      	nop			; (mov r8, r8)
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}
 800bc20:	20000b2c 	.word	0x20000b2c

0800bc24 <system_convert_axis_steps_to_mpos>:

// Returns machine position of axis 'idx'. Must be sent a 'step' array.
// NOTE: If motor steps and machine position are not in the same coordinate frame, this function
//   serves as a central place to compute the transformation.
float system_convert_axis_steps_to_mpos(int32_t *steps, uint8_t idx)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b084      	sub	sp, #16
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	000a      	movs	r2, r1
 800bc2e:	1cfb      	adds	r3, r7, #3
 800bc30:	701a      	strb	r2, [r3, #0]
  float pos;
  #ifdef COREXY
    if (idx==X_AXIS) {
 800bc32:	1cfb      	adds	r3, r7, #3
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d112      	bne.n	800bc60 <system_convert_axis_steps_to_mpos+0x3c>
      pos = (float)system_convert_corexy_to_x_axis_steps(steps) / settings.steps_per_mm[idx];
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	0018      	movs	r0, r3
 800bc3e:	f000 f86b 	bl	800bd18 <system_convert_corexy_to_x_axis_steps>
 800bc42:	0003      	movs	r3, r0
 800bc44:	0018      	movs	r0, r3
 800bc46:	f7f5 fa19 	bl	800107c <__aeabi_i2f>
 800bc4a:	1cfb      	adds	r3, r7, #3
 800bc4c:	781a      	ldrb	r2, [r3, #0]
 800bc4e:	4b1c      	ldr	r3, [pc, #112]	; (800bcc0 <system_convert_axis_steps_to_mpos+0x9c>)
 800bc50:	0092      	lsls	r2, r2, #2
 800bc52:	58d3      	ldr	r3, [r2, r3]
 800bc54:	1c19      	adds	r1, r3, #0
 800bc56:	f7f4 fd2d 	bl	80006b4 <__aeabi_fdiv>
 800bc5a:	1c03      	adds	r3, r0, #0
 800bc5c:	60fb      	str	r3, [r7, #12]
 800bc5e:	e029      	b.n	800bcb4 <system_convert_axis_steps_to_mpos+0x90>
    } else if (idx==Y_AXIS) {
 800bc60:	1cfb      	adds	r3, r7, #3
 800bc62:	781b      	ldrb	r3, [r3, #0]
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d112      	bne.n	800bc8e <system_convert_axis_steps_to_mpos+0x6a>
      pos = (float)system_convert_corexy_to_y_axis_steps(steps) / settings.steps_per_mm[idx];
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	0018      	movs	r0, r3
 800bc6c:	f000 f866 	bl	800bd3c <system_convert_corexy_to_y_axis_steps>
 800bc70:	0003      	movs	r3, r0
 800bc72:	0018      	movs	r0, r3
 800bc74:	f7f5 fa02 	bl	800107c <__aeabi_i2f>
 800bc78:	1cfb      	adds	r3, r7, #3
 800bc7a:	781a      	ldrb	r2, [r3, #0]
 800bc7c:	4b10      	ldr	r3, [pc, #64]	; (800bcc0 <system_convert_axis_steps_to_mpos+0x9c>)
 800bc7e:	0092      	lsls	r2, r2, #2
 800bc80:	58d3      	ldr	r3, [r2, r3]
 800bc82:	1c19      	adds	r1, r3, #0
 800bc84:	f7f4 fd16 	bl	80006b4 <__aeabi_fdiv>
 800bc88:	1c03      	adds	r3, r0, #0
 800bc8a:	60fb      	str	r3, [r7, #12]
 800bc8c:	e012      	b.n	800bcb4 <system_convert_axis_steps_to_mpos+0x90>
    } else {
      pos = steps[idx]/settings.steps_per_mm[idx];
 800bc8e:	1cfb      	adds	r3, r7, #3
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	687a      	ldr	r2, [r7, #4]
 800bc96:	18d3      	adds	r3, r2, r3
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	0018      	movs	r0, r3
 800bc9c:	f7f5 f9ee 	bl	800107c <__aeabi_i2f>
 800bca0:	1cfb      	adds	r3, r7, #3
 800bca2:	781a      	ldrb	r2, [r3, #0]
 800bca4:	4b06      	ldr	r3, [pc, #24]	; (800bcc0 <system_convert_axis_steps_to_mpos+0x9c>)
 800bca6:	0092      	lsls	r2, r2, #2
 800bca8:	58d3      	ldr	r3, [r2, r3]
 800bcaa:	1c19      	adds	r1, r3, #0
 800bcac:	f7f4 fd02 	bl	80006b4 <__aeabi_fdiv>
 800bcb0:	1c03      	adds	r3, r0, #0
 800bcb2:	60fb      	str	r3, [r7, #12]
    }
  #else
    pos = steps[idx]/settings.steps_per_mm[idx];
  #endif
  return(pos);
 800bcb4:	68fb      	ldr	r3, [r7, #12]
}
 800bcb6:	1c18      	adds	r0, r3, #0
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	b004      	add	sp, #16
 800bcbc:	bd80      	pop	{r7, pc}
 800bcbe:	46c0      	nop			; (mov r8, r8)
 800bcc0:	20000acc 	.word	0x20000acc

0800bcc4 <system_convert_array_steps_to_mpos>:


void system_convert_array_steps_to_mpos(float *position, int32_t *steps)
{
 800bcc4:	b590      	push	{r4, r7, lr}
 800bcc6:	b085      	sub	sp, #20
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	6039      	str	r1, [r7, #0]
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 800bcce:	230f      	movs	r3, #15
 800bcd0:	18fb      	adds	r3, r7, r3
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	701a      	strb	r2, [r3, #0]
 800bcd6:	e016      	b.n	800bd06 <system_convert_array_steps_to_mpos+0x42>
    position[idx] = system_convert_axis_steps_to_mpos(steps, idx);
 800bcd8:	230f      	movs	r3, #15
 800bcda:	18fb      	adds	r3, r7, r3
 800bcdc:	781b      	ldrb	r3, [r3, #0]
 800bcde:	009b      	lsls	r3, r3, #2
 800bce0:	687a      	ldr	r2, [r7, #4]
 800bce2:	18d4      	adds	r4, r2, r3
 800bce4:	230f      	movs	r3, #15
 800bce6:	18fb      	adds	r3, r7, r3
 800bce8:	781a      	ldrb	r2, [r3, #0]
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	0011      	movs	r1, r2
 800bcee:	0018      	movs	r0, r3
 800bcf0:	f7ff ff98 	bl	800bc24 <system_convert_axis_steps_to_mpos>
 800bcf4:	1c03      	adds	r3, r0, #0
 800bcf6:	6023      	str	r3, [r4, #0]
  for (idx=0; idx<N_AXIS; idx++) {
 800bcf8:	230f      	movs	r3, #15
 800bcfa:	18fb      	adds	r3, r7, r3
 800bcfc:	781a      	ldrb	r2, [r3, #0]
 800bcfe:	230f      	movs	r3, #15
 800bd00:	18fb      	adds	r3, r7, r3
 800bd02:	3201      	adds	r2, #1
 800bd04:	701a      	strb	r2, [r3, #0]
 800bd06:	230f      	movs	r3, #15
 800bd08:	18fb      	adds	r3, r7, r3
 800bd0a:	781b      	ldrb	r3, [r3, #0]
 800bd0c:	2b02      	cmp	r3, #2
 800bd0e:	d9e3      	bls.n	800bcd8 <system_convert_array_steps_to_mpos+0x14>
  }
  return;
 800bd10:	46c0      	nop			; (mov r8, r8)
}
 800bd12:	46bd      	mov	sp, r7
 800bd14:	b005      	add	sp, #20
 800bd16:	bd90      	pop	{r4, r7, pc}

0800bd18 <system_convert_corexy_to_x_axis_steps>:


// CoreXY calculation only. Returns x or y-axis "steps" based on CoreXY motor steps.
#ifdef COREXY
  int32_t system_convert_corexy_to_x_axis_steps(int32_t *steps)
  {
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b082      	sub	sp, #8
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
    return( (steps[A_MOTOR] + steps[B_MOTOR])/2 );
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	3304      	adds	r3, #4
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	18d3      	adds	r3, r2, r3
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	da00      	bge.n	800bd32 <system_convert_corexy_to_x_axis_steps+0x1a>
 800bd30:	3301      	adds	r3, #1
 800bd32:	105b      	asrs	r3, r3, #1
  }
 800bd34:	0018      	movs	r0, r3
 800bd36:	46bd      	mov	sp, r7
 800bd38:	b002      	add	sp, #8
 800bd3a:	bd80      	pop	{r7, pc}

0800bd3c <system_convert_corexy_to_y_axis_steps>:
  int32_t system_convert_corexy_to_y_axis_steps(int32_t *steps)
  {
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
    return( (steps[A_MOTOR] - steps[B_MOTOR])/2 );
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681a      	ldr	r2, [r3, #0]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	3304      	adds	r3, #4
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	1ad3      	subs	r3, r2, r3
 800bd50:	d500      	bpl.n	800bd54 <system_convert_corexy_to_y_axis_steps+0x18>
 800bd52:	3301      	adds	r3, #1
 800bd54:	105b      	asrs	r3, r3, #1
  }
 800bd56:	0018      	movs	r0, r3
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	b002      	add	sp, #8
 800bd5c:	bd80      	pop	{r7, pc}
	...

0800bd60 <system_check_travel_limits>:
#endif


// Checks and reports if target array exceeds machine travel limits.
uint8_t system_check_travel_limits(float *target)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b084      	sub	sp, #16
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
 800bd68:	230f      	movs	r3, #15
 800bd6a:	18fb      	adds	r3, r7, r3
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	701a      	strb	r2, [r3, #0]
 800bd70:	e02a      	b.n	800bdc8 <system_check_travel_limits+0x68>
      } else {
        if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
      }
    #else
      // NOTE: max_travel is stored as negative
      if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
 800bd72:	230f      	movs	r3, #15
 800bd74:	18fb      	adds	r3, r7, r3
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	687a      	ldr	r2, [r7, #4]
 800bd7c:	18d3      	adds	r3, r2, r3
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2100      	movs	r1, #0
 800bd82:	1c18      	adds	r0, r3, #0
 800bd84:	f7f4 faba 	bl	80002fc <__aeabi_fcmpgt>
 800bd88:	1e03      	subs	r3, r0, #0
 800bd8a:	d114      	bne.n	800bdb6 <system_check_travel_limits+0x56>
 800bd8c:	230f      	movs	r3, #15
 800bd8e:	18fb      	adds	r3, r7, r3
 800bd90:	781b      	ldrb	r3, [r3, #0]
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	687a      	ldr	r2, [r7, #4]
 800bd96:	18d3      	adds	r3, r2, r3
 800bd98:	6818      	ldr	r0, [r3, #0]
 800bd9a:	230f      	movs	r3, #15
 800bd9c:	18fb      	adds	r3, r7, r3
 800bd9e:	781b      	ldrb	r3, [r3, #0]
 800bda0:	4a0e      	ldr	r2, [pc, #56]	; (800bddc <system_check_travel_limits+0x7c>)
 800bda2:	3308      	adds	r3, #8
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	18d3      	adds	r3, r2, r3
 800bda8:	3304      	adds	r3, #4
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	1c19      	adds	r1, r3, #0
 800bdae:	f7f4 fa91 	bl	80002d4 <__aeabi_fcmplt>
 800bdb2:	1e03      	subs	r3, r0, #0
 800bdb4:	d001      	beq.n	800bdba <system_check_travel_limits+0x5a>
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	e00c      	b.n	800bdd4 <system_check_travel_limits+0x74>
  for (idx=0; idx<N_AXIS; idx++) {
 800bdba:	230f      	movs	r3, #15
 800bdbc:	18fb      	adds	r3, r7, r3
 800bdbe:	781a      	ldrb	r2, [r3, #0]
 800bdc0:	230f      	movs	r3, #15
 800bdc2:	18fb      	adds	r3, r7, r3
 800bdc4:	3201      	adds	r2, #1
 800bdc6:	701a      	strb	r2, [r3, #0]
 800bdc8:	230f      	movs	r3, #15
 800bdca:	18fb      	adds	r3, r7, r3
 800bdcc:	781b      	ldrb	r3, [r3, #0]
 800bdce:	2b02      	cmp	r3, #2
 800bdd0:	d9cf      	bls.n	800bd72 <system_check_travel_limits+0x12>
    #endif
  }
  return(false);
 800bdd2:	2300      	movs	r3, #0
}
 800bdd4:	0018      	movs	r0, r3
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	b004      	add	sp, #16
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	20000acc 	.word	0x20000acc

0800bde0 <system_set_exec_state_flag>:
#ifdef WIN32
extern CRITICAL_SECTION CriticalSection;
#endif

// Special handlers for setting and clearing Grbl's real-time execution flags.
void system_set_exec_state_flag(uint8_t mask) {
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	0002      	movs	r2, r0
 800bde8:	1dfb      	adds	r3, r7, #7
 800bdea:	701a      	strb	r2, [r3, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800bdec:	b672      	cpsid	i
  sys_rt_exec_state |= (mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_state |= (mask);
 800bdee:	4b07      	ldr	r3, [pc, #28]	; (800be0c <system_set_exec_state_flag+0x2c>)
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	b2da      	uxtb	r2, r3
 800bdf4:	1dfb      	adds	r3, r7, #7
 800bdf6:	781b      	ldrb	r3, [r3, #0]
 800bdf8:	4313      	orrs	r3, r2
 800bdfa:	b2da      	uxtb	r2, r3
 800bdfc:	4b03      	ldr	r3, [pc, #12]	; (800be0c <system_set_exec_state_flag+0x2c>)
 800bdfe:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800be00:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800be02:	46c0      	nop			; (mov r8, r8)
 800be04:	46bd      	mov	sp, r7
 800be06:	b002      	add	sp, #8
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	46c0      	nop			; (mov r8, r8)
 800be0c:	20000b41 	.word	0x20000b41

0800be10 <system_clear_exec_state_flag>:

void system_clear_exec_state_flag(uint8_t mask) {
 800be10:	b580      	push	{r7, lr}
 800be12:	b082      	sub	sp, #8
 800be14:	af00      	add	r7, sp, #0
 800be16:	0002      	movs	r2, r0
 800be18:	1dfb      	adds	r3, r7, #7
 800be1a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800be1c:	b672      	cpsid	i
  sys_rt_exec_state &= ~(mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_state &= ~(mask);
 800be1e:	1dfb      	adds	r3, r7, #7
 800be20:	781b      	ldrb	r3, [r3, #0]
 800be22:	b25b      	sxtb	r3, r3
 800be24:	43db      	mvns	r3, r3
 800be26:	b25b      	sxtb	r3, r3
 800be28:	4a06      	ldr	r2, [pc, #24]	; (800be44 <system_clear_exec_state_flag+0x34>)
 800be2a:	7812      	ldrb	r2, [r2, #0]
 800be2c:	b2d2      	uxtb	r2, r2
 800be2e:	b252      	sxtb	r2, r2
 800be30:	4013      	ands	r3, r2
 800be32:	b25b      	sxtb	r3, r3
 800be34:	b2da      	uxtb	r2, r3
 800be36:	4b03      	ldr	r3, [pc, #12]	; (800be44 <system_clear_exec_state_flag+0x34>)
 800be38:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800be3a:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800be3c:	46c0      	nop			; (mov r8, r8)
 800be3e:	46bd      	mov	sp, r7
 800be40:	b002      	add	sp, #8
 800be42:	bd80      	pop	{r7, pc}
 800be44:	20000b41 	.word	0x20000b41

0800be48 <system_set_exec_alarm>:

void system_set_exec_alarm(uint8_t code) {
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	0002      	movs	r2, r0
 800be50:	1dfb      	adds	r3, r7, #7
 800be52:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800be54:	b672      	cpsid	i
  sys_rt_exec_alarm |= (code);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_alarm |= (code);
 800be56:	4b07      	ldr	r3, [pc, #28]	; (800be74 <system_set_exec_alarm+0x2c>)
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	b2da      	uxtb	r2, r3
 800be5c:	1dfb      	adds	r3, r7, #7
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	4313      	orrs	r3, r2
 800be62:	b2da      	uxtb	r2, r3
 800be64:	4b03      	ldr	r3, [pc, #12]	; (800be74 <system_set_exec_alarm+0x2c>)
 800be66:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800be68:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800be6a:	46c0      	nop			; (mov r8, r8)
 800be6c:	46bd      	mov	sp, r7
 800be6e:	b002      	add	sp, #8
 800be70:	bd80      	pop	{r7, pc}
 800be72:	46c0      	nop			; (mov r8, r8)
 800be74:	20000b5c 	.word	0x20000b5c

0800be78 <system_clear_exec_alarm>:

void system_clear_exec_alarm() {
 800be78:	b580      	push	{r7, lr}
 800be7a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800be7c:	b672      	cpsid	i
  sys_rt_exec_alarm = 0;
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_alarm = 0;
 800be7e:	4b03      	ldr	r3, [pc, #12]	; (800be8c <system_clear_exec_alarm+0x14>)
 800be80:	2200      	movs	r2, #0
 800be82:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800be84:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800be86:	46c0      	nop			; (mov r8, r8)
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}
 800be8c:	20000b5c 	.word	0x20000b5c

0800be90 <system_set_exec_motion_override_flag>:

void system_set_exec_motion_override_flag(uint8_t mask) {
 800be90:	b580      	push	{r7, lr}
 800be92:	b082      	sub	sp, #8
 800be94:	af00      	add	r7, sp, #0
 800be96:	0002      	movs	r2, r0
 800be98:	1dfb      	adds	r3, r7, #7
 800be9a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800be9c:	b672      	cpsid	i
  sys_rt_exec_motion_override |= (mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_motion_override |= (mask);
 800be9e:	4b07      	ldr	r3, [pc, #28]	; (800bebc <system_set_exec_motion_override_flag+0x2c>)
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	b2da      	uxtb	r2, r3
 800bea4:	1dfb      	adds	r3, r7, #7
 800bea6:	781b      	ldrb	r3, [r3, #0]
 800bea8:	4313      	orrs	r3, r2
 800beaa:	b2da      	uxtb	r2, r3
 800beac:	4b03      	ldr	r3, [pc, #12]	; (800bebc <system_set_exec_motion_override_flag+0x2c>)
 800beae:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800beb0:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800beb2:	46c0      	nop			; (mov r8, r8)
 800beb4:	46bd      	mov	sp, r7
 800beb6:	b002      	add	sp, #8
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	46c0      	nop			; (mov r8, r8)
 800bebc:	20000b28 	.word	0x20000b28

0800bec0 <system_set_exec_accessory_override_flag>:

void system_set_exec_accessory_override_flag(uint8_t mask) {
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b082      	sub	sp, #8
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	0002      	movs	r2, r0
 800bec8:	1dfb      	adds	r3, r7, #7
 800beca:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800becc:	b672      	cpsid	i
  sys_rt_exec_accessory_override |= (mask);
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_accessory_override |= (mask);
 800bece:	4b07      	ldr	r3, [pc, #28]	; (800beec <system_set_exec_accessory_override_flag+0x2c>)
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	b2da      	uxtb	r2, r3
 800bed4:	1dfb      	adds	r3, r7, #7
 800bed6:	781b      	ldrb	r3, [r3, #0]
 800bed8:	4313      	orrs	r3, r2
 800beda:	b2da      	uxtb	r2, r3
 800bedc:	4b03      	ldr	r3, [pc, #12]	; (800beec <system_set_exec_accessory_override_flag+0x2c>)
 800bede:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800bee0:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800bee2:	46c0      	nop			; (mov r8, r8)
 800bee4:	46bd      	mov	sp, r7
 800bee6:	b002      	add	sp, #8
 800bee8:	bd80      	pop	{r7, pc}
 800beea:	46c0      	nop			; (mov r8, r8)
 800beec:	20000b40 	.word	0x20000b40

0800bef0 <system_clear_exec_motion_overrides>:

void system_clear_exec_motion_overrides() {
 800bef0:	b580      	push	{r7, lr}
 800bef2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800bef4:	b672      	cpsid	i
  sys_rt_exec_motion_override = 0;
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_motion_override = 0;
 800bef6:	4b03      	ldr	r3, [pc, #12]	; (800bf04 <system_clear_exec_motion_overrides+0x14>)
 800bef8:	2200      	movs	r2, #0
 800befa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800befc:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800befe:	46c0      	nop			; (mov r8, r8)
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}
 800bf04:	20000b28 	.word	0x20000b28

0800bf08 <system_clear_exec_accessory_overrides>:

void system_clear_exec_accessory_overrides() {
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800bf0c:	b672      	cpsid	i
  sys_rt_exec_accessory_override = 0;
  __enable_irq();
#endif
#ifdef STM32F0DISCOVERY
  __disable_irq();
  sys_rt_exec_accessory_override = 0;
 800bf0e:	4b03      	ldr	r3, [pc, #12]	; (800bf1c <system_clear_exec_accessory_overrides+0x14>)
 800bf10:	2200      	movs	r2, #0
 800bf12:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800bf14:	b662      	cpsie	i
  __enable_irq();
#endif
}
 800bf16:	46c0      	nop			; (mov r8, r8)
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	20000b40 	.word	0x20000b40

0800bf20 <USART1_Configuration>:
#include "stm32eeprom.h"
#ifndef USEUSB
#include "stm32f0xx_usart.h"

void USART1_Configuration(uint32_t BaudRate)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b08c      	sub	sp, #48	; 0x30
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4); TODO - Check if priority groups avaialbe for stm32f0xx
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 800bf28:	230c      	movs	r3, #12
 800bf2a:	18fb      	adds	r3, r7, r3
 800bf2c:	221b      	movs	r2, #27
 800bf2e:	701a      	strb	r2, [r3, #0]
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelPriority = 0;
 800bf30:	230c      	movs	r3, #12
 800bf32:	18fb      	adds	r3, r7, r3
 800bf34:	2200      	movs	r2, #0
 800bf36:	705a      	strb	r2, [r3, #1]

	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800bf38:	230c      	movs	r3, #12
 800bf3a:	18fb      	adds	r3, r7, r3
 800bf3c:	2201      	movs	r2, #1
 800bf3e:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStructure);
 800bf40:	230c      	movs	r3, #12
 800bf42:	18fb      	adds	r3, r7, r3
 800bf44:	0018      	movs	r0, r3
 800bf46:	f7f6 fe49 	bl	8002bdc <NVIC_Init>
	//RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);

	RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800bf4a:	2000      	movs	r0, #0
 800bf4c:	f7f6 fe9c 	bl	8002c88 <RCC_HCLKConfig>
	RCC_USARTCLKConfig(RCC_USART1CLK_PCLK);
 800bf50:	2380      	movs	r3, #128	; 0x80
 800bf52:	055b      	lsls	r3, r3, #21
 800bf54:	0018      	movs	r0, r3
 800bf56:	f7f6 feb1 	bl	8002cbc <RCC_USARTCLKConfig>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800bf5a:	2380      	movs	r3, #128	; 0x80
 800bf5c:	01db      	lsls	r3, r3, #7
 800bf5e:	2101      	movs	r1, #1
 800bf60:	0018      	movs	r0, r3
 800bf62:	f7f7 f86f 	bl	8003044 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800bf66:	2380      	movs	r3, #128	; 0x80
 800bf68:	029b      	lsls	r3, r3, #10
 800bf6a:	2101      	movs	r1, #1
 800bf6c:	0018      	movs	r0, r3
 800bf6e:	f7f7 f849 	bl	8003004 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 800bf72:	2380      	movs	r3, #128	; 0x80
 800bf74:	031b      	lsls	r3, r3, #12
 800bf76:	2101      	movs	r1, #1
 800bf78:	0018      	movs	r0, r3
 800bf7a:	f7f7 f843 	bl	8003004 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 800bf7e:	2328      	movs	r3, #40	; 0x28
 800bf80:	18fb      	adds	r3, r7, r3
 800bf82:	2280      	movs	r2, #128	; 0x80
 800bf84:	0092      	lsls	r2, r2, #2
 800bf86:	601a      	str	r2, [r3, #0]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800bf88:	2328      	movs	r3, #40	; 0x28
 800bf8a:	18fb      	adds	r3, r7, r3
 800bf8c:	2202      	movs	r2, #2
 800bf8e:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800bf90:	2328      	movs	r3, #40	; 0x28
 800bf92:	18fb      	adds	r3, r7, r3
 800bf94:	2200      	movs	r2, #0
 800bf96:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //CMS
 800bf98:	2328      	movs	r3, #40	; 0x28
 800bf9a:	18fb      	adds	r3, r7, r3
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	71da      	strb	r2, [r3, #7]

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800bfa0:	2328      	movs	r3, #40	; 0x28
 800bfa2:	18fb      	adds	r3, r7, r3
 800bfa4:	2203      	movs	r2, #3
 800bfa6:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800bfa8:	2328      	movs	r3, #40	; 0x28
 800bfaa:	18fa      	adds	r2, r7, r3
 800bfac:	2390      	movs	r3, #144	; 0x90
 800bfae:	05db      	lsls	r3, r3, #23
 800bfb0:	0011      	movs	r1, r2
 800bfb2:	0018      	movs	r0, r3
 800bfb4:	f7f6 fd1e 	bl	80029f4 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 800bfb8:	2328      	movs	r3, #40	; 0x28
 800bfba:	18fb      	adds	r3, r7, r3
 800bfbc:	2280      	movs	r2, #128	; 0x80
 800bfbe:	00d2      	lsls	r2, r2, #3
 800bfc0:	601a      	str	r2, [r3, #0]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;		//CMS
 800bfc2:	2328      	movs	r3, #40	; 0x28
 800bfc4:	18fb      	adds	r3, r7, r3
 800bfc6:	2202      	movs	r2, #2
 800bfc8:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//CMS
 800bfca:	2328      	movs	r3, #40	; 0x28
 800bfcc:	18fb      	adds	r3, r7, r3
 800bfce:	2203      	movs	r2, #3
 800bfd0:	715a      	strb	r2, [r3, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;		//CMS
 800bfd2:	2328      	movs	r3, #40	; 0x28
 800bfd4:	18fb      	adds	r3, r7, r3
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	71da      	strb	r2, [r3, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800bfda:	2328      	movs	r3, #40	; 0x28
 800bfdc:	18fa      	adds	r2, r7, r3
 800bfde:	2390      	movs	r3, #144	; 0x90
 800bfe0:	05db      	lsls	r3, r3, #23
 800bfe2:	0011      	movs	r1, r2
 800bfe4:	0018      	movs	r0, r3
 800bfe6:	f7f6 fd05 	bl	80029f4 <GPIO_Init>

	GPIOA->AFR[1] |= 0x110;
 800bfea:	2390      	movs	r3, #144	; 0x90
 800bfec:	05db      	lsls	r3, r3, #23
 800bfee:	2290      	movs	r2, #144	; 0x90
 800bff0:	05d2      	lsls	r2, r2, #23
 800bff2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800bff4:	2188      	movs	r1, #136	; 0x88
 800bff6:	0049      	lsls	r1, r1, #1
 800bff8:	430a      	orrs	r2, r1
 800bffa:	625a      	str	r2, [r3, #36]	; 0x24

	USART_InitStructure.USART_BaudRate = BaudRate;
 800bffc:	2310      	movs	r3, #16
 800bffe:	18fb      	adds	r3, r7, r3
 800c000:	687a      	ldr	r2, [r7, #4]
 800c002:	601a      	str	r2, [r3, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800c004:	2310      	movs	r3, #16
 800c006:	18fb      	adds	r3, r7, r3
 800c008:	2200      	movs	r2, #0
 800c00a:	605a      	str	r2, [r3, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800c00c:	2310      	movs	r3, #16
 800c00e:	18fb      	adds	r3, r7, r3
 800c010:	2200      	movs	r2, #0
 800c012:	609a      	str	r2, [r3, #8]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800c014:	2310      	movs	r3, #16
 800c016:	18fb      	adds	r3, r7, r3
 800c018:	2200      	movs	r2, #0
 800c01a:	60da      	str	r2, [r3, #12]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800c01c:	2310      	movs	r3, #16
 800c01e:	18fb      	adds	r3, r7, r3
 800c020:	2200      	movs	r2, #0
 800c022:	615a      	str	r2, [r3, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800c024:	2310      	movs	r3, #16
 800c026:	18fb      	adds	r3, r7, r3
 800c028:	220c      	movs	r2, #12
 800c02a:	611a      	str	r2, [r3, #16]
	USART1->CR1 |= (USART_CR1_RE | USART_CR1_TE);
 800c02c:	4b0d      	ldr	r3, [pc, #52]	; (800c064 <USART1_Configuration+0x144>)
 800c02e:	4a0d      	ldr	r2, [pc, #52]	; (800c064 <USART1_Configuration+0x144>)
 800c030:	6812      	ldr	r2, [r2, #0]
 800c032:	210c      	movs	r1, #12
 800c034:	430a      	orrs	r2, r1
 800c036:	601a      	str	r2, [r3, #0]
	USART_Init(USART1, &USART_InitStructure);
 800c038:	2310      	movs	r3, #16
 800c03a:	18fb      	adds	r3, r7, r3
 800c03c:	4a09      	ldr	r2, [pc, #36]	; (800c064 <USART1_Configuration+0x144>)
 800c03e:	0019      	movs	r1, r3
 800c040:	0010      	movs	r0, r2
 800c042:	f7f7 fa75 	bl	8003530 <USART_Init>
	//USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800c046:	4908      	ldr	r1, [pc, #32]	; (800c068 <USART1_Configuration+0x148>)
 800c048:	4b06      	ldr	r3, [pc, #24]	; (800c064 <USART1_Configuration+0x144>)
 800c04a:	2201      	movs	r2, #1
 800c04c:	0018      	movs	r0, r3
 800c04e:	f7f7 fb64 	bl	800371a <USART_ITConfig>
	USART_Cmd(USART1, ENABLE);
 800c052:	4b04      	ldr	r3, [pc, #16]	; (800c064 <USART1_Configuration+0x144>)
 800c054:	2101      	movs	r1, #1
 800c056:	0018      	movs	r0, r3
 800c058:	f7f7 fb30 	bl	80036bc <USART_Cmd>


}
 800c05c:	46c0      	nop			; (mov r8, r8)
 800c05e:	46bd      	mov	sp, r7
 800c060:	b00c      	add	sp, #48	; 0x30
 800c062:	bd80      	pop	{r7, pc}
 800c064:	40013800 	.word	0x40013800
 800c068:	00050105 	.word	0x00050105

0800c06c <main>:
#ifdef WIN32
int main(int argc, char *argv[])
#else
int main(void)
#endif
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b082      	sub	sp, #8
 800c070:	af00      	add	r7, sp, #0
	GPIO_Init(GPIOC, &GPIO_InitStructure);
#endif
	//Set_System();
#ifndef USEUSB
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	USART1_Configuration(115200);
 800c072:	23e1      	movs	r3, #225	; 0xe1
 800c074:	025b      	lsls	r3, r3, #9
 800c076:	0018      	movs	r0, r3
 800c078:	f7ff ff52 	bl	800bf20 <USART1_Configuration>
#ifndef NOEEPROMSUPPORT
	FLASH_Unlock();
	eeprom_init();G0 X10

#endif
	 SysTick->CTRL &= 0xfffffffb;
 800c07c:	4b31      	ldr	r3, [pc, #196]	; (800c144 <main+0xd8>)
 800c07e:	4a31      	ldr	r2, [pc, #196]	; (800c144 <main+0xd8>)
 800c080:	6812      	ldr	r2, [r2, #0]
 800c082:	2104      	movs	r1, #4
 800c084:	438a      	bics	r2, r1
 800c086:	601a      	str	r2, [r3, #0]
#endif
  // Initialize system upon power-up.
  serial_init();   // Setup serial baud rate and interrupts
 800c088:	f7fd f928 	bl	80092dc <serial_init>
#ifdef WIN32
  winserial_init(argv[1]);
  eeprom_init();
#endif
  settings_init(); // Load Grbl settings from EEPROM
 800c08c:	f7fd fe0c 	bl	8009ca8 <settings_init>
  stepper_init();  // Configure stepper pins and interrupt timers
 800c090:	f7fe fb94 	bl	800a7bc <stepper_init>
  system_init();   // Configure pinout pins and pin-change interrupt
 800c094:	f7ff fa6e 	bl	800b574 <system_init>

  memset(sys_position,0,sizeof(sys_position)); // Clear machine position.
 800c098:	4b2b      	ldr	r3, [pc, #172]	; (800c148 <main+0xdc>)
 800c09a:	220c      	movs	r2, #12
 800c09c:	2100      	movs	r1, #0
 800c09e:	0018      	movs	r0, r3
 800c0a0:	f000 f9ce 	bl	800c440 <memset>
  // Initialize system state.
  #ifdef FORCE_INITIALIZATION_ALARM
    // Force Grbl into an ALARM state upon a power-cycle or hard reset.
    sys.state = STATE_ALARM;
  #else
    sys.state = STATE_IDLE;
 800c0a4:	4b29      	ldr	r3, [pc, #164]	; (800c14c <main+0xe0>)
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	701a      	strb	r2, [r3, #0]
  // cycle '$H' or kill alarm locks '$X' will disable the alarm.
  // NOTE: The startup script will run after successful completion of the homing cycle, but
  // not after disabling the alarm locks. Prevents motion startup blocks from crashing into
  // things uncontrollably. Very bad.
  #ifdef HOMING_INIT_LOCK
    if (bit_istrue(settings.flags,BITFLAG_HOMING_ENABLE)) { sys.state = STATE_ALARM; }
 800c0aa:	4b29      	ldr	r3, [pc, #164]	; (800c150 <main+0xe4>)
 800c0ac:	2248      	movs	r2, #72	; 0x48
 800c0ae:	5c9b      	ldrb	r3, [r3, r2]
 800c0b0:	001a      	movs	r2, r3
 800c0b2:	2310      	movs	r3, #16
 800c0b4:	4013      	ands	r3, r2
 800c0b6:	d002      	beq.n	800c0be <main+0x52>
 800c0b8:	4b24      	ldr	r3, [pc, #144]	; (800c14c <main+0xe0>)
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	701a      	strb	r2, [r3, #0]
  // Grbl initialization loop upon power-up or a system abort. For the latter, all processes
  // will return to this loop to be cleanly re-initialized.
  for(;;) {

    // Reset system variables.
    uint8_t prior_state = sys.state;
 800c0be:	1dfb      	adds	r3, r7, #7
 800c0c0:	4a22      	ldr	r2, [pc, #136]	; (800c14c <main+0xe0>)
 800c0c2:	7812      	ldrb	r2, [r2, #0]
 800c0c4:	701a      	strb	r2, [r3, #0]
    memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 800c0c6:	4b21      	ldr	r3, [pc, #132]	; (800c14c <main+0xe0>)
 800c0c8:	2214      	movs	r2, #20
 800c0ca:	2100      	movs	r1, #0
 800c0cc:	0018      	movs	r0, r3
 800c0ce:	f000 f9b7 	bl	800c440 <memset>
    sys.state = prior_state;
 800c0d2:	4b1e      	ldr	r3, [pc, #120]	; (800c14c <main+0xe0>)
 800c0d4:	1dfa      	adds	r2, r7, #7
 800c0d6:	7812      	ldrb	r2, [r2, #0]
 800c0d8:	701a      	strb	r2, [r3, #0]
    sys.f_override = DEFAULT_FEED_OVERRIDE;  // Set to 100%
 800c0da:	4b1c      	ldr	r3, [pc, #112]	; (800c14c <main+0xe0>)
 800c0dc:	2264      	movs	r2, #100	; 0x64
 800c0de:	71da      	strb	r2, [r3, #7]
    sys.r_override = DEFAULT_RAPID_OVERRIDE; // Set to 100%
 800c0e0:	4b1a      	ldr	r3, [pc, #104]	; (800c14c <main+0xe0>)
 800c0e2:	2264      	movs	r2, #100	; 0x64
 800c0e4:	721a      	strb	r2, [r3, #8]
    sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE; // Set to 100%
 800c0e6:	4b19      	ldr	r3, [pc, #100]	; (800c14c <main+0xe0>)
 800c0e8:	2264      	movs	r2, #100	; 0x64
 800c0ea:	725a      	strb	r2, [r3, #9]
		memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 800c0ec:	4b19      	ldr	r3, [pc, #100]	; (800c154 <main+0xe8>)
 800c0ee:	220c      	movs	r2, #12
 800c0f0:	2100      	movs	r1, #0
 800c0f2:	0018      	movs	r0, r3
 800c0f4:	f000 f9a4 	bl	800c440 <memset>
    sys_probe_state = 0;
 800c0f8:	4b17      	ldr	r3, [pc, #92]	; (800c158 <main+0xec>)
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_state = 0;
 800c0fe:	4b17      	ldr	r3, [pc, #92]	; (800c15c <main+0xf0>)
 800c100:	2200      	movs	r2, #0
 800c102:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_alarm = 0;
 800c104:	4b16      	ldr	r3, [pc, #88]	; (800c160 <main+0xf4>)
 800c106:	2200      	movs	r2, #0
 800c108:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_motion_override = 0;
 800c10a:	4b16      	ldr	r3, [pc, #88]	; (800c164 <main+0xf8>)
 800c10c:	2200      	movs	r2, #0
 800c10e:	701a      	strb	r2, [r3, #0]
    sys_rt_exec_accessory_override = 0;
 800c110:	4b15      	ldr	r3, [pc, #84]	; (800c168 <main+0xfc>)
 800c112:	2200      	movs	r2, #0
 800c114:	701a      	strb	r2, [r3, #0]

    // Reset Grbl primary systems.
    serial_reset_read_buffer(); // Clear serial read buffer
 800c116:	f7fd f9f9 	bl	800950c <serial_reset_read_buffer>
    gc_init(); // Set g-code parser to default state
 800c11a:	f7f7 fc35 	bl	8003988 <gc_init>
    spindle_init();
 800c11e:	f7fd fdd5 	bl	8009ccc <spindle_init>
#ifndef STM32F0DISCOVERY
    coolant_init();
#endif
    limits_init();
 800c122:	f7f9 f9f7 	bl	8005514 <limits_init>
    probe_init();
 800c126:	f7fb fb9f 	bl	8007868 <probe_init>
    plan_reset(); // Clear block buffer and planner variables
 800c12a:	f7fa fd65 	bl	8006bf8 <plan_reset>
    st_reset(); // Clear stepper subsystem variables.
 800c12e:	f7fe fad5 	bl	800a6dc <st_reset>

    // Sync cleared gcode and planner positions to current system position.
    plan_sync_position();
 800c132:	f7fb f9bb 	bl	80074ac <plan_sync_position>
    gc_sync_position();
 800c136:	f7f7 fc43 	bl	80039c0 <gc_sync_position>

    // Print welcome message. Indicates an initialization has occured at power-up or with a reset.
    report_init_message();
 800c13a:	f7fc fb1b 	bl	8008774 <report_init_message>

    // Start Grbl main loop. Processes program inputs and executes them.
    protocol_main_loop();
 800c13e:	f7fb fc13 	bl	8007968 <protocol_main_loop>
  for(;;) {
 800c142:	e7bc      	b.n	800c0be <main+0x52>
 800c144:	e000e010 	.word	0xe000e010
 800c148:	20000b50 	.word	0x20000b50
 800c14c:	20000b2c 	.word	0x20000b2c
 800c150:	20000acc 	.word	0x20000acc
 800c154:	20000b44 	.word	0x20000b44
 800c158:	20000b42 	.word	0x20000b42
 800c15c:	20000b41 	.word	0x20000b41
 800c160:	20000b5c 	.word	0x20000b5c
 800c164:	20000b28 	.word	0x20000b28
 800c168:	20000b40 	.word	0x20000b40

0800c16c <_delay_ms>:
	nOnFlag = (nOnFlag == Bit_SET) ? Bit_RESET : Bit_SET;
}
#endif
#if defined (STM32F0DISCOVERY)
void _delay_ms(uint32_t x)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
	uint32_t temp;
	SysTick->LOAD = (uint32_t)72000000 / 8000;                     // Loading time
 800c174:	4b0f      	ldr	r3, [pc, #60]	; (800c1b4 <_delay_ms+0x48>)
 800c176:	4a10      	ldr	r2, [pc, #64]	; (800c1b8 <_delay_ms+0x4c>)
 800c178:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0x00;                                            // Empty the counter
 800c17a:	4b0e      	ldr	r3, [pc, #56]	; (800c1b4 <_delay_ms+0x48>)
 800c17c:	2200      	movs	r2, #0
 800c17e:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 0x01;                                           // Start from bottom
 800c180:	4b0c      	ldr	r3, [pc, #48]	; (800c1b4 <_delay_ms+0x48>)
 800c182:	2201      	movs	r2, #1
 800c184:	601a      	str	r2, [r3, #0]
	do
	{
		temp = SysTick->CTRL;
 800c186:	4b0b      	ldr	r3, [pc, #44]	; (800c1b4 <_delay_ms+0x48>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	60fb      	str	r3, [r7, #12]
	} while (temp & 0x01 && !(temp&(1 << 16)));                             // Wait time arrive
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2201      	movs	r2, #1
 800c190:	4013      	ands	r3, r2
 800c192:	d004      	beq.n	800c19e <_delay_ms+0x32>
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	2380      	movs	r3, #128	; 0x80
 800c198:	025b      	lsls	r3, r3, #9
 800c19a:	4013      	ands	r3, r2
 800c19c:	d0f3      	beq.n	800c186 <_delay_ms+0x1a>
	SysTick->CTRL = 0x00;                                            // Close the counter
 800c19e:	4b05      	ldr	r3, [pc, #20]	; (800c1b4 <_delay_ms+0x48>)
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0X00;                                            // Empty the counter
 800c1a4:	4b03      	ldr	r3, [pc, #12]	; (800c1b4 <_delay_ms+0x48>)
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	609a      	str	r2, [r3, #8]
}
 800c1aa:	46c0      	nop			; (mov r8, r8)
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	b004      	add	sp, #16
 800c1b0:	bd80      	pop	{r7, pc}
 800c1b2:	46c0      	nop			; (mov r8, r8)
 800c1b4:	e000e010 	.word	0xe000e010
 800c1b8:	00002328 	.word	0x00002328

0800c1bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800c1bc:	4813      	ldr	r0, [pc, #76]	; (800c20c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800c1be:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800c1c0:	2004      	movs	r0, #4
    LDR R1, [R0]
 800c1c2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800c1c4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800c1c6:	221f      	movs	r2, #31
    CMP R1, R2
 800c1c8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800c1ca:	d105      	bne.n	800c1d8 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 800c1cc:	4810      	ldr	r0, [pc, #64]	; (800c210 <LoopForever+0x6>)
    LDR R1,=0x00000001
 800c1ce:	2101      	movs	r1, #1
    STR R1, [R0]
 800c1d0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800c1d2:	4810      	ldr	r0, [pc, #64]	; (800c214 <LoopForever+0xa>)
    LDR R1,=0x00000000
 800c1d4:	2100      	movs	r1, #0
    STR R1, [R0]
 800c1d6:	6001      	str	r1, [r0, #0]

0800c1d8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800c1d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800c1da:	e003      	b.n	800c1e4 <LoopCopyDataInit>

0800c1dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800c1dc:	4b0e      	ldr	r3, [pc, #56]	; (800c218 <LoopForever+0xe>)
  ldr r3, [r3, r1]
 800c1de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800c1e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800c1e2:	3104      	adds	r1, #4

0800c1e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800c1e4:	480d      	ldr	r0, [pc, #52]	; (800c21c <LoopForever+0x12>)
  ldr r3, =_edata
 800c1e6:	4b0e      	ldr	r3, [pc, #56]	; (800c220 <LoopForever+0x16>)
  adds r2, r0, r1
 800c1e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800c1ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800c1ec:	d3f6      	bcc.n	800c1dc <CopyDataInit>
  ldr r2, =_sbss
 800c1ee:	4a0d      	ldr	r2, [pc, #52]	; (800c224 <LoopForever+0x1a>)
  b LoopFillZerobss
 800c1f0:	e002      	b.n	800c1f8 <LoopFillZerobss>

0800c1f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800c1f2:	2300      	movs	r3, #0
  str  r3, [r2]
 800c1f4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c1f6:	3204      	adds	r2, #4

0800c1f8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800c1f8:	4b0b      	ldr	r3, [pc, #44]	; (800c228 <LoopForever+0x1e>)
  cmp r2, r3
 800c1fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 800c1fc:	d3f9      	bcc.n	800c1f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800c1fe:	f000 f82d 	bl	800c25c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c202:	f000 f8e1 	bl	800c3c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800c206:	f7ff ff31 	bl	800c06c <main>

0800c20a <LoopForever>:
  
LoopForever:
    b LoopForever
 800c20a:	e7fe      	b.n	800c20a <LoopForever>
  ldr   r0, =_estack
 800c20c:	20002000 	.word	0x20002000
    LDR R0,=0x40021018
 800c210:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 800c214:	40010000 	.word	0x40010000
  ldr r3, =_sidata
 800c218:	0800e2b0 	.word	0x0800e2b0
  ldr r0, =_sdata
 800c21c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800c220:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 800c224:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 800c228:	20000b60 	.word	0x20000b60

0800c22c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c22c:	e7fe      	b.n	800c22c <ADC1_COMP_IRQHandler>

0800c22e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800c22e:	b580      	push	{r7, lr}
 800c230:	af00      	add	r7, sp, #0
}
 800c232:	46c0      	nop			; (mov r8, r8)
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800c23c:	e7fe      	b.n	800c23c <HardFault_Handler+0x4>

0800c23e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	af00      	add	r7, sp, #0
}
 800c242:	46c0      	nop			; (mov r8, r8)
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}

0800c248 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	af00      	add	r7, sp, #0
}
 800c24c:	46c0      	nop			; (mov r8, r8)
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}

0800c252 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800c252:	b580      	push	{r7, lr}
 800c254:	af00      	add	r7, sp, #0
}
 800c256:	46c0      	nop			; (mov r8, r8)
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}

0800c25c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 800c25c:	b580      	push	{r7, lr}
 800c25e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800c260:	4b1b      	ldr	r3, [pc, #108]	; (800c2d0 <SystemInit+0x74>)
 800c262:	4a1b      	ldr	r2, [pc, #108]	; (800c2d0 <SystemInit+0x74>)
 800c264:	6812      	ldr	r2, [r2, #0]
 800c266:	2101      	movs	r1, #1
 800c268:	430a      	orrs	r2, r1
 800c26a:	601a      	str	r2, [r3, #0]

#if defined(STM32F051)  
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 800c26c:	4b18      	ldr	r3, [pc, #96]	; (800c2d0 <SystemInit+0x74>)
 800c26e:	4a18      	ldr	r2, [pc, #96]	; (800c2d0 <SystemInit+0x74>)
 800c270:	6852      	ldr	r2, [r2, #4]
 800c272:	4918      	ldr	r1, [pc, #96]	; (800c2d4 <SystemInit+0x78>)
 800c274:	400a      	ands	r2, r1
 800c276:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
#endif /* STM32F051 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800c278:	4b15      	ldr	r3, [pc, #84]	; (800c2d0 <SystemInit+0x74>)
 800c27a:	4a15      	ldr	r2, [pc, #84]	; (800c2d0 <SystemInit+0x74>)
 800c27c:	6812      	ldr	r2, [r2, #0]
 800c27e:	4916      	ldr	r1, [pc, #88]	; (800c2d8 <SystemInit+0x7c>)
 800c280:	400a      	ands	r2, r1
 800c282:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800c284:	4b12      	ldr	r3, [pc, #72]	; (800c2d0 <SystemInit+0x74>)
 800c286:	4a12      	ldr	r2, [pc, #72]	; (800c2d0 <SystemInit+0x74>)
 800c288:	6812      	ldr	r2, [r2, #0]
 800c28a:	4914      	ldr	r1, [pc, #80]	; (800c2dc <SystemInit+0x80>)
 800c28c:	400a      	ands	r2, r1
 800c28e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 800c290:	4b0f      	ldr	r3, [pc, #60]	; (800c2d0 <SystemInit+0x74>)
 800c292:	4a0f      	ldr	r2, [pc, #60]	; (800c2d0 <SystemInit+0x74>)
 800c294:	6852      	ldr	r2, [r2, #4]
 800c296:	4912      	ldr	r1, [pc, #72]	; (800c2e0 <SystemInit+0x84>)
 800c298:	400a      	ands	r2, r1
 800c29a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800c29c:	4b0c      	ldr	r3, [pc, #48]	; (800c2d0 <SystemInit+0x74>)
 800c29e:	4a0c      	ldr	r2, [pc, #48]	; (800c2d0 <SystemInit+0x74>)
 800c2a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800c2a2:	210f      	movs	r1, #15
 800c2a4:	438a      	bics	r2, r1
 800c2a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 800c2a8:	4b09      	ldr	r3, [pc, #36]	; (800c2d0 <SystemInit+0x74>)
 800c2aa:	4a09      	ldr	r2, [pc, #36]	; (800c2d0 <SystemInit+0x74>)
 800c2ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c2ae:	490d      	ldr	r1, [pc, #52]	; (800c2e4 <SystemInit+0x88>)
 800c2b0:	400a      	ands	r2, r1
 800c2b2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 800c2b4:	4b06      	ldr	r3, [pc, #24]	; (800c2d0 <SystemInit+0x74>)
 800c2b6:	4a06      	ldr	r2, [pc, #24]	; (800c2d0 <SystemInit+0x74>)
 800c2b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c2ba:	2101      	movs	r1, #1
 800c2bc:	438a      	bics	r2, r1
 800c2be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800c2c0:	4b03      	ldr	r3, [pc, #12]	; (800c2d0 <SystemInit+0x74>)
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	609a      	str	r2, [r3, #8]

  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 800c2c6:	f000 f80f 	bl	800c2e8 <SetSysClock>
}
 800c2ca:	46c0      	nop			; (mov r8, r8)
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bd80      	pop	{r7, pc}
 800c2d0:	40021000 	.word	0x40021000
 800c2d4:	f8ffb80c 	.word	0xf8ffb80c
 800c2d8:	fef6ffff 	.word	0xfef6ffff
 800c2dc:	fffbffff 	.word	0xfffbffff
 800c2e0:	ffc0ffff 	.word	0xffc0ffff
 800c2e4:	fffffeac 	.word	0xfffffeac

0800c2e8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b082      	sub	sp, #8
 800c2ec:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	607b      	str	r3, [r7, #4]
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800c2f6:	4b31      	ldr	r3, [pc, #196]	; (800c3bc <SetSysClock+0xd4>)
 800c2f8:	4a30      	ldr	r2, [pc, #192]	; (800c3bc <SetSysClock+0xd4>)
 800c2fa:	6812      	ldr	r2, [r2, #0]
 800c2fc:	2180      	movs	r1, #128	; 0x80
 800c2fe:	0249      	lsls	r1, r1, #9
 800c300:	430a      	orrs	r2, r1
 800c302:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800c304:	4b2d      	ldr	r3, [pc, #180]	; (800c3bc <SetSysClock+0xd4>)
 800c306:	681a      	ldr	r2, [r3, #0]
 800c308:	2380      	movs	r3, #128	; 0x80
 800c30a:	029b      	lsls	r3, r3, #10
 800c30c:	4013      	ands	r3, r2
 800c30e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	3301      	adds	r3, #1
 800c314:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d104      	bne.n	800c326 <SetSysClock+0x3e>
 800c31c:	687a      	ldr	r2, [r7, #4]
 800c31e:	23a0      	movs	r3, #160	; 0xa0
 800c320:	01db      	lsls	r3, r3, #7
 800c322:	429a      	cmp	r2, r3
 800c324:	d1ee      	bne.n	800c304 <SetSysClock+0x1c>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800c326:	4b25      	ldr	r3, [pc, #148]	; (800c3bc <SetSysClock+0xd4>)
 800c328:	681a      	ldr	r2, [r3, #0]
 800c32a:	2380      	movs	r3, #128	; 0x80
 800c32c:	029b      	lsls	r3, r3, #10
 800c32e:	4013      	ands	r3, r2
 800c330:	d002      	beq.n	800c338 <SetSysClock+0x50>
  {
    HSEStatus = (uint32_t)0x01;
 800c332:	2301      	movs	r3, #1
 800c334:	603b      	str	r3, [r7, #0]
 800c336:	e001      	b.n	800c33c <SetSysClock+0x54>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800c338:	2300      	movs	r3, #0
 800c33a:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d138      	bne.n	800c3b4 <SetSysClock+0xcc>
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 800c342:	4b1f      	ldr	r3, [pc, #124]	; (800c3c0 <SetSysClock+0xd8>)
 800c344:	2211      	movs	r2, #17
 800c346:	601a      	str	r2, [r3, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800c348:	4b1c      	ldr	r3, [pc, #112]	; (800c3bc <SetSysClock+0xd4>)
 800c34a:	4a1c      	ldr	r2, [pc, #112]	; (800c3bc <SetSysClock+0xd4>)
 800c34c:	6852      	ldr	r2, [r2, #4]
 800c34e:	605a      	str	r2, [r3, #4]
      
    /* PCLK = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 800c350:	4b1a      	ldr	r3, [pc, #104]	; (800c3bc <SetSysClock+0xd4>)
 800c352:	4a1a      	ldr	r2, [pc, #104]	; (800c3bc <SetSysClock+0xd4>)
 800c354:	6852      	ldr	r2, [r2, #4]
 800c356:	605a      	str	r2, [r3, #4]

    /* PLL configuration = HSE * 6 = 48 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800c358:	4b18      	ldr	r3, [pc, #96]	; (800c3bc <SetSysClock+0xd4>)
 800c35a:	4a18      	ldr	r2, [pc, #96]	; (800c3bc <SetSysClock+0xd4>)
 800c35c:	6852      	ldr	r2, [r2, #4]
 800c35e:	4919      	ldr	r1, [pc, #100]	; (800c3c4 <SetSysClock+0xdc>)
 800c360:	400a      	ands	r2, r1
 800c362:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6);
 800c364:	4b15      	ldr	r3, [pc, #84]	; (800c3bc <SetSysClock+0xd4>)
 800c366:	4a15      	ldr	r2, [pc, #84]	; (800c3bc <SetSysClock+0xd4>)
 800c368:	6852      	ldr	r2, [r2, #4]
 800c36a:	2188      	movs	r1, #136	; 0x88
 800c36c:	0349      	lsls	r1, r1, #13
 800c36e:	430a      	orrs	r2, r1
 800c370:	605a      	str	r2, [r3, #4]
            
    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800c372:	4b12      	ldr	r3, [pc, #72]	; (800c3bc <SetSysClock+0xd4>)
 800c374:	4a11      	ldr	r2, [pc, #68]	; (800c3bc <SetSysClock+0xd4>)
 800c376:	6812      	ldr	r2, [r2, #0]
 800c378:	2180      	movs	r1, #128	; 0x80
 800c37a:	0449      	lsls	r1, r1, #17
 800c37c:	430a      	orrs	r2, r1
 800c37e:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800c380:	46c0      	nop			; (mov r8, r8)
 800c382:	4b0e      	ldr	r3, [pc, #56]	; (800c3bc <SetSysClock+0xd4>)
 800c384:	681a      	ldr	r2, [r3, #0]
 800c386:	2380      	movs	r3, #128	; 0x80
 800c388:	049b      	lsls	r3, r3, #18
 800c38a:	4013      	ands	r3, r2
 800c38c:	d0f9      	beq.n	800c382 <SetSysClock+0x9a>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800c38e:	4b0b      	ldr	r3, [pc, #44]	; (800c3bc <SetSysClock+0xd4>)
 800c390:	4a0a      	ldr	r2, [pc, #40]	; (800c3bc <SetSysClock+0xd4>)
 800c392:	6852      	ldr	r2, [r2, #4]
 800c394:	2103      	movs	r1, #3
 800c396:	438a      	bics	r2, r1
 800c398:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800c39a:	4b08      	ldr	r3, [pc, #32]	; (800c3bc <SetSysClock+0xd4>)
 800c39c:	4a07      	ldr	r2, [pc, #28]	; (800c3bc <SetSysClock+0xd4>)
 800c39e:	6852      	ldr	r2, [r2, #4]
 800c3a0:	2102      	movs	r1, #2
 800c3a2:	430a      	orrs	r2, r1
 800c3a4:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800c3a6:	46c0      	nop			; (mov r8, r8)
 800c3a8:	4b04      	ldr	r3, [pc, #16]	; (800c3bc <SetSysClock+0xd4>)
 800c3aa:	685b      	ldr	r3, [r3, #4]
 800c3ac:	220c      	movs	r2, #12
 800c3ae:	4013      	ands	r3, r2
 800c3b0:	2b08      	cmp	r3, #8
 800c3b2:	d1f9      	bne.n	800c3a8 <SetSysClock+0xc0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }  
}
 800c3b4:	46c0      	nop			; (mov r8, r8)
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	b002      	add	sp, #8
 800c3ba:	bd80      	pop	{r7, pc}
 800c3bc:	40021000 	.word	0x40021000
 800c3c0:	40022000 	.word	0x40022000
 800c3c4:	ffc07fff 	.word	0xffc07fff

0800c3c8 <__libc_init_array>:
 800c3c8:	b570      	push	{r4, r5, r6, lr}
 800c3ca:	2600      	movs	r6, #0
 800c3cc:	4d0c      	ldr	r5, [pc, #48]	; (800c400 <__libc_init_array+0x38>)
 800c3ce:	4c0d      	ldr	r4, [pc, #52]	; (800c404 <__libc_init_array+0x3c>)
 800c3d0:	1b64      	subs	r4, r4, r5
 800c3d2:	10a4      	asrs	r4, r4, #2
 800c3d4:	42a6      	cmp	r6, r4
 800c3d6:	d109      	bne.n	800c3ec <__libc_init_array+0x24>
 800c3d8:	2600      	movs	r6, #0
 800c3da:	f001 f9a5 	bl	800d728 <_init>
 800c3de:	4d0a      	ldr	r5, [pc, #40]	; (800c408 <__libc_init_array+0x40>)
 800c3e0:	4c0a      	ldr	r4, [pc, #40]	; (800c40c <__libc_init_array+0x44>)
 800c3e2:	1b64      	subs	r4, r4, r5
 800c3e4:	10a4      	asrs	r4, r4, #2
 800c3e6:	42a6      	cmp	r6, r4
 800c3e8:	d105      	bne.n	800c3f6 <__libc_init_array+0x2e>
 800c3ea:	bd70      	pop	{r4, r5, r6, pc}
 800c3ec:	00b3      	lsls	r3, r6, #2
 800c3ee:	58eb      	ldr	r3, [r5, r3]
 800c3f0:	4798      	blx	r3
 800c3f2:	3601      	adds	r6, #1
 800c3f4:	e7ee      	b.n	800c3d4 <__libc_init_array+0xc>
 800c3f6:	00b3      	lsls	r3, r6, #2
 800c3f8:	58eb      	ldr	r3, [r5, r3]
 800c3fa:	4798      	blx	r3
 800c3fc:	3601      	adds	r6, #1
 800c3fe:	e7f2      	b.n	800c3e6 <__libc_init_array+0x1e>
 800c400:	0800e2a8 	.word	0x0800e2a8
 800c404:	0800e2a8 	.word	0x0800e2a8
 800c408:	0800e2a8 	.word	0x0800e2a8
 800c40c:	0800e2ac 	.word	0x0800e2ac

0800c410 <memcmp>:
 800c410:	b530      	push	{r4, r5, lr}
 800c412:	2400      	movs	r4, #0
 800c414:	42a2      	cmp	r2, r4
 800c416:	d101      	bne.n	800c41c <memcmp+0xc>
 800c418:	2000      	movs	r0, #0
 800c41a:	e005      	b.n	800c428 <memcmp+0x18>
 800c41c:	5d03      	ldrb	r3, [r0, r4]
 800c41e:	1c65      	adds	r5, r4, #1
 800c420:	5d0c      	ldrb	r4, [r1, r4]
 800c422:	42a3      	cmp	r3, r4
 800c424:	d001      	beq.n	800c42a <memcmp+0x1a>
 800c426:	1b18      	subs	r0, r3, r4
 800c428:	bd30      	pop	{r4, r5, pc}
 800c42a:	002c      	movs	r4, r5
 800c42c:	e7f2      	b.n	800c414 <memcmp+0x4>

0800c42e <memcpy>:
 800c42e:	2300      	movs	r3, #0
 800c430:	b510      	push	{r4, lr}
 800c432:	429a      	cmp	r2, r3
 800c434:	d100      	bne.n	800c438 <memcpy+0xa>
 800c436:	bd10      	pop	{r4, pc}
 800c438:	5ccc      	ldrb	r4, [r1, r3]
 800c43a:	54c4      	strb	r4, [r0, r3]
 800c43c:	3301      	adds	r3, #1
 800c43e:	e7f8      	b.n	800c432 <memcpy+0x4>

0800c440 <memset>:
 800c440:	0003      	movs	r3, r0
 800c442:	1882      	adds	r2, r0, r2
 800c444:	4293      	cmp	r3, r2
 800c446:	d100      	bne.n	800c44a <memset+0xa>
 800c448:	4770      	bx	lr
 800c44a:	7019      	strb	r1, [r3, #0]
 800c44c:	3301      	adds	r3, #1
 800c44e:	e7f9      	b.n	800c444 <memset+0x4>

0800c450 <lround>:
 800c450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c452:	000f      	movs	r7, r1
 800c454:	2301      	movs	r3, #1
 800c456:	0006      	movs	r6, r0
 800c458:	0001      	movs	r1, r0
 800c45a:	17f8      	asrs	r0, r7, #31
 800c45c:	4318      	orrs	r0, r3
 800c45e:	007d      	lsls	r5, r7, #1
 800c460:	4b1f      	ldr	r3, [pc, #124]	; (800c4e0 <lround+0x90>)
 800c462:	0d6d      	lsrs	r5, r5, #21
 800c464:	18ec      	adds	r4, r5, r3
 800c466:	033b      	lsls	r3, r7, #12
 800c468:	0b1b      	lsrs	r3, r3, #12
 800c46a:	001a      	movs	r2, r3
 800c46c:	2380      	movs	r3, #128	; 0x80
 800c46e:	035b      	lsls	r3, r3, #13
 800c470:	431a      	orrs	r2, r3
 800c472:	9001      	str	r0, [sp, #4]
 800c474:	0013      	movs	r3, r2
 800c476:	2c13      	cmp	r4, #19
 800c478:	dc0f      	bgt.n	800c49a <lround+0x4a>
 800c47a:	2c00      	cmp	r4, #0
 800c47c:	da03      	bge.n	800c486 <lround+0x36>
 800c47e:	1c63      	adds	r3, r4, #1
 800c480:	d02d      	beq.n	800c4de <lround+0x8e>
 800c482:	2000      	movs	r0, #0
 800c484:	e02b      	b.n	800c4de <lround+0x8e>
 800c486:	2080      	movs	r0, #128	; 0x80
 800c488:	0300      	lsls	r0, r0, #12
 800c48a:	4120      	asrs	r0, r4
 800c48c:	2314      	movs	r3, #20
 800c48e:	1880      	adds	r0, r0, r2
 800c490:	1b1c      	subs	r4, r3, r4
 800c492:	40e0      	lsrs	r0, r4
 800c494:	9b01      	ldr	r3, [sp, #4]
 800c496:	4358      	muls	r0, r3
 800c498:	e021      	b.n	800c4de <lround+0x8e>
 800c49a:	2c1e      	cmp	r4, #30
 800c49c:	d81b      	bhi.n	800c4d6 <lround+0x86>
 800c49e:	4811      	ldr	r0, [pc, #68]	; (800c4e4 <lround+0x94>)
 800c4a0:	182f      	adds	r7, r5, r0
 800c4a2:	2c33      	cmp	r4, #51	; 0x33
 800c4a4:	dd06      	ble.n	800c4b4 <lround+0x64>
 800c4a6:	0030      	movs	r0, r6
 800c4a8:	490f      	ldr	r1, [pc, #60]	; (800c4e8 <lround+0x98>)
 800c4aa:	40bb      	lsls	r3, r7
 800c4ac:	186d      	adds	r5, r5, r1
 800c4ae:	40a8      	lsls	r0, r5
 800c4b0:	4318      	orrs	r0, r3
 800c4b2:	e7ef      	b.n	800c494 <lround+0x44>
 800c4b4:	2080      	movs	r0, #128	; 0x80
 800c4b6:	0600      	lsls	r0, r0, #24
 800c4b8:	40f8      	lsrs	r0, r7
 800c4ba:	1986      	adds	r6, r0, r6
 800c4bc:	428e      	cmp	r6, r1
 800c4be:	4189      	sbcs	r1, r1
 800c4c0:	4249      	negs	r1, r1
 800c4c2:	1853      	adds	r3, r2, r1
 800c4c4:	2134      	movs	r1, #52	; 0x34
 800c4c6:	40bb      	lsls	r3, r7
 800c4c8:	1b0c      	subs	r4, r1, r4
 800c4ca:	2000      	movs	r0, #0
 800c4cc:	2c20      	cmp	r4, #32
 800c4ce:	d0ef      	beq.n	800c4b0 <lround+0x60>
 800c4d0:	0030      	movs	r0, r6
 800c4d2:	40e0      	lsrs	r0, r4
 800c4d4:	e7ec      	b.n	800c4b0 <lround+0x60>
 800c4d6:	0030      	movs	r0, r6
 800c4d8:	0039      	movs	r1, r7
 800c4da:	f7f6 f8bf 	bl	800265c <__aeabi_d2iz>
 800c4de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c4e0:	fffffc01 	.word	0xfffffc01
 800c4e4:	fffffbed 	.word	0xfffffbed
 800c4e8:	fffffbcd 	.word	0xfffffbcd

0800c4ec <trunc>:
 800c4ec:	b570      	push	{r4, r5, r6, lr}
 800c4ee:	004b      	lsls	r3, r1, #1
 800c4f0:	4d13      	ldr	r5, [pc, #76]	; (800c540 <trunc+0x54>)
 800c4f2:	0d5b      	lsrs	r3, r3, #21
 800c4f4:	195d      	adds	r5, r3, r5
 800c4f6:	0004      	movs	r4, r0
 800c4f8:	000a      	movs	r2, r1
 800c4fa:	2d13      	cmp	r5, #19
 800c4fc:	dc0b      	bgt.n	800c516 <trunc+0x2a>
 800c4fe:	2d00      	cmp	r5, #0
 800c500:	da03      	bge.n	800c50a <trunc+0x1e>
 800c502:	2000      	movs	r0, #0
 800c504:	0fca      	lsrs	r2, r1, #31
 800c506:	07d1      	lsls	r1, r2, #31
 800c508:	bd70      	pop	{r4, r5, r6, pc}
 800c50a:	4b0e      	ldr	r3, [pc, #56]	; (800c544 <trunc+0x58>)
 800c50c:	2000      	movs	r0, #0
 800c50e:	412b      	asrs	r3, r5
 800c510:	439a      	bics	r2, r3
 800c512:	0011      	movs	r1, r2
 800c514:	e7f8      	b.n	800c508 <trunc+0x1c>
 800c516:	2d33      	cmp	r5, #51	; 0x33
 800c518:	dd08      	ble.n	800c52c <trunc+0x40>
 800c51a:	2380      	movs	r3, #128	; 0x80
 800c51c:	00db      	lsls	r3, r3, #3
 800c51e:	429d      	cmp	r5, r3
 800c520:	d1f2      	bne.n	800c508 <trunc+0x1c>
 800c522:	0002      	movs	r2, r0
 800c524:	000b      	movs	r3, r1
 800c526:	f7f4 fe3f 	bl	80011a8 <__aeabi_dadd>
 800c52a:	e7ed      	b.n	800c508 <trunc+0x1c>
 800c52c:	0011      	movs	r1, r2
 800c52e:	4a06      	ldr	r2, [pc, #24]	; (800c548 <trunc+0x5c>)
 800c530:	189b      	adds	r3, r3, r2
 800c532:	2201      	movs	r2, #1
 800c534:	4252      	negs	r2, r2
 800c536:	40da      	lsrs	r2, r3
 800c538:	4394      	bics	r4, r2
 800c53a:	0020      	movs	r0, r4
 800c53c:	e7e4      	b.n	800c508 <trunc+0x1c>
 800c53e:	46c0      	nop			; (mov r8, r8)
 800c540:	fffffc01 	.word	0xfffffc01
 800c544:	000fffff 	.word	0x000fffff
 800c548:	fffffbed 	.word	0xfffffbed

0800c54c <ceilf>:
 800c54c:	b570      	push	{r4, r5, r6, lr}
 800c54e:	0045      	lsls	r5, r0, #1
 800c550:	086e      	lsrs	r6, r5, #1
 800c552:	0e2d      	lsrs	r5, r5, #24
 800c554:	3d7f      	subs	r5, #127	; 0x7f
 800c556:	0004      	movs	r4, r0
 800c558:	2d16      	cmp	r5, #22
 800c55a:	dc25      	bgt.n	800c5a8 <ceilf+0x5c>
 800c55c:	2d00      	cmp	r5, #0
 800c55e:	da0f      	bge.n	800c580 <ceilf+0x34>
 800c560:	4916      	ldr	r1, [pc, #88]	; (800c5bc <ceilf+0x70>)
 800c562:	f7f3 ff15 	bl	8000390 <__aeabi_fadd>
 800c566:	2100      	movs	r1, #0
 800c568:	f7f3 fec8 	bl	80002fc <__aeabi_fcmpgt>
 800c56c:	2800      	cmp	r0, #0
 800c56e:	d005      	beq.n	800c57c <ceilf+0x30>
 800c570:	2c00      	cmp	r4, #0
 800c572:	db20      	blt.n	800c5b6 <ceilf+0x6a>
 800c574:	2e00      	cmp	r6, #0
 800c576:	d001      	beq.n	800c57c <ceilf+0x30>
 800c578:	24fe      	movs	r4, #254	; 0xfe
 800c57a:	05a4      	lsls	r4, r4, #22
 800c57c:	1c20      	adds	r0, r4, #0
 800c57e:	e019      	b.n	800c5b4 <ceilf+0x68>
 800c580:	4e0f      	ldr	r6, [pc, #60]	; (800c5c0 <ceilf+0x74>)
 800c582:	412e      	asrs	r6, r5
 800c584:	4206      	tst	r6, r0
 800c586:	d015      	beq.n	800c5b4 <ceilf+0x68>
 800c588:	490c      	ldr	r1, [pc, #48]	; (800c5bc <ceilf+0x70>)
 800c58a:	f7f3 ff01 	bl	8000390 <__aeabi_fadd>
 800c58e:	2100      	movs	r1, #0
 800c590:	f7f3 feb4 	bl	80002fc <__aeabi_fcmpgt>
 800c594:	2800      	cmp	r0, #0
 800c596:	d0f1      	beq.n	800c57c <ceilf+0x30>
 800c598:	2c00      	cmp	r4, #0
 800c59a:	dd03      	ble.n	800c5a4 <ceilf+0x58>
 800c59c:	2380      	movs	r3, #128	; 0x80
 800c59e:	041b      	lsls	r3, r3, #16
 800c5a0:	412b      	asrs	r3, r5
 800c5a2:	18e4      	adds	r4, r4, r3
 800c5a4:	43b4      	bics	r4, r6
 800c5a6:	e7e9      	b.n	800c57c <ceilf+0x30>
 800c5a8:	4b06      	ldr	r3, [pc, #24]	; (800c5c4 <ceilf+0x78>)
 800c5aa:	429e      	cmp	r6, r3
 800c5ac:	d902      	bls.n	800c5b4 <ceilf+0x68>
 800c5ae:	1c01      	adds	r1, r0, #0
 800c5b0:	f7f3 feee 	bl	8000390 <__aeabi_fadd>
 800c5b4:	bd70      	pop	{r4, r5, r6, pc}
 800c5b6:	2480      	movs	r4, #128	; 0x80
 800c5b8:	0624      	lsls	r4, r4, #24
 800c5ba:	e7df      	b.n	800c57c <ceilf+0x30>
 800c5bc:	7149f2ca 	.word	0x7149f2ca
 800c5c0:	007fffff 	.word	0x007fffff
 800c5c4:	7f7fffff 	.word	0x7f7fffff

0800c5c8 <cosf>:
 800c5c8:	b507      	push	{r0, r1, r2, lr}
 800c5ca:	4a18      	ldr	r2, [pc, #96]	; (800c62c <cosf+0x64>)
 800c5cc:	0043      	lsls	r3, r0, #1
 800c5ce:	085b      	lsrs	r3, r3, #1
 800c5d0:	2100      	movs	r1, #0
 800c5d2:	4293      	cmp	r3, r2
 800c5d4:	dd13      	ble.n	800c5fe <cosf+0x36>
 800c5d6:	4a16      	ldr	r2, [pc, #88]	; (800c630 <cosf+0x68>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	dd03      	ble.n	800c5e4 <cosf+0x1c>
 800c5dc:	1c01      	adds	r1, r0, #0
 800c5de:	f7f4 fb79 	bl	8000cd4 <__aeabi_fsub>
 800c5e2:	bd0e      	pop	{r1, r2, r3, pc}
 800c5e4:	4669      	mov	r1, sp
 800c5e6:	f000 f99b 	bl	800c920 <__ieee754_rem_pio2f>
 800c5ea:	2203      	movs	r2, #3
 800c5ec:	4002      	ands	r2, r0
 800c5ee:	2a01      	cmp	r2, #1
 800c5f0:	d008      	beq.n	800c604 <cosf+0x3c>
 800c5f2:	2a02      	cmp	r2, #2
 800c5f4:	d00e      	beq.n	800c614 <cosf+0x4c>
 800c5f6:	2a00      	cmp	r2, #0
 800c5f8:	d111      	bne.n	800c61e <cosf+0x56>
 800c5fa:	9901      	ldr	r1, [sp, #4]
 800c5fc:	9800      	ldr	r0, [sp, #0]
 800c5fe:	f000 fb45 	bl	800cc8c <__kernel_cosf>
 800c602:	e7ee      	b.n	800c5e2 <cosf+0x1a>
 800c604:	9901      	ldr	r1, [sp, #4]
 800c606:	9800      	ldr	r0, [sp, #0]
 800c608:	f000 fe9c 	bl	800d344 <__kernel_sinf>
 800c60c:	2380      	movs	r3, #128	; 0x80
 800c60e:	061b      	lsls	r3, r3, #24
 800c610:	18c0      	adds	r0, r0, r3
 800c612:	e7e6      	b.n	800c5e2 <cosf+0x1a>
 800c614:	9901      	ldr	r1, [sp, #4]
 800c616:	9800      	ldr	r0, [sp, #0]
 800c618:	f000 fb38 	bl	800cc8c <__kernel_cosf>
 800c61c:	e7f6      	b.n	800c60c <cosf+0x44>
 800c61e:	2201      	movs	r2, #1
 800c620:	9901      	ldr	r1, [sp, #4]
 800c622:	9800      	ldr	r0, [sp, #0]
 800c624:	f000 fe8e 	bl	800d344 <__kernel_sinf>
 800c628:	e7db      	b.n	800c5e2 <cosf+0x1a>
 800c62a:	46c0      	nop			; (mov r8, r8)
 800c62c:	3f490fd8 	.word	0x3f490fd8
 800c630:	7f7fffff 	.word	0x7f7fffff

0800c634 <floorf>:
 800c634:	b570      	push	{r4, r5, r6, lr}
 800c636:	0045      	lsls	r5, r0, #1
 800c638:	086e      	lsrs	r6, r5, #1
 800c63a:	0e2d      	lsrs	r5, r5, #24
 800c63c:	3d7f      	subs	r5, #127	; 0x7f
 800c63e:	0004      	movs	r4, r0
 800c640:	2d16      	cmp	r5, #22
 800c642:	dc24      	bgt.n	800c68e <floorf+0x5a>
 800c644:	2d00      	cmp	r5, #0
 800c646:	da0e      	bge.n	800c666 <floorf+0x32>
 800c648:	4915      	ldr	r1, [pc, #84]	; (800c6a0 <floorf+0x6c>)
 800c64a:	f7f3 fea1 	bl	8000390 <__aeabi_fadd>
 800c64e:	2100      	movs	r1, #0
 800c650:	f7f3 fe54 	bl	80002fc <__aeabi_fcmpgt>
 800c654:	2800      	cmp	r0, #0
 800c656:	d004      	beq.n	800c662 <floorf+0x2e>
 800c658:	2c00      	cmp	r4, #0
 800c65a:	da1f      	bge.n	800c69c <floorf+0x68>
 800c65c:	2e00      	cmp	r6, #0
 800c65e:	d000      	beq.n	800c662 <floorf+0x2e>
 800c660:	4c10      	ldr	r4, [pc, #64]	; (800c6a4 <floorf+0x70>)
 800c662:	1c20      	adds	r0, r4, #0
 800c664:	e019      	b.n	800c69a <floorf+0x66>
 800c666:	4e10      	ldr	r6, [pc, #64]	; (800c6a8 <floorf+0x74>)
 800c668:	412e      	asrs	r6, r5
 800c66a:	4206      	tst	r6, r0
 800c66c:	d015      	beq.n	800c69a <floorf+0x66>
 800c66e:	490c      	ldr	r1, [pc, #48]	; (800c6a0 <floorf+0x6c>)
 800c670:	f7f3 fe8e 	bl	8000390 <__aeabi_fadd>
 800c674:	2100      	movs	r1, #0
 800c676:	f7f3 fe41 	bl	80002fc <__aeabi_fcmpgt>
 800c67a:	2800      	cmp	r0, #0
 800c67c:	d0f1      	beq.n	800c662 <floorf+0x2e>
 800c67e:	2c00      	cmp	r4, #0
 800c680:	da03      	bge.n	800c68a <floorf+0x56>
 800c682:	2380      	movs	r3, #128	; 0x80
 800c684:	041b      	lsls	r3, r3, #16
 800c686:	412b      	asrs	r3, r5
 800c688:	18e4      	adds	r4, r4, r3
 800c68a:	43b4      	bics	r4, r6
 800c68c:	e7e9      	b.n	800c662 <floorf+0x2e>
 800c68e:	4b07      	ldr	r3, [pc, #28]	; (800c6ac <floorf+0x78>)
 800c690:	429e      	cmp	r6, r3
 800c692:	d902      	bls.n	800c69a <floorf+0x66>
 800c694:	1c01      	adds	r1, r0, #0
 800c696:	f7f3 fe7b 	bl	8000390 <__aeabi_fadd>
 800c69a:	bd70      	pop	{r4, r5, r6, pc}
 800c69c:	2400      	movs	r4, #0
 800c69e:	e7e0      	b.n	800c662 <floorf+0x2e>
 800c6a0:	7149f2ca 	.word	0x7149f2ca
 800c6a4:	bf800000 	.word	0xbf800000
 800c6a8:	007fffff 	.word	0x007fffff
 800c6ac:	7f7fffff 	.word	0x7f7fffff

0800c6b0 <roundf>:
 800c6b0:	0dc3      	lsrs	r3, r0, #23
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	3b7f      	subs	r3, #127	; 0x7f
 800c6b6:	b510      	push	{r4, lr}
 800c6b8:	0002      	movs	r2, r0
 800c6ba:	2b16      	cmp	r3, #22
 800c6bc:	dc13      	bgt.n	800c6e6 <roundf+0x36>
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	da07      	bge.n	800c6d2 <roundf+0x22>
 800c6c2:	0fc0      	lsrs	r0, r0, #31
 800c6c4:	07c0      	lsls	r0, r0, #31
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	d102      	bne.n	800c6d0 <roundf+0x20>
 800c6ca:	23fe      	movs	r3, #254	; 0xfe
 800c6cc:	059b      	lsls	r3, r3, #22
 800c6ce:	4318      	orrs	r0, r3
 800c6d0:	bd10      	pop	{r4, pc}
 800c6d2:	4908      	ldr	r1, [pc, #32]	; (800c6f4 <roundf+0x44>)
 800c6d4:	4119      	asrs	r1, r3
 800c6d6:	4201      	tst	r1, r0
 800c6d8:	d0fa      	beq.n	800c6d0 <roundf+0x20>
 800c6da:	2080      	movs	r0, #128	; 0x80
 800c6dc:	03c0      	lsls	r0, r0, #15
 800c6de:	4118      	asrs	r0, r3
 800c6e0:	1880      	adds	r0, r0, r2
 800c6e2:	4388      	bics	r0, r1
 800c6e4:	e7f4      	b.n	800c6d0 <roundf+0x20>
 800c6e6:	2b80      	cmp	r3, #128	; 0x80
 800c6e8:	d1f2      	bne.n	800c6d0 <roundf+0x20>
 800c6ea:	1c01      	adds	r1, r0, #0
 800c6ec:	f7f3 fe50 	bl	8000390 <__aeabi_fadd>
 800c6f0:	e7ee      	b.n	800c6d0 <roundf+0x20>
 800c6f2:	46c0      	nop			; (mov r8, r8)
 800c6f4:	007fffff 	.word	0x007fffff

0800c6f8 <sinf>:
 800c6f8:	b507      	push	{r0, r1, r2, lr}
 800c6fa:	4a19      	ldr	r2, [pc, #100]	; (800c760 <sinf+0x68>)
 800c6fc:	0043      	lsls	r3, r0, #1
 800c6fe:	085b      	lsrs	r3, r3, #1
 800c700:	4293      	cmp	r3, r2
 800c702:	dc04      	bgt.n	800c70e <sinf+0x16>
 800c704:	2200      	movs	r2, #0
 800c706:	2100      	movs	r1, #0
 800c708:	f000 fe1c 	bl	800d344 <__kernel_sinf>
 800c70c:	e005      	b.n	800c71a <sinf+0x22>
 800c70e:	4a15      	ldr	r2, [pc, #84]	; (800c764 <sinf+0x6c>)
 800c710:	4293      	cmp	r3, r2
 800c712:	dd03      	ble.n	800c71c <sinf+0x24>
 800c714:	1c01      	adds	r1, r0, #0
 800c716:	f7f4 fadd 	bl	8000cd4 <__aeabi_fsub>
 800c71a:	bd0e      	pop	{r1, r2, r3, pc}
 800c71c:	4669      	mov	r1, sp
 800c71e:	f000 f8ff 	bl	800c920 <__ieee754_rem_pio2f>
 800c722:	2303      	movs	r3, #3
 800c724:	4018      	ands	r0, r3
 800c726:	2801      	cmp	r0, #1
 800c728:	d007      	beq.n	800c73a <sinf+0x42>
 800c72a:	2802      	cmp	r0, #2
 800c72c:	d00a      	beq.n	800c744 <sinf+0x4c>
 800c72e:	2800      	cmp	r0, #0
 800c730:	d111      	bne.n	800c756 <sinf+0x5e>
 800c732:	2201      	movs	r2, #1
 800c734:	9901      	ldr	r1, [sp, #4]
 800c736:	9800      	ldr	r0, [sp, #0]
 800c738:	e7e6      	b.n	800c708 <sinf+0x10>
 800c73a:	9901      	ldr	r1, [sp, #4]
 800c73c:	9800      	ldr	r0, [sp, #0]
 800c73e:	f000 faa5 	bl	800cc8c <__kernel_cosf>
 800c742:	e7ea      	b.n	800c71a <sinf+0x22>
 800c744:	2201      	movs	r2, #1
 800c746:	9901      	ldr	r1, [sp, #4]
 800c748:	9800      	ldr	r0, [sp, #0]
 800c74a:	f000 fdfb 	bl	800d344 <__kernel_sinf>
 800c74e:	2380      	movs	r3, #128	; 0x80
 800c750:	061b      	lsls	r3, r3, #24
 800c752:	18c0      	adds	r0, r0, r3
 800c754:	e7e1      	b.n	800c71a <sinf+0x22>
 800c756:	9901      	ldr	r1, [sp, #4]
 800c758:	9800      	ldr	r0, [sp, #0]
 800c75a:	f000 fa97 	bl	800cc8c <__kernel_cosf>
 800c75e:	e7f6      	b.n	800c74e <sinf+0x56>
 800c760:	3f490fd8 	.word	0x3f490fd8
 800c764:	7f7fffff 	.word	0x7f7fffff

0800c768 <atan2f>:
 800c768:	b510      	push	{r4, lr}
 800c76a:	f000 f851 	bl	800c810 <__ieee754_atan2f>
 800c76e:	bd10      	pop	{r4, pc}

0800c770 <sqrtf>:
 800c770:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c772:	2500      	movs	r5, #0
 800c774:	b08d      	sub	sp, #52	; 0x34
 800c776:	1c04      	adds	r4, r0, #0
 800c778:	f000 fa32 	bl	800cbe0 <__ieee754_sqrtf>
 800c77c:	4b22      	ldr	r3, [pc, #136]	; (800c808 <sqrtf+0x98>)
 800c77e:	1c06      	adds	r6, r0, #0
 800c780:	575d      	ldrsb	r5, [r3, r5]
 800c782:	1c6b      	adds	r3, r5, #1
 800c784:	d030      	beq.n	800c7e8 <sqrtf+0x78>
 800c786:	1c21      	adds	r1, r4, #0
 800c788:	1c20      	adds	r0, r4, #0
 800c78a:	f7f4 fc3f 	bl	800100c <__aeabi_fcmpun>
 800c78e:	1e07      	subs	r7, r0, #0
 800c790:	d12a      	bne.n	800c7e8 <sqrtf+0x78>
 800c792:	2100      	movs	r1, #0
 800c794:	1c20      	adds	r0, r4, #0
 800c796:	f7f3 fd9d 	bl	80002d4 <__aeabi_fcmplt>
 800c79a:	2800      	cmp	r0, #0
 800c79c:	d024      	beq.n	800c7e8 <sqrtf+0x78>
 800c79e:	2301      	movs	r3, #1
 800c7a0:	9302      	str	r3, [sp, #8]
 800c7a2:	4b1a      	ldr	r3, [pc, #104]	; (800c80c <sqrtf+0x9c>)
 800c7a4:	1c20      	adds	r0, r4, #0
 800c7a6:	9303      	str	r3, [sp, #12]
 800c7a8:	970a      	str	r7, [sp, #40]	; 0x28
 800c7aa:	f7f5 ff8b 	bl	80026c4 <__aeabi_f2d>
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	9006      	str	r0, [sp, #24]
 800c7b2:	9107      	str	r1, [sp, #28]
 800c7b4:	9004      	str	r0, [sp, #16]
 800c7b6:	9105      	str	r1, [sp, #20]
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	2d00      	cmp	r5, #0
 800c7bc:	d117      	bne.n	800c7ee <sqrtf+0x7e>
 800c7be:	9208      	str	r2, [sp, #32]
 800c7c0:	9309      	str	r3, [sp, #36]	; 0x24
 800c7c2:	a802      	add	r0, sp, #8
 800c7c4:	f000 fe34 	bl	800d430 <matherr>
 800c7c8:	2800      	cmp	r0, #0
 800c7ca:	d018      	beq.n	800c7fe <sqrtf+0x8e>
 800c7cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7ce:	9301      	str	r3, [sp, #4]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d004      	beq.n	800c7de <sqrtf+0x6e>
 800c7d4:	f000 ffa2 	bl	800d71c <__errno>
 800c7d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7da:	9301      	str	r3, [sp, #4]
 800c7dc:	6003      	str	r3, [r0, #0]
 800c7de:	9808      	ldr	r0, [sp, #32]
 800c7e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7e2:	f7f5 ffc1 	bl	8002768 <__aeabi_d2f>
 800c7e6:	1c06      	adds	r6, r0, #0
 800c7e8:	1c30      	adds	r0, r6, #0
 800c7ea:	b00d      	add	sp, #52	; 0x34
 800c7ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ee:	0010      	movs	r0, r2
 800c7f0:	0019      	movs	r1, r3
 800c7f2:	f7f4 ffe9 	bl	80017c8 <__aeabi_ddiv>
 800c7f6:	9008      	str	r0, [sp, #32]
 800c7f8:	9109      	str	r1, [sp, #36]	; 0x24
 800c7fa:	2d02      	cmp	r5, #2
 800c7fc:	d1e1      	bne.n	800c7c2 <sqrtf+0x52>
 800c7fe:	f000 ff8d 	bl	800d71c <__errno>
 800c802:	2321      	movs	r3, #33	; 0x21
 800c804:	6003      	str	r3, [r0, #0]
 800c806:	e7e1      	b.n	800c7cc <sqrtf+0x5c>
 800c808:	20000078 	.word	0x20000078
 800c80c:	0800deb0 	.word	0x0800deb0

0800c810 <__ieee754_atan2f>:
 800c810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c812:	25ff      	movs	r5, #255	; 0xff
 800c814:	004a      	lsls	r2, r1, #1
 800c816:	9101      	str	r1, [sp, #4]
 800c818:	0852      	lsrs	r2, r2, #1
 800c81a:	05ed      	lsls	r5, r5, #23
 800c81c:	42aa      	cmp	r2, r5
 800c81e:	dc04      	bgt.n	800c82a <__ieee754_atan2f+0x1a>
 800c820:	0043      	lsls	r3, r0, #1
 800c822:	0007      	movs	r7, r0
 800c824:	085b      	lsrs	r3, r3, #1
 800c826:	42ab      	cmp	r3, r5
 800c828:	dd02      	ble.n	800c830 <__ieee754_atan2f+0x20>
 800c82a:	f7f3 fdb1 	bl	8000390 <__aeabi_fadd>
 800c82e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c830:	24fe      	movs	r4, #254	; 0xfe
 800c832:	05a4      	lsls	r4, r4, #22
 800c834:	42a1      	cmp	r1, r4
 800c836:	d102      	bne.n	800c83e <__ieee754_atan2f+0x2e>
 800c838:	f000 fdfc 	bl	800d434 <atanf>
 800c83c:	e7f7      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c83e:	2602      	movs	r6, #2
 800c840:	178c      	asrs	r4, r1, #30
 800c842:	4034      	ands	r4, r6
 800c844:	0fc6      	lsrs	r6, r0, #31
 800c846:	4334      	orrs	r4, r6
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d105      	bne.n	800c858 <__ieee754_atan2f+0x48>
 800c84c:	2c02      	cmp	r4, #2
 800c84e:	d023      	beq.n	800c898 <__ieee754_atan2f+0x88>
 800c850:	2c03      	cmp	r4, #3
 800c852:	d1ec      	bne.n	800c82e <__ieee754_atan2f+0x1e>
 800c854:	4829      	ldr	r0, [pc, #164]	; (800c8fc <__ieee754_atan2f+0xec>)
 800c856:	e7ea      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c858:	2a00      	cmp	r2, #0
 800c85a:	d103      	bne.n	800c864 <__ieee754_atan2f+0x54>
 800c85c:	2f00      	cmp	r7, #0
 800c85e:	da4a      	bge.n	800c8f6 <__ieee754_atan2f+0xe6>
 800c860:	4827      	ldr	r0, [pc, #156]	; (800c900 <__ieee754_atan2f+0xf0>)
 800c862:	e7e4      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c864:	42aa      	cmp	r2, r5
 800c866:	d119      	bne.n	800c89c <__ieee754_atan2f+0x8c>
 800c868:	4293      	cmp	r3, r2
 800c86a:	d10b      	bne.n	800c884 <__ieee754_atan2f+0x74>
 800c86c:	2c02      	cmp	r4, #2
 800c86e:	d005      	beq.n	800c87c <__ieee754_atan2f+0x6c>
 800c870:	2c03      	cmp	r4, #3
 800c872:	d005      	beq.n	800c880 <__ieee754_atan2f+0x70>
 800c874:	2c01      	cmp	r4, #1
 800c876:	d13c      	bne.n	800c8f2 <__ieee754_atan2f+0xe2>
 800c878:	4822      	ldr	r0, [pc, #136]	; (800c904 <__ieee754_atan2f+0xf4>)
 800c87a:	e7d8      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c87c:	4822      	ldr	r0, [pc, #136]	; (800c908 <__ieee754_atan2f+0xf8>)
 800c87e:	e7d6      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c880:	4822      	ldr	r0, [pc, #136]	; (800c90c <__ieee754_atan2f+0xfc>)
 800c882:	e7d4      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c884:	2c02      	cmp	r4, #2
 800c886:	d007      	beq.n	800c898 <__ieee754_atan2f+0x88>
 800c888:	2c03      	cmp	r4, #3
 800c88a:	d0e3      	beq.n	800c854 <__ieee754_atan2f+0x44>
 800c88c:	2000      	movs	r0, #0
 800c88e:	2c01      	cmp	r4, #1
 800c890:	d1cd      	bne.n	800c82e <__ieee754_atan2f+0x1e>
 800c892:	2080      	movs	r0, #128	; 0x80
 800c894:	0600      	lsls	r0, r0, #24
 800c896:	e7ca      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c898:	481d      	ldr	r0, [pc, #116]	; (800c910 <__ieee754_atan2f+0x100>)
 800c89a:	e7c8      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c89c:	42ab      	cmp	r3, r5
 800c89e:	d0dd      	beq.n	800c85c <__ieee754_atan2f+0x4c>
 800c8a0:	1a9b      	subs	r3, r3, r2
 800c8a2:	15db      	asrs	r3, r3, #23
 800c8a4:	2b3c      	cmp	r3, #60	; 0x3c
 800c8a6:	dc14      	bgt.n	800c8d2 <__ieee754_atan2f+0xc2>
 800c8a8:	2900      	cmp	r1, #0
 800c8aa:	da01      	bge.n	800c8b0 <__ieee754_atan2f+0xa0>
 800c8ac:	333c      	adds	r3, #60	; 0x3c
 800c8ae:	db12      	blt.n	800c8d6 <__ieee754_atan2f+0xc6>
 800c8b0:	f7f3 ff00 	bl	80006b4 <__aeabi_fdiv>
 800c8b4:	f000 fed6 	bl	800d664 <fabsf>
 800c8b8:	f000 fdbc 	bl	800d434 <atanf>
 800c8bc:	2c01      	cmp	r4, #1
 800c8be:	d00c      	beq.n	800c8da <__ieee754_atan2f+0xca>
 800c8c0:	2c02      	cmp	r4, #2
 800c8c2:	d00e      	beq.n	800c8e2 <__ieee754_atan2f+0xd2>
 800c8c4:	2c00      	cmp	r4, #0
 800c8c6:	d0b2      	beq.n	800c82e <__ieee754_atan2f+0x1e>
 800c8c8:	4912      	ldr	r1, [pc, #72]	; (800c914 <__ieee754_atan2f+0x104>)
 800c8ca:	f7f3 fd61 	bl	8000390 <__aeabi_fadd>
 800c8ce:	4910      	ldr	r1, [pc, #64]	; (800c910 <__ieee754_atan2f+0x100>)
 800c8d0:	e00c      	b.n	800c8ec <__ieee754_atan2f+0xdc>
 800c8d2:	4811      	ldr	r0, [pc, #68]	; (800c918 <__ieee754_atan2f+0x108>)
 800c8d4:	e7f2      	b.n	800c8bc <__ieee754_atan2f+0xac>
 800c8d6:	2000      	movs	r0, #0
 800c8d8:	e7f0      	b.n	800c8bc <__ieee754_atan2f+0xac>
 800c8da:	2380      	movs	r3, #128	; 0x80
 800c8dc:	061b      	lsls	r3, r3, #24
 800c8de:	18c0      	adds	r0, r0, r3
 800c8e0:	e7a5      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c8e2:	490c      	ldr	r1, [pc, #48]	; (800c914 <__ieee754_atan2f+0x104>)
 800c8e4:	f7f3 fd54 	bl	8000390 <__aeabi_fadd>
 800c8e8:	1c01      	adds	r1, r0, #0
 800c8ea:	4809      	ldr	r0, [pc, #36]	; (800c910 <__ieee754_atan2f+0x100>)
 800c8ec:	f7f4 f9f2 	bl	8000cd4 <__aeabi_fsub>
 800c8f0:	e79d      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c8f2:	480a      	ldr	r0, [pc, #40]	; (800c91c <__ieee754_atan2f+0x10c>)
 800c8f4:	e79b      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c8f6:	4808      	ldr	r0, [pc, #32]	; (800c918 <__ieee754_atan2f+0x108>)
 800c8f8:	e799      	b.n	800c82e <__ieee754_atan2f+0x1e>
 800c8fa:	46c0      	nop			; (mov r8, r8)
 800c8fc:	c0490fdb 	.word	0xc0490fdb
 800c900:	bfc90fdb 	.word	0xbfc90fdb
 800c904:	bf490fdb 	.word	0xbf490fdb
 800c908:	4016cbe4 	.word	0x4016cbe4
 800c90c:	c016cbe4 	.word	0xc016cbe4
 800c910:	40490fdb 	.word	0x40490fdb
 800c914:	33bbbd2e 	.word	0x33bbbd2e
 800c918:	3fc90fdb 	.word	0x3fc90fdb
 800c91c:	3f490fdb 	.word	0x3f490fdb

0800c920 <__ieee754_rem_pio2f>:
 800c920:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c922:	4ba1      	ldr	r3, [pc, #644]	; (800cba8 <__ieee754_rem_pio2f+0x288>)
 800c924:	b08d      	sub	sp, #52	; 0x34
 800c926:	0045      	lsls	r5, r0, #1
 800c928:	000c      	movs	r4, r1
 800c92a:	9006      	str	r0, [sp, #24]
 800c92c:	086d      	lsrs	r5, r5, #1
 800c92e:	429d      	cmp	r5, r3
 800c930:	dc04      	bgt.n	800c93c <__ieee754_rem_pio2f+0x1c>
 800c932:	2300      	movs	r3, #0
 800c934:	6008      	str	r0, [r1, #0]
 800c936:	604b      	str	r3, [r1, #4]
 800c938:	2700      	movs	r7, #0
 800c93a:	e01a      	b.n	800c972 <__ieee754_rem_pio2f+0x52>
 800c93c:	4b9b      	ldr	r3, [pc, #620]	; (800cbac <__ieee754_rem_pio2f+0x28c>)
 800c93e:	429d      	cmp	r5, r3
 800c940:	dc4c      	bgt.n	800c9dc <__ieee754_rem_pio2f+0xbc>
 800c942:	4e9b      	ldr	r6, [pc, #620]	; (800cbb0 <__ieee754_rem_pio2f+0x290>)
 800c944:	499b      	ldr	r1, [pc, #620]	; (800cbb4 <__ieee754_rem_pio2f+0x294>)
 800c946:	2800      	cmp	r0, #0
 800c948:	dd24      	ble.n	800c994 <__ieee754_rem_pio2f+0x74>
 800c94a:	f7f4 f9c3 	bl	8000cd4 <__aeabi_fsub>
 800c94e:	230f      	movs	r3, #15
 800c950:	1c07      	adds	r7, r0, #0
 800c952:	439d      	bics	r5, r3
 800c954:	42b5      	cmp	r5, r6
 800c956:	d00f      	beq.n	800c978 <__ieee754_rem_pio2f+0x58>
 800c958:	4997      	ldr	r1, [pc, #604]	; (800cbb8 <__ieee754_rem_pio2f+0x298>)
 800c95a:	f7f4 f9bb 	bl	8000cd4 <__aeabi_fsub>
 800c95e:	1c01      	adds	r1, r0, #0
 800c960:	6020      	str	r0, [r4, #0]
 800c962:	1c38      	adds	r0, r7, #0
 800c964:	f7f4 f9b6 	bl	8000cd4 <__aeabi_fsub>
 800c968:	4993      	ldr	r1, [pc, #588]	; (800cbb8 <__ieee754_rem_pio2f+0x298>)
 800c96a:	f7f4 f9b3 	bl	8000cd4 <__aeabi_fsub>
 800c96e:	2701      	movs	r7, #1
 800c970:	6060      	str	r0, [r4, #4]
 800c972:	0038      	movs	r0, r7
 800c974:	b00d      	add	sp, #52	; 0x34
 800c976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c978:	4990      	ldr	r1, [pc, #576]	; (800cbbc <__ieee754_rem_pio2f+0x29c>)
 800c97a:	f7f4 f9ab 	bl	8000cd4 <__aeabi_fsub>
 800c97e:	4990      	ldr	r1, [pc, #576]	; (800cbc0 <__ieee754_rem_pio2f+0x2a0>)
 800c980:	1c05      	adds	r5, r0, #0
 800c982:	f7f4 f9a7 	bl	8000cd4 <__aeabi_fsub>
 800c986:	1c01      	adds	r1, r0, #0
 800c988:	6020      	str	r0, [r4, #0]
 800c98a:	1c28      	adds	r0, r5, #0
 800c98c:	f7f4 f9a2 	bl	8000cd4 <__aeabi_fsub>
 800c990:	498b      	ldr	r1, [pc, #556]	; (800cbc0 <__ieee754_rem_pio2f+0x2a0>)
 800c992:	e7ea      	b.n	800c96a <__ieee754_rem_pio2f+0x4a>
 800c994:	f7f3 fcfc 	bl	8000390 <__aeabi_fadd>
 800c998:	230f      	movs	r3, #15
 800c99a:	1c07      	adds	r7, r0, #0
 800c99c:	439d      	bics	r5, r3
 800c99e:	42b5      	cmp	r5, r6
 800c9a0:	d00e      	beq.n	800c9c0 <__ieee754_rem_pio2f+0xa0>
 800c9a2:	4985      	ldr	r1, [pc, #532]	; (800cbb8 <__ieee754_rem_pio2f+0x298>)
 800c9a4:	f7f3 fcf4 	bl	8000390 <__aeabi_fadd>
 800c9a8:	1c01      	adds	r1, r0, #0
 800c9aa:	6020      	str	r0, [r4, #0]
 800c9ac:	1c38      	adds	r0, r7, #0
 800c9ae:	f7f4 f991 	bl	8000cd4 <__aeabi_fsub>
 800c9b2:	4981      	ldr	r1, [pc, #516]	; (800cbb8 <__ieee754_rem_pio2f+0x298>)
 800c9b4:	f7f3 fcec 	bl	8000390 <__aeabi_fadd>
 800c9b8:	2701      	movs	r7, #1
 800c9ba:	6060      	str	r0, [r4, #4]
 800c9bc:	427f      	negs	r7, r7
 800c9be:	e7d8      	b.n	800c972 <__ieee754_rem_pio2f+0x52>
 800c9c0:	497e      	ldr	r1, [pc, #504]	; (800cbbc <__ieee754_rem_pio2f+0x29c>)
 800c9c2:	f7f3 fce5 	bl	8000390 <__aeabi_fadd>
 800c9c6:	497e      	ldr	r1, [pc, #504]	; (800cbc0 <__ieee754_rem_pio2f+0x2a0>)
 800c9c8:	1c05      	adds	r5, r0, #0
 800c9ca:	f7f3 fce1 	bl	8000390 <__aeabi_fadd>
 800c9ce:	1c01      	adds	r1, r0, #0
 800c9d0:	6020      	str	r0, [r4, #0]
 800c9d2:	1c28      	adds	r0, r5, #0
 800c9d4:	f7f4 f97e 	bl	8000cd4 <__aeabi_fsub>
 800c9d8:	4979      	ldr	r1, [pc, #484]	; (800cbc0 <__ieee754_rem_pio2f+0x2a0>)
 800c9da:	e7eb      	b.n	800c9b4 <__ieee754_rem_pio2f+0x94>
 800c9dc:	4b79      	ldr	r3, [pc, #484]	; (800cbc4 <__ieee754_rem_pio2f+0x2a4>)
 800c9de:	429d      	cmp	r5, r3
 800c9e0:	dd00      	ble.n	800c9e4 <__ieee754_rem_pio2f+0xc4>
 800c9e2:	e091      	b.n	800cb08 <__ieee754_rem_pio2f+0x1e8>
 800c9e4:	f000 fe3e 	bl	800d664 <fabsf>
 800c9e8:	4977      	ldr	r1, [pc, #476]	; (800cbc8 <__ieee754_rem_pio2f+0x2a8>)
 800c9ea:	1c06      	adds	r6, r0, #0
 800c9ec:	f7f4 f852 	bl	8000a94 <__aeabi_fmul>
 800c9f0:	21fc      	movs	r1, #252	; 0xfc
 800c9f2:	0589      	lsls	r1, r1, #22
 800c9f4:	f7f3 fccc 	bl	8000390 <__aeabi_fadd>
 800c9f8:	f7f4 fb20 	bl	800103c <__aeabi_f2iz>
 800c9fc:	0007      	movs	r7, r0
 800c9fe:	f7f4 fb3d 	bl	800107c <__aeabi_i2f>
 800ca02:	496c      	ldr	r1, [pc, #432]	; (800cbb4 <__ieee754_rem_pio2f+0x294>)
 800ca04:	9004      	str	r0, [sp, #16]
 800ca06:	f7f4 f845 	bl	8000a94 <__aeabi_fmul>
 800ca0a:	1c01      	adds	r1, r0, #0
 800ca0c:	1c30      	adds	r0, r6, #0
 800ca0e:	f7f4 f961 	bl	8000cd4 <__aeabi_fsub>
 800ca12:	4969      	ldr	r1, [pc, #420]	; (800cbb8 <__ieee754_rem_pio2f+0x298>)
 800ca14:	1c06      	adds	r6, r0, #0
 800ca16:	9804      	ldr	r0, [sp, #16]
 800ca18:	f7f4 f83c 	bl	8000a94 <__aeabi_fmul>
 800ca1c:	9003      	str	r0, [sp, #12]
 800ca1e:	2f1f      	cmp	r7, #31
 800ca20:	dc0d      	bgt.n	800ca3e <__ieee754_rem_pio2f+0x11e>
 800ca22:	23ff      	movs	r3, #255	; 0xff
 800ca24:	002a      	movs	r2, r5
 800ca26:	4969      	ldr	r1, [pc, #420]	; (800cbcc <__ieee754_rem_pio2f+0x2ac>)
 800ca28:	439a      	bics	r2, r3
 800ca2a:	1e7b      	subs	r3, r7, #1
 800ca2c:	009b      	lsls	r3, r3, #2
 800ca2e:	585b      	ldr	r3, [r3, r1]
 800ca30:	429a      	cmp	r2, r3
 800ca32:	d004      	beq.n	800ca3e <__ieee754_rem_pio2f+0x11e>
 800ca34:	1c01      	adds	r1, r0, #0
 800ca36:	1c30      	adds	r0, r6, #0
 800ca38:	f7f4 f94c 	bl	8000cd4 <__aeabi_fsub>
 800ca3c:	e00c      	b.n	800ca58 <__ieee754_rem_pio2f+0x138>
 800ca3e:	9903      	ldr	r1, [sp, #12]
 800ca40:	1c30      	adds	r0, r6, #0
 800ca42:	f7f4 f947 	bl	8000cd4 <__aeabi_fsub>
 800ca46:	22ff      	movs	r2, #255	; 0xff
 800ca48:	15eb      	asrs	r3, r5, #23
 800ca4a:	9307      	str	r3, [sp, #28]
 800ca4c:	0dc3      	lsrs	r3, r0, #23
 800ca4e:	4013      	ands	r3, r2
 800ca50:	9a07      	ldr	r2, [sp, #28]
 800ca52:	1ad3      	subs	r3, r2, r3
 800ca54:	2b08      	cmp	r3, #8
 800ca56:	dc01      	bgt.n	800ca5c <__ieee754_rem_pio2f+0x13c>
 800ca58:	6020      	str	r0, [r4, #0]
 800ca5a:	e026      	b.n	800caaa <__ieee754_rem_pio2f+0x18a>
 800ca5c:	4957      	ldr	r1, [pc, #348]	; (800cbbc <__ieee754_rem_pio2f+0x29c>)
 800ca5e:	9804      	ldr	r0, [sp, #16]
 800ca60:	f7f4 f818 	bl	8000a94 <__aeabi_fmul>
 800ca64:	1c05      	adds	r5, r0, #0
 800ca66:	1c01      	adds	r1, r0, #0
 800ca68:	1c30      	adds	r0, r6, #0
 800ca6a:	f7f4 f933 	bl	8000cd4 <__aeabi_fsub>
 800ca6e:	1c01      	adds	r1, r0, #0
 800ca70:	9005      	str	r0, [sp, #20]
 800ca72:	1c30      	adds	r0, r6, #0
 800ca74:	f7f4 f92e 	bl	8000cd4 <__aeabi_fsub>
 800ca78:	1c29      	adds	r1, r5, #0
 800ca7a:	f7f4 f92b 	bl	8000cd4 <__aeabi_fsub>
 800ca7e:	4950      	ldr	r1, [pc, #320]	; (800cbc0 <__ieee754_rem_pio2f+0x2a0>)
 800ca80:	1c05      	adds	r5, r0, #0
 800ca82:	9804      	ldr	r0, [sp, #16]
 800ca84:	f7f4 f806 	bl	8000a94 <__aeabi_fmul>
 800ca88:	1c29      	adds	r1, r5, #0
 800ca8a:	f7f4 f923 	bl	8000cd4 <__aeabi_fsub>
 800ca8e:	9003      	str	r0, [sp, #12]
 800ca90:	1c01      	adds	r1, r0, #0
 800ca92:	9805      	ldr	r0, [sp, #20]
 800ca94:	f7f4 f91e 	bl	8000cd4 <__aeabi_fsub>
 800ca98:	23ff      	movs	r3, #255	; 0xff
 800ca9a:	0dc5      	lsrs	r5, r0, #23
 800ca9c:	401d      	ands	r5, r3
 800ca9e:	9b07      	ldr	r3, [sp, #28]
 800caa0:	1b5d      	subs	r5, r3, r5
 800caa2:	2d19      	cmp	r5, #25
 800caa4:	dc15      	bgt.n	800cad2 <__ieee754_rem_pio2f+0x1b2>
 800caa6:	9e05      	ldr	r6, [sp, #20]
 800caa8:	6020      	str	r0, [r4, #0]
 800caaa:	6825      	ldr	r5, [r4, #0]
 800caac:	1c30      	adds	r0, r6, #0
 800caae:	1c29      	adds	r1, r5, #0
 800cab0:	f7f4 f910 	bl	8000cd4 <__aeabi_fsub>
 800cab4:	9903      	ldr	r1, [sp, #12]
 800cab6:	f7f4 f90d 	bl	8000cd4 <__aeabi_fsub>
 800caba:	9b06      	ldr	r3, [sp, #24]
 800cabc:	6060      	str	r0, [r4, #4]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	db00      	blt.n	800cac4 <__ieee754_rem_pio2f+0x1a4>
 800cac2:	e756      	b.n	800c972 <__ieee754_rem_pio2f+0x52>
 800cac4:	2380      	movs	r3, #128	; 0x80
 800cac6:	061b      	lsls	r3, r3, #24
 800cac8:	18ed      	adds	r5, r5, r3
 800caca:	18c0      	adds	r0, r0, r3
 800cacc:	6025      	str	r5, [r4, #0]
 800cace:	6060      	str	r0, [r4, #4]
 800cad0:	e774      	b.n	800c9bc <__ieee754_rem_pio2f+0x9c>
 800cad2:	493f      	ldr	r1, [pc, #252]	; (800cbd0 <__ieee754_rem_pio2f+0x2b0>)
 800cad4:	9804      	ldr	r0, [sp, #16]
 800cad6:	f7f3 ffdd 	bl	8000a94 <__aeabi_fmul>
 800cada:	1c05      	adds	r5, r0, #0
 800cadc:	1c01      	adds	r1, r0, #0
 800cade:	9805      	ldr	r0, [sp, #20]
 800cae0:	f7f4 f8f8 	bl	8000cd4 <__aeabi_fsub>
 800cae4:	1c01      	adds	r1, r0, #0
 800cae6:	1c06      	adds	r6, r0, #0
 800cae8:	9805      	ldr	r0, [sp, #20]
 800caea:	f7f4 f8f3 	bl	8000cd4 <__aeabi_fsub>
 800caee:	1c29      	adds	r1, r5, #0
 800caf0:	f7f4 f8f0 	bl	8000cd4 <__aeabi_fsub>
 800caf4:	4937      	ldr	r1, [pc, #220]	; (800cbd4 <__ieee754_rem_pio2f+0x2b4>)
 800caf6:	1c05      	adds	r5, r0, #0
 800caf8:	9804      	ldr	r0, [sp, #16]
 800cafa:	f7f3 ffcb 	bl	8000a94 <__aeabi_fmul>
 800cafe:	1c29      	adds	r1, r5, #0
 800cb00:	f7f4 f8e8 	bl	8000cd4 <__aeabi_fsub>
 800cb04:	9003      	str	r0, [sp, #12]
 800cb06:	e795      	b.n	800ca34 <__ieee754_rem_pio2f+0x114>
 800cb08:	4b33      	ldr	r3, [pc, #204]	; (800cbd8 <__ieee754_rem_pio2f+0x2b8>)
 800cb0a:	429d      	cmp	r5, r3
 800cb0c:	dd05      	ble.n	800cb1a <__ieee754_rem_pio2f+0x1fa>
 800cb0e:	1c01      	adds	r1, r0, #0
 800cb10:	f7f4 f8e0 	bl	8000cd4 <__aeabi_fsub>
 800cb14:	6060      	str	r0, [r4, #4]
 800cb16:	6020      	str	r0, [r4, #0]
 800cb18:	e70e      	b.n	800c938 <__ieee754_rem_pio2f+0x18>
 800cb1a:	15ee      	asrs	r6, r5, #23
 800cb1c:	3e86      	subs	r6, #134	; 0x86
 800cb1e:	05f3      	lsls	r3, r6, #23
 800cb20:	1aed      	subs	r5, r5, r3
 800cb22:	1c28      	adds	r0, r5, #0
 800cb24:	f7f4 fa8a 	bl	800103c <__aeabi_f2iz>
 800cb28:	f7f4 faa8 	bl	800107c <__aeabi_i2f>
 800cb2c:	1c01      	adds	r1, r0, #0
 800cb2e:	9009      	str	r0, [sp, #36]	; 0x24
 800cb30:	1c28      	adds	r0, r5, #0
 800cb32:	f7f4 f8cf 	bl	8000cd4 <__aeabi_fsub>
 800cb36:	2187      	movs	r1, #135	; 0x87
 800cb38:	05c9      	lsls	r1, r1, #23
 800cb3a:	f7f3 ffab 	bl	8000a94 <__aeabi_fmul>
 800cb3e:	1c07      	adds	r7, r0, #0
 800cb40:	f7f4 fa7c 	bl	800103c <__aeabi_f2iz>
 800cb44:	f7f4 fa9a 	bl	800107c <__aeabi_i2f>
 800cb48:	1c01      	adds	r1, r0, #0
 800cb4a:	900a      	str	r0, [sp, #40]	; 0x28
 800cb4c:	1c05      	adds	r5, r0, #0
 800cb4e:	1c38      	adds	r0, r7, #0
 800cb50:	f7f4 f8c0 	bl	8000cd4 <__aeabi_fsub>
 800cb54:	2187      	movs	r1, #135	; 0x87
 800cb56:	05c9      	lsls	r1, r1, #23
 800cb58:	f7f3 ff9c 	bl	8000a94 <__aeabi_fmul>
 800cb5c:	2100      	movs	r1, #0
 800cb5e:	900b      	str	r0, [sp, #44]	; 0x2c
 800cb60:	f7f3 fbb2 	bl	80002c8 <__aeabi_fcmpeq>
 800cb64:	2303      	movs	r3, #3
 800cb66:	2800      	cmp	r0, #0
 800cb68:	d006      	beq.n	800cb78 <__ieee754_rem_pio2f+0x258>
 800cb6a:	2100      	movs	r1, #0
 800cb6c:	1c28      	adds	r0, r5, #0
 800cb6e:	f7f3 fbab 	bl	80002c8 <__aeabi_fcmpeq>
 800cb72:	4243      	negs	r3, r0
 800cb74:	4143      	adcs	r3, r0
 800cb76:	3301      	adds	r3, #1
 800cb78:	4a18      	ldr	r2, [pc, #96]	; (800cbdc <__ieee754_rem_pio2f+0x2bc>)
 800cb7a:	0021      	movs	r1, r4
 800cb7c:	9201      	str	r2, [sp, #4]
 800cb7e:	2202      	movs	r2, #2
 800cb80:	a809      	add	r0, sp, #36	; 0x24
 800cb82:	9200      	str	r2, [sp, #0]
 800cb84:	0032      	movs	r2, r6
 800cb86:	f000 f917 	bl	800cdb8 <__kernel_rem_pio2f>
 800cb8a:	9b06      	ldr	r3, [sp, #24]
 800cb8c:	0007      	movs	r7, r0
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	db00      	blt.n	800cb94 <__ieee754_rem_pio2f+0x274>
 800cb92:	e6ee      	b.n	800c972 <__ieee754_rem_pio2f+0x52>
 800cb94:	2280      	movs	r2, #128	; 0x80
 800cb96:	6823      	ldr	r3, [r4, #0]
 800cb98:	0612      	lsls	r2, r2, #24
 800cb9a:	189b      	adds	r3, r3, r2
 800cb9c:	6023      	str	r3, [r4, #0]
 800cb9e:	6863      	ldr	r3, [r4, #4]
 800cba0:	189b      	adds	r3, r3, r2
 800cba2:	6063      	str	r3, [r4, #4]
 800cba4:	e70a      	b.n	800c9bc <__ieee754_rem_pio2f+0x9c>
 800cba6:	46c0      	nop			; (mov r8, r8)
 800cba8:	3f490fd8 	.word	0x3f490fd8
 800cbac:	4016cbe3 	.word	0x4016cbe3
 800cbb0:	3fc90fd0 	.word	0x3fc90fd0
 800cbb4:	3fc90f80 	.word	0x3fc90f80
 800cbb8:	37354443 	.word	0x37354443
 800cbbc:	37354400 	.word	0x37354400
 800cbc0:	2e85a308 	.word	0x2e85a308
 800cbc4:	43490f80 	.word	0x43490f80
 800cbc8:	3f22f984 	.word	0x3f22f984
 800cbcc:	0800deb8 	.word	0x0800deb8
 800cbd0:	2e85a300 	.word	0x2e85a300
 800cbd4:	248d3132 	.word	0x248d3132
 800cbd8:	7f7fffff 	.word	0x7f7fffff
 800cbdc:	0800df38 	.word	0x0800df38

0800cbe0 <__ieee754_sqrtf>:
 800cbe0:	4928      	ldr	r1, [pc, #160]	; (800cc84 <__ieee754_sqrtf+0xa4>)
 800cbe2:	0043      	lsls	r3, r0, #1
 800cbe4:	b570      	push	{r4, r5, r6, lr}
 800cbe6:	0002      	movs	r2, r0
 800cbe8:	1c04      	adds	r4, r0, #0
 800cbea:	085b      	lsrs	r3, r3, #1
 800cbec:	428b      	cmp	r3, r1
 800cbee:	d909      	bls.n	800cc04 <__ieee754_sqrtf+0x24>
 800cbf0:	1c01      	adds	r1, r0, #0
 800cbf2:	f7f3 ff4f 	bl	8000a94 <__aeabi_fmul>
 800cbf6:	1c01      	adds	r1, r0, #0
 800cbf8:	1c20      	adds	r0, r4, #0
 800cbfa:	f7f3 fbc9 	bl	8000390 <__aeabi_fadd>
 800cbfe:	1c04      	adds	r4, r0, #0
 800cc00:	1c20      	adds	r0, r4, #0
 800cc02:	bd70      	pop	{r4, r5, r6, pc}
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d0fb      	beq.n	800cc00 <__ieee754_sqrtf+0x20>
 800cc08:	2800      	cmp	r0, #0
 800cc0a:	da06      	bge.n	800cc1a <__ieee754_sqrtf+0x3a>
 800cc0c:	1c01      	adds	r1, r0, #0
 800cc0e:	f7f4 f861 	bl	8000cd4 <__aeabi_fsub>
 800cc12:	1c01      	adds	r1, r0, #0
 800cc14:	f7f3 fd4e 	bl	80006b4 <__aeabi_fdiv>
 800cc18:	e7f1      	b.n	800cbfe <__ieee754_sqrtf+0x1e>
 800cc1a:	491b      	ldr	r1, [pc, #108]	; (800cc88 <__ieee754_sqrtf+0xa8>)
 800cc1c:	15c4      	asrs	r4, r0, #23
 800cc1e:	428b      	cmp	r3, r1
 800cc20:	d805      	bhi.n	800cc2e <__ieee754_sqrtf+0x4e>
 800cc22:	2300      	movs	r3, #0
 800cc24:	3101      	adds	r1, #1
 800cc26:	420a      	tst	r2, r1
 800cc28:	d028      	beq.n	800cc7c <__ieee754_sqrtf+0x9c>
 800cc2a:	3b01      	subs	r3, #1
 800cc2c:	1ae4      	subs	r4, r4, r3
 800cc2e:	0252      	lsls	r2, r2, #9
 800cc30:	0a53      	lsrs	r3, r2, #9
 800cc32:	2280      	movs	r2, #128	; 0x80
 800cc34:	3c7f      	subs	r4, #127	; 0x7f
 800cc36:	0412      	lsls	r2, r2, #16
 800cc38:	431a      	orrs	r2, r3
 800cc3a:	07e3      	lsls	r3, r4, #31
 800cc3c:	d500      	bpl.n	800cc40 <__ieee754_sqrtf+0x60>
 800cc3e:	0052      	lsls	r2, r2, #1
 800cc40:	2300      	movs	r3, #0
 800cc42:	2180      	movs	r1, #128	; 0x80
 800cc44:	2019      	movs	r0, #25
 800cc46:	001e      	movs	r6, r3
 800cc48:	1064      	asrs	r4, r4, #1
 800cc4a:	0052      	lsls	r2, r2, #1
 800cc4c:	0449      	lsls	r1, r1, #17
 800cc4e:	1875      	adds	r5, r6, r1
 800cc50:	4295      	cmp	r5, r2
 800cc52:	dc02      	bgt.n	800cc5a <__ieee754_sqrtf+0x7a>
 800cc54:	186e      	adds	r6, r5, r1
 800cc56:	1b52      	subs	r2, r2, r5
 800cc58:	185b      	adds	r3, r3, r1
 800cc5a:	3801      	subs	r0, #1
 800cc5c:	0052      	lsls	r2, r2, #1
 800cc5e:	0849      	lsrs	r1, r1, #1
 800cc60:	2800      	cmp	r0, #0
 800cc62:	d1f4      	bne.n	800cc4e <__ieee754_sqrtf+0x6e>
 800cc64:	2a00      	cmp	r2, #0
 800cc66:	d002      	beq.n	800cc6e <__ieee754_sqrtf+0x8e>
 800cc68:	2201      	movs	r2, #1
 800cc6a:	3301      	adds	r3, #1
 800cc6c:	4393      	bics	r3, r2
 800cc6e:	22fc      	movs	r2, #252	; 0xfc
 800cc70:	105b      	asrs	r3, r3, #1
 800cc72:	0592      	lsls	r2, r2, #22
 800cc74:	189b      	adds	r3, r3, r2
 800cc76:	05e4      	lsls	r4, r4, #23
 800cc78:	18e4      	adds	r4, r4, r3
 800cc7a:	e7c1      	b.n	800cc00 <__ieee754_sqrtf+0x20>
 800cc7c:	0052      	lsls	r2, r2, #1
 800cc7e:	3301      	adds	r3, #1
 800cc80:	e7d1      	b.n	800cc26 <__ieee754_sqrtf+0x46>
 800cc82:	46c0      	nop			; (mov r8, r8)
 800cc84:	7f7fffff 	.word	0x7f7fffff
 800cc88:	007fffff 	.word	0x007fffff

0800cc8c <__kernel_cosf>:
 800cc8c:	4b40      	ldr	r3, [pc, #256]	; (800cd90 <__kernel_cosf+0x104>)
 800cc8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc90:	0045      	lsls	r5, r0, #1
 800cc92:	1c06      	adds	r6, r0, #0
 800cc94:	1c0f      	adds	r7, r1, #0
 800cc96:	086d      	lsrs	r5, r5, #1
 800cc98:	429d      	cmp	r5, r3
 800cc9a:	dc04      	bgt.n	800cca6 <__kernel_cosf+0x1a>
 800cc9c:	f7f4 f9ce 	bl	800103c <__aeabi_f2iz>
 800cca0:	2800      	cmp	r0, #0
 800cca2:	d100      	bne.n	800cca6 <__kernel_cosf+0x1a>
 800cca4:	e071      	b.n	800cd8a <__kernel_cosf+0xfe>
 800cca6:	1c31      	adds	r1, r6, #0
 800cca8:	1c30      	adds	r0, r6, #0
 800ccaa:	f7f3 fef3 	bl	8000a94 <__aeabi_fmul>
 800ccae:	4939      	ldr	r1, [pc, #228]	; (800cd94 <__kernel_cosf+0x108>)
 800ccb0:	1c04      	adds	r4, r0, #0
 800ccb2:	f7f3 feef 	bl	8000a94 <__aeabi_fmul>
 800ccb6:	4938      	ldr	r1, [pc, #224]	; (800cd98 <__kernel_cosf+0x10c>)
 800ccb8:	f7f3 fb6a 	bl	8000390 <__aeabi_fadd>
 800ccbc:	1c21      	adds	r1, r4, #0
 800ccbe:	f7f3 fee9 	bl	8000a94 <__aeabi_fmul>
 800ccc2:	4936      	ldr	r1, [pc, #216]	; (800cd9c <__kernel_cosf+0x110>)
 800ccc4:	f7f4 f806 	bl	8000cd4 <__aeabi_fsub>
 800ccc8:	1c21      	adds	r1, r4, #0
 800ccca:	f7f3 fee3 	bl	8000a94 <__aeabi_fmul>
 800ccce:	4934      	ldr	r1, [pc, #208]	; (800cda0 <__kernel_cosf+0x114>)
 800ccd0:	f7f3 fb5e 	bl	8000390 <__aeabi_fadd>
 800ccd4:	1c21      	adds	r1, r4, #0
 800ccd6:	f7f3 fedd 	bl	8000a94 <__aeabi_fmul>
 800ccda:	4932      	ldr	r1, [pc, #200]	; (800cda4 <__kernel_cosf+0x118>)
 800ccdc:	f7f3 fffa 	bl	8000cd4 <__aeabi_fsub>
 800cce0:	1c21      	adds	r1, r4, #0
 800cce2:	f7f3 fed7 	bl	8000a94 <__aeabi_fmul>
 800cce6:	4930      	ldr	r1, [pc, #192]	; (800cda8 <__kernel_cosf+0x11c>)
 800cce8:	f7f3 fb52 	bl	8000390 <__aeabi_fadd>
 800ccec:	1c21      	adds	r1, r4, #0
 800ccee:	f7f3 fed1 	bl	8000a94 <__aeabi_fmul>
 800ccf2:	4b2e      	ldr	r3, [pc, #184]	; (800cdac <__kernel_cosf+0x120>)
 800ccf4:	9000      	str	r0, [sp, #0]
 800ccf6:	429d      	cmp	r5, r3
 800ccf8:	dc1c      	bgt.n	800cd34 <__kernel_cosf+0xa8>
 800ccfa:	21fc      	movs	r1, #252	; 0xfc
 800ccfc:	1c20      	adds	r0, r4, #0
 800ccfe:	0589      	lsls	r1, r1, #22
 800cd00:	f7f3 fec8 	bl	8000a94 <__aeabi_fmul>
 800cd04:	9900      	ldr	r1, [sp, #0]
 800cd06:	1c05      	adds	r5, r0, #0
 800cd08:	1c20      	adds	r0, r4, #0
 800cd0a:	f7f3 fec3 	bl	8000a94 <__aeabi_fmul>
 800cd0e:	1c39      	adds	r1, r7, #0
 800cd10:	1c04      	adds	r4, r0, #0
 800cd12:	1c30      	adds	r0, r6, #0
 800cd14:	f7f3 febe 	bl	8000a94 <__aeabi_fmul>
 800cd18:	1c01      	adds	r1, r0, #0
 800cd1a:	1c20      	adds	r0, r4, #0
 800cd1c:	f7f3 ffda 	bl	8000cd4 <__aeabi_fsub>
 800cd20:	1c01      	adds	r1, r0, #0
 800cd22:	1c28      	adds	r0, r5, #0
 800cd24:	f7f3 ffd6 	bl	8000cd4 <__aeabi_fsub>
 800cd28:	1c01      	adds	r1, r0, #0
 800cd2a:	20fe      	movs	r0, #254	; 0xfe
 800cd2c:	0580      	lsls	r0, r0, #22
 800cd2e:	f7f3 ffd1 	bl	8000cd4 <__aeabi_fsub>
 800cd32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cd34:	4b1e      	ldr	r3, [pc, #120]	; (800cdb0 <__kernel_cosf+0x124>)
 800cd36:	429d      	cmp	r5, r3
 800cd38:	dc25      	bgt.n	800cd86 <__kernel_cosf+0xfa>
 800cd3a:	23ff      	movs	r3, #255	; 0xff
 800cd3c:	061b      	lsls	r3, r3, #24
 800cd3e:	18ed      	adds	r5, r5, r3
 800cd40:	20fe      	movs	r0, #254	; 0xfe
 800cd42:	1c29      	adds	r1, r5, #0
 800cd44:	0580      	lsls	r0, r0, #22
 800cd46:	f7f3 ffc5 	bl	8000cd4 <__aeabi_fsub>
 800cd4a:	21fc      	movs	r1, #252	; 0xfc
 800cd4c:	9001      	str	r0, [sp, #4]
 800cd4e:	0589      	lsls	r1, r1, #22
 800cd50:	1c20      	adds	r0, r4, #0
 800cd52:	f7f3 fe9f 	bl	8000a94 <__aeabi_fmul>
 800cd56:	1c29      	adds	r1, r5, #0
 800cd58:	f7f3 ffbc 	bl	8000cd4 <__aeabi_fsub>
 800cd5c:	9900      	ldr	r1, [sp, #0]
 800cd5e:	1c05      	adds	r5, r0, #0
 800cd60:	1c20      	adds	r0, r4, #0
 800cd62:	f7f3 fe97 	bl	8000a94 <__aeabi_fmul>
 800cd66:	1c39      	adds	r1, r7, #0
 800cd68:	1c04      	adds	r4, r0, #0
 800cd6a:	1c30      	adds	r0, r6, #0
 800cd6c:	f7f3 fe92 	bl	8000a94 <__aeabi_fmul>
 800cd70:	1c01      	adds	r1, r0, #0
 800cd72:	1c20      	adds	r0, r4, #0
 800cd74:	f7f3 ffae 	bl	8000cd4 <__aeabi_fsub>
 800cd78:	1c01      	adds	r1, r0, #0
 800cd7a:	1c28      	adds	r0, r5, #0
 800cd7c:	f7f3 ffaa 	bl	8000cd4 <__aeabi_fsub>
 800cd80:	1c01      	adds	r1, r0, #0
 800cd82:	9801      	ldr	r0, [sp, #4]
 800cd84:	e7d3      	b.n	800cd2e <__kernel_cosf+0xa2>
 800cd86:	4d0b      	ldr	r5, [pc, #44]	; (800cdb4 <__kernel_cosf+0x128>)
 800cd88:	e7da      	b.n	800cd40 <__kernel_cosf+0xb4>
 800cd8a:	20fe      	movs	r0, #254	; 0xfe
 800cd8c:	0580      	lsls	r0, r0, #22
 800cd8e:	e7d0      	b.n	800cd32 <__kernel_cosf+0xa6>
 800cd90:	31ffffff 	.word	0x31ffffff
 800cd94:	ad47d74e 	.word	0xad47d74e
 800cd98:	310f74f6 	.word	0x310f74f6
 800cd9c:	3493f27c 	.word	0x3493f27c
 800cda0:	37d00d01 	.word	0x37d00d01
 800cda4:	3ab60b61 	.word	0x3ab60b61
 800cda8:	3d2aaaab 	.word	0x3d2aaaab
 800cdac:	3e999999 	.word	0x3e999999
 800cdb0:	3f480000 	.word	0x3f480000
 800cdb4:	3e900000 	.word	0x3e900000

0800cdb8 <__kernel_rem_pio2f>:
 800cdb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdba:	b0dd      	sub	sp, #372	; 0x174
 800cdbc:	9305      	str	r3, [sp, #20]
 800cdbe:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800cdc0:	9102      	str	r1, [sp, #8]
 800cdc2:	0099      	lsls	r1, r3, #2
 800cdc4:	4bd3      	ldr	r3, [pc, #844]	; (800d114 <__kernel_rem_pio2f+0x35c>)
 800cdc6:	2500      	movs	r5, #0
 800cdc8:	58cb      	ldr	r3, [r1, r3]
 800cdca:	2107      	movs	r1, #7
 800cdcc:	9304      	str	r3, [sp, #16]
 800cdce:	9b05      	ldr	r3, [sp, #20]
 800cdd0:	9007      	str	r0, [sp, #28]
 800cdd2:	3b01      	subs	r3, #1
 800cdd4:	9306      	str	r3, [sp, #24]
 800cdd6:	1ed3      	subs	r3, r2, #3
 800cdd8:	17dc      	asrs	r4, r3, #31
 800cdda:	400c      	ands	r4, r1
 800cddc:	18e4      	adds	r4, r4, r3
 800cdde:	10e4      	asrs	r4, r4, #3
 800cde0:	43e3      	mvns	r3, r4
 800cde2:	17db      	asrs	r3, r3, #31
 800cde4:	401c      	ands	r4, r3
 800cde6:	1c63      	adds	r3, r4, #1
 800cde8:	00db      	lsls	r3, r3, #3
 800cdea:	1ad3      	subs	r3, r2, r3
 800cdec:	9a06      	ldr	r2, [sp, #24]
 800cdee:	9300      	str	r3, [sp, #0]
 800cdf0:	4694      	mov	ip, r2
 800cdf2:	9b04      	ldr	r3, [sp, #16]
 800cdf4:	1aa6      	subs	r6, r4, r2
 800cdf6:	4463      	add	r3, ip
 800cdf8:	9a63      	ldr	r2, [sp, #396]	; 0x18c
 800cdfa:	9301      	str	r3, [sp, #4]
 800cdfc:	00b3      	lsls	r3, r6, #2
 800cdfe:	18d3      	adds	r3, r2, r3
 800ce00:	9303      	str	r3, [sp, #12]
 800ce02:	af20      	add	r7, sp, #128	; 0x80
 800ce04:	9b01      	ldr	r3, [sp, #4]
 800ce06:	429d      	cmp	r5, r3
 800ce08:	dd0a      	ble.n	800ce20 <__kernel_rem_pio2f+0x68>
 800ce0a:	2500      	movs	r5, #0
 800ce0c:	9b04      	ldr	r3, [sp, #16]
 800ce0e:	429d      	cmp	r5, r3
 800ce10:	dc2e      	bgt.n	800ce70 <__kernel_rem_pio2f+0xb8>
 800ce12:	9b05      	ldr	r3, [sp, #20]
 800ce14:	2700      	movs	r7, #0
 800ce16:	195b      	adds	r3, r3, r5
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	9301      	str	r3, [sp, #4]
 800ce1c:	2600      	movs	r6, #0
 800ce1e:	e01d      	b.n	800ce5c <__kernel_rem_pio2f+0xa4>
 800ce20:	2000      	movs	r0, #0
 800ce22:	42ee      	cmn	r6, r5
 800ce24:	d404      	bmi.n	800ce30 <__kernel_rem_pio2f+0x78>
 800ce26:	9a03      	ldr	r2, [sp, #12]
 800ce28:	00ab      	lsls	r3, r5, #2
 800ce2a:	58d0      	ldr	r0, [r2, r3]
 800ce2c:	f7f4 f926 	bl	800107c <__aeabi_i2f>
 800ce30:	00ab      	lsls	r3, r5, #2
 800ce32:	51d8      	str	r0, [r3, r7]
 800ce34:	3501      	adds	r5, #1
 800ce36:	e7e5      	b.n	800ce04 <__kernel_rem_pio2f+0x4c>
 800ce38:	2050      	movs	r0, #80	; 0x50
 800ce3a:	9b01      	ldr	r3, [sp, #4]
 800ce3c:	9907      	ldr	r1, [sp, #28]
 800ce3e:	00b2      	lsls	r2, r6, #2
 800ce40:	5889      	ldr	r1, [r1, r2]
 800ce42:	1a9b      	subs	r3, r3, r2
 800ce44:	aa0c      	add	r2, sp, #48	; 0x30
 800ce46:	3b04      	subs	r3, #4
 800ce48:	1812      	adds	r2, r2, r0
 800ce4a:	58d0      	ldr	r0, [r2, r3]
 800ce4c:	f7f3 fe22 	bl	8000a94 <__aeabi_fmul>
 800ce50:	1c01      	adds	r1, r0, #0
 800ce52:	1c38      	adds	r0, r7, #0
 800ce54:	f7f3 fa9c 	bl	8000390 <__aeabi_fadd>
 800ce58:	3601      	adds	r6, #1
 800ce5a:	1c07      	adds	r7, r0, #0
 800ce5c:	9b06      	ldr	r3, [sp, #24]
 800ce5e:	429e      	cmp	r6, r3
 800ce60:	ddea      	ble.n	800ce38 <__kernel_rem_pio2f+0x80>
 800ce62:	21f0      	movs	r1, #240	; 0xf0
 800ce64:	aa0c      	add	r2, sp, #48	; 0x30
 800ce66:	00ab      	lsls	r3, r5, #2
 800ce68:	1852      	adds	r2, r2, r1
 800ce6a:	50d7      	str	r7, [r2, r3]
 800ce6c:	3501      	adds	r5, #1
 800ce6e:	e7cd      	b.n	800ce0c <__kernel_rem_pio2f+0x54>
 800ce70:	9b04      	ldr	r3, [sp, #16]
 800ce72:	aa0c      	add	r2, sp, #48	; 0x30
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	189b      	adds	r3, r3, r2
 800ce78:	930a      	str	r3, [sp, #40]	; 0x28
 800ce7a:	9b05      	ldr	r3, [sp, #20]
 800ce7c:	9f04      	ldr	r7, [sp, #16]
 800ce7e:	1ae4      	subs	r4, r4, r3
 800ce80:	00a3      	lsls	r3, r4, #2
 800ce82:	9309      	str	r3, [sp, #36]	; 0x24
 800ce84:	9b05      	ldr	r3, [sp, #20]
 800ce86:	009b      	lsls	r3, r3, #2
 800ce88:	425b      	negs	r3, r3
 800ce8a:	9308      	str	r3, [sp, #32]
 800ce8c:	003e      	movs	r6, r7
 800ce8e:	ad48      	add	r5, sp, #288	; 0x120
 800ce90:	00bb      	lsls	r3, r7, #2
 800ce92:	aa0c      	add	r2, sp, #48	; 0x30
 800ce94:	595c      	ldr	r4, [r3, r5]
 800ce96:	189b      	adds	r3, r3, r2
 800ce98:	9301      	str	r3, [sp, #4]
 800ce9a:	950b      	str	r5, [sp, #44]	; 0x2c
 800ce9c:	2e00      	cmp	r6, #0
 800ce9e:	dc63      	bgt.n	800cf68 <__kernel_rem_pio2f+0x1b0>
 800cea0:	9900      	ldr	r1, [sp, #0]
 800cea2:	1c20      	adds	r0, r4, #0
 800cea4:	f000 fbe2 	bl	800d66c <scalbnf>
 800cea8:	21f8      	movs	r1, #248	; 0xf8
 800ceaa:	0589      	lsls	r1, r1, #22
 800ceac:	1c04      	adds	r4, r0, #0
 800ceae:	f7f3 fdf1 	bl	8000a94 <__aeabi_fmul>
 800ceb2:	f7ff fbbf 	bl	800c634 <floorf>
 800ceb6:	2182      	movs	r1, #130	; 0x82
 800ceb8:	05c9      	lsls	r1, r1, #23
 800ceba:	f7f3 fdeb 	bl	8000a94 <__aeabi_fmul>
 800cebe:	1c01      	adds	r1, r0, #0
 800cec0:	1c20      	adds	r0, r4, #0
 800cec2:	f7f3 ff07 	bl	8000cd4 <__aeabi_fsub>
 800cec6:	1c04      	adds	r4, r0, #0
 800cec8:	f7f4 f8b8 	bl	800103c <__aeabi_f2iz>
 800cecc:	9003      	str	r0, [sp, #12]
 800cece:	f7f4 f8d5 	bl	800107c <__aeabi_i2f>
 800ced2:	1c01      	adds	r1, r0, #0
 800ced4:	1c20      	adds	r0, r4, #0
 800ced6:	f7f3 fefd 	bl	8000cd4 <__aeabi_fsub>
 800ceda:	9b00      	ldr	r3, [sp, #0]
 800cedc:	1c04      	adds	r4, r0, #0
 800cede:	2b00      	cmp	r3, #0
 800cee0:	dd65      	ble.n	800cfae <__kernel_rem_pio2f+0x1f6>
 800cee2:	2108      	movs	r1, #8
 800cee4:	1e7b      	subs	r3, r7, #1
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	aa0c      	add	r2, sp, #48	; 0x30
 800ceea:	589a      	ldr	r2, [r3, r2]
 800ceec:	9800      	ldr	r0, [sp, #0]
 800ceee:	9d03      	ldr	r5, [sp, #12]
 800cef0:	1a09      	subs	r1, r1, r0
 800cef2:	0010      	movs	r0, r2
 800cef4:	4108      	asrs	r0, r1
 800cef6:	182d      	adds	r5, r5, r0
 800cef8:	4088      	lsls	r0, r1
 800cefa:	1a10      	subs	r0, r2, r0
 800cefc:	aa0c      	add	r2, sp, #48	; 0x30
 800cefe:	5098      	str	r0, [r3, r2]
 800cf00:	2307      	movs	r3, #7
 800cf02:	9a00      	ldr	r2, [sp, #0]
 800cf04:	9503      	str	r5, [sp, #12]
 800cf06:	1a9b      	subs	r3, r3, r2
 800cf08:	4118      	asrs	r0, r3
 800cf0a:	9001      	str	r0, [sp, #4]
 800cf0c:	9b01      	ldr	r3, [sp, #4]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	dd5e      	ble.n	800cfd0 <__kernel_rem_pio2f+0x218>
 800cf12:	9b03      	ldr	r3, [sp, #12]
 800cf14:	2200      	movs	r2, #0
 800cf16:	3301      	adds	r3, #1
 800cf18:	9303      	str	r3, [sp, #12]
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	2680      	movs	r6, #128	; 0x80
 800cf1e:	0015      	movs	r5, r2
 800cf20:	469c      	mov	ip, r3
 800cf22:	0076      	lsls	r6, r6, #1
 800cf24:	4297      	cmp	r7, r2
 800cf26:	dd00      	ble.n	800cf2a <__kernel_rem_pio2f+0x172>
 800cf28:	e093      	b.n	800d052 <__kernel_rem_pio2f+0x29a>
 800cf2a:	9b00      	ldr	r3, [sp, #0]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	dd05      	ble.n	800cf3c <__kernel_rem_pio2f+0x184>
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	d100      	bne.n	800cf36 <__kernel_rem_pio2f+0x17e>
 800cf34:	e0a1      	b.n	800d07a <__kernel_rem_pio2f+0x2c2>
 800cf36:	2b02      	cmp	r3, #2
 800cf38:	d100      	bne.n	800cf3c <__kernel_rem_pio2f+0x184>
 800cf3a:	e0a9      	b.n	800d090 <__kernel_rem_pio2f+0x2d8>
 800cf3c:	9b01      	ldr	r3, [sp, #4]
 800cf3e:	2b02      	cmp	r3, #2
 800cf40:	d146      	bne.n	800cfd0 <__kernel_rem_pio2f+0x218>
 800cf42:	20fe      	movs	r0, #254	; 0xfe
 800cf44:	1c21      	adds	r1, r4, #0
 800cf46:	0580      	lsls	r0, r0, #22
 800cf48:	f7f3 fec4 	bl	8000cd4 <__aeabi_fsub>
 800cf4c:	1c04      	adds	r4, r0, #0
 800cf4e:	2d00      	cmp	r5, #0
 800cf50:	d03e      	beq.n	800cfd0 <__kernel_rem_pio2f+0x218>
 800cf52:	20fe      	movs	r0, #254	; 0xfe
 800cf54:	9900      	ldr	r1, [sp, #0]
 800cf56:	0580      	lsls	r0, r0, #22
 800cf58:	f000 fb88 	bl	800d66c <scalbnf>
 800cf5c:	1c01      	adds	r1, r0, #0
 800cf5e:	1c20      	adds	r0, r4, #0
 800cf60:	f7f3 feb8 	bl	8000cd4 <__aeabi_fsub>
 800cf64:	1c04      	adds	r4, r0, #0
 800cf66:	e033      	b.n	800cfd0 <__kernel_rem_pio2f+0x218>
 800cf68:	21ee      	movs	r1, #238	; 0xee
 800cf6a:	1c20      	adds	r0, r4, #0
 800cf6c:	0589      	lsls	r1, r1, #22
 800cf6e:	f7f3 fd91 	bl	8000a94 <__aeabi_fmul>
 800cf72:	f7f4 f863 	bl	800103c <__aeabi_f2iz>
 800cf76:	f7f4 f881 	bl	800107c <__aeabi_i2f>
 800cf7a:	2187      	movs	r1, #135	; 0x87
 800cf7c:	00b3      	lsls	r3, r6, #2
 800cf7e:	425b      	negs	r3, r3
 800cf80:	05c9      	lsls	r1, r1, #23
 800cf82:	9303      	str	r3, [sp, #12]
 800cf84:	1c05      	adds	r5, r0, #0
 800cf86:	f7f3 fd85 	bl	8000a94 <__aeabi_fmul>
 800cf8a:	1c01      	adds	r1, r0, #0
 800cf8c:	1c20      	adds	r0, r4, #0
 800cf8e:	f7f3 fea1 	bl	8000cd4 <__aeabi_fsub>
 800cf92:	f7f4 f853 	bl	800103c <__aeabi_f2iz>
 800cf96:	9b01      	ldr	r3, [sp, #4]
 800cf98:	9a03      	ldr	r2, [sp, #12]
 800cf9a:	3e01      	subs	r6, #1
 800cf9c:	5098      	str	r0, [r3, r2]
 800cf9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cfa0:	00b3      	lsls	r3, r6, #2
 800cfa2:	5899      	ldr	r1, [r3, r2]
 800cfa4:	1c28      	adds	r0, r5, #0
 800cfa6:	f7f3 f9f3 	bl	8000390 <__aeabi_fadd>
 800cfaa:	1c04      	adds	r4, r0, #0
 800cfac:	e776      	b.n	800ce9c <__kernel_rem_pio2f+0xe4>
 800cfae:	9b00      	ldr	r3, [sp, #0]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d106      	bne.n	800cfc2 <__kernel_rem_pio2f+0x20a>
 800cfb4:	1e7b      	subs	r3, r7, #1
 800cfb6:	009b      	lsls	r3, r3, #2
 800cfb8:	aa0c      	add	r2, sp, #48	; 0x30
 800cfba:	5898      	ldr	r0, [r3, r2]
 800cfbc:	1203      	asrs	r3, r0, #8
 800cfbe:	9301      	str	r3, [sp, #4]
 800cfc0:	e7a4      	b.n	800cf0c <__kernel_rem_pio2f+0x154>
 800cfc2:	21fc      	movs	r1, #252	; 0xfc
 800cfc4:	0589      	lsls	r1, r1, #22
 800cfc6:	f7f3 f9a3 	bl	8000310 <__aeabi_fcmpge>
 800cfca:	2800      	cmp	r0, #0
 800cfcc:	d13e      	bne.n	800d04c <__kernel_rem_pio2f+0x294>
 800cfce:	9001      	str	r0, [sp, #4]
 800cfd0:	2100      	movs	r1, #0
 800cfd2:	1c20      	adds	r0, r4, #0
 800cfd4:	f7f3 f978 	bl	80002c8 <__aeabi_fcmpeq>
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	d100      	bne.n	800cfde <__kernel_rem_pio2f+0x226>
 800cfdc:	e09c      	b.n	800d118 <__kernel_rem_pio2f+0x360>
 800cfde:	003b      	movs	r3, r7
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	1e79      	subs	r1, r7, #1
 800cfe4:	9804      	ldr	r0, [sp, #16]
 800cfe6:	3b01      	subs	r3, #1
 800cfe8:	4298      	cmp	r0, r3
 800cfea:	dd58      	ble.n	800d09e <__kernel_rem_pio2f+0x2e6>
 800cfec:	2a00      	cmp	r2, #0
 800cfee:	d16c      	bne.n	800d0ca <__kernel_rem_pio2f+0x312>
 800cff0:	2301      	movs	r3, #1
 800cff2:	009a      	lsls	r2, r3, #2
 800cff4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cff6:	4252      	negs	r2, r2
 800cff8:	588a      	ldr	r2, [r1, r2]
 800cffa:	2a00      	cmp	r2, #0
 800cffc:	d054      	beq.n	800d0a8 <__kernel_rem_pio2f+0x2f0>
 800cffe:	1c7a      	adds	r2, r7, #1
 800d000:	9201      	str	r2, [sp, #4]
 800d002:	9a05      	ldr	r2, [sp, #20]
 800d004:	19d4      	adds	r4, r2, r7
 800d006:	00a4      	lsls	r4, r4, #2
 800d008:	18ff      	adds	r7, r7, r3
 800d00a:	9b01      	ldr	r3, [sp, #4]
 800d00c:	42bb      	cmp	r3, r7
 800d00e:	dd00      	ble.n	800d012 <__kernel_rem_pio2f+0x25a>
 800d010:	e73c      	b.n	800ce8c <__kernel_rem_pio2f+0xd4>
 800d012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d014:	9a63      	ldr	r2, [sp, #396]	; 0x18c
 800d016:	18e3      	adds	r3, r4, r3
 800d018:	18d3      	adds	r3, r2, r3
 800d01a:	6858      	ldr	r0, [r3, #4]
 800d01c:	f7f4 f82e 	bl	800107c <__aeabi_i2f>
 800d020:	2250      	movs	r2, #80	; 0x50
 800d022:	2500      	movs	r5, #0
 800d024:	2600      	movs	r6, #0
 800d026:	ab0c      	add	r3, sp, #48	; 0x30
 800d028:	189b      	adds	r3, r3, r2
 800d02a:	5118      	str	r0, [r3, r4]
 800d02c:	ab20      	add	r3, sp, #128	; 0x80
 800d02e:	191b      	adds	r3, r3, r4
 800d030:	9303      	str	r3, [sp, #12]
 800d032:	9b06      	ldr	r3, [sp, #24]
 800d034:	429d      	cmp	r5, r3
 800d036:	dd39      	ble.n	800d0ac <__kernel_rem_pio2f+0x2f4>
 800d038:	9b08      	ldr	r3, [sp, #32]
 800d03a:	aa48      	add	r2, sp, #288	; 0x120
 800d03c:	18e3      	adds	r3, r4, r3
 800d03e:	18d3      	adds	r3, r2, r3
 800d040:	605e      	str	r6, [r3, #4]
 800d042:	9b01      	ldr	r3, [sp, #4]
 800d044:	3404      	adds	r4, #4
 800d046:	3301      	adds	r3, #1
 800d048:	9301      	str	r3, [sp, #4]
 800d04a:	e7de      	b.n	800d00a <__kernel_rem_pio2f+0x252>
 800d04c:	2302      	movs	r3, #2
 800d04e:	9301      	str	r3, [sp, #4]
 800d050:	e75f      	b.n	800cf12 <__kernel_rem_pio2f+0x15a>
 800d052:	0091      	lsls	r1, r2, #2
 800d054:	ab0c      	add	r3, sp, #48	; 0x30
 800d056:	58cb      	ldr	r3, [r1, r3]
 800d058:	2d00      	cmp	r5, #0
 800d05a:	d108      	bne.n	800d06e <__kernel_rem_pio2f+0x2b6>
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d003      	beq.n	800d068 <__kernel_rem_pio2f+0x2b0>
 800d060:	1af3      	subs	r3, r6, r3
 800d062:	ad0c      	add	r5, sp, #48	; 0x30
 800d064:	514b      	str	r3, [r1, r5]
 800d066:	4663      	mov	r3, ip
 800d068:	3201      	adds	r2, #1
 800d06a:	001d      	movs	r5, r3
 800d06c:	e75a      	b.n	800cf24 <__kernel_rem_pio2f+0x16c>
 800d06e:	20ff      	movs	r0, #255	; 0xff
 800d070:	1ac3      	subs	r3, r0, r3
 800d072:	a80c      	add	r0, sp, #48	; 0x30
 800d074:	500b      	str	r3, [r1, r0]
 800d076:	002b      	movs	r3, r5
 800d078:	e7f6      	b.n	800d068 <__kernel_rem_pio2f+0x2b0>
 800d07a:	1e7b      	subs	r3, r7, #1
 800d07c:	009b      	lsls	r3, r3, #2
 800d07e:	aa0c      	add	r2, sp, #48	; 0x30
 800d080:	589a      	ldr	r2, [r3, r2]
 800d082:	920b      	str	r2, [sp, #44]	; 0x2c
 800d084:	227f      	movs	r2, #127	; 0x7f
 800d086:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d088:	400a      	ands	r2, r1
 800d08a:	a90c      	add	r1, sp, #48	; 0x30
 800d08c:	505a      	str	r2, [r3, r1]
 800d08e:	e755      	b.n	800cf3c <__kernel_rem_pio2f+0x184>
 800d090:	1e7b      	subs	r3, r7, #1
 800d092:	009b      	lsls	r3, r3, #2
 800d094:	aa0c      	add	r2, sp, #48	; 0x30
 800d096:	589a      	ldr	r2, [r3, r2]
 800d098:	920b      	str	r2, [sp, #44]	; 0x2c
 800d09a:	223f      	movs	r2, #63	; 0x3f
 800d09c:	e7f3      	b.n	800d086 <__kernel_rem_pio2f+0x2ce>
 800d09e:	0098      	lsls	r0, r3, #2
 800d0a0:	ac0c      	add	r4, sp, #48	; 0x30
 800d0a2:	5900      	ldr	r0, [r0, r4]
 800d0a4:	4302      	orrs	r2, r0
 800d0a6:	e79d      	b.n	800cfe4 <__kernel_rem_pio2f+0x22c>
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	e7a2      	b.n	800cff2 <__kernel_rem_pio2f+0x23a>
 800d0ac:	9907      	ldr	r1, [sp, #28]
 800d0ae:	00ab      	lsls	r3, r5, #2
 800d0b0:	425a      	negs	r2, r3
 800d0b2:	58c9      	ldr	r1, [r1, r3]
 800d0b4:	9b03      	ldr	r3, [sp, #12]
 800d0b6:	3501      	adds	r5, #1
 800d0b8:	5898      	ldr	r0, [r3, r2]
 800d0ba:	f7f3 fceb 	bl	8000a94 <__aeabi_fmul>
 800d0be:	1c01      	adds	r1, r0, #0
 800d0c0:	1c30      	adds	r0, r6, #0
 800d0c2:	f7f3 f965 	bl	8000390 <__aeabi_fadd>
 800d0c6:	1c06      	adds	r6, r0, #0
 800d0c8:	e7b3      	b.n	800d032 <__kernel_rem_pio2f+0x27a>
 800d0ca:	000f      	movs	r7, r1
 800d0cc:	9b00      	ldr	r3, [sp, #0]
 800d0ce:	3b08      	subs	r3, #8
 800d0d0:	9300      	str	r3, [sp, #0]
 800d0d2:	00bb      	lsls	r3, r7, #2
 800d0d4:	aa0c      	add	r2, sp, #48	; 0x30
 800d0d6:	589b      	ldr	r3, [r3, r2]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d015      	beq.n	800d108 <__kernel_rem_pio2f+0x350>
 800d0dc:	20fe      	movs	r0, #254	; 0xfe
 800d0de:	9900      	ldr	r1, [sp, #0]
 800d0e0:	0580      	lsls	r0, r0, #22
 800d0e2:	f000 fac3 	bl	800d66c <scalbnf>
 800d0e6:	00bb      	lsls	r3, r7, #2
 800d0e8:	001c      	movs	r4, r3
 800d0ea:	003d      	movs	r5, r7
 800d0ec:	1c06      	adds	r6, r0, #0
 800d0ee:	9300      	str	r3, [sp, #0]
 800d0f0:	2d00      	cmp	r5, #0
 800d0f2:	da46      	bge.n	800d182 <__kernel_rem_pio2f+0x3ca>
 800d0f4:	2500      	movs	r5, #0
 800d0f6:	1b7b      	subs	r3, r7, r5
 800d0f8:	d46e      	bmi.n	800d1d8 <__kernel_rem_pio2f+0x420>
 800d0fa:	009b      	lsls	r3, r3, #2
 800d0fc:	aa48      	add	r2, sp, #288	; 0x120
 800d0fe:	18d3      	adds	r3, r2, r3
 800d100:	9305      	str	r3, [sp, #20]
 800d102:	2600      	movs	r6, #0
 800d104:	2400      	movs	r4, #0
 800d106:	e05d      	b.n	800d1c4 <__kernel_rem_pio2f+0x40c>
 800d108:	9b00      	ldr	r3, [sp, #0]
 800d10a:	3f01      	subs	r7, #1
 800d10c:	3b08      	subs	r3, #8
 800d10e:	9300      	str	r3, [sp, #0]
 800d110:	e7df      	b.n	800d0d2 <__kernel_rem_pio2f+0x31a>
 800d112:	46c0      	nop			; (mov r8, r8)
 800d114:	0800e27c 	.word	0x0800e27c
 800d118:	9b00      	ldr	r3, [sp, #0]
 800d11a:	1c20      	adds	r0, r4, #0
 800d11c:	4259      	negs	r1, r3
 800d11e:	f000 faa5 	bl	800d66c <scalbnf>
 800d122:	2187      	movs	r1, #135	; 0x87
 800d124:	05c9      	lsls	r1, r1, #23
 800d126:	1c04      	adds	r4, r0, #0
 800d128:	f7f3 f8f2 	bl	8000310 <__aeabi_fcmpge>
 800d12c:	2800      	cmp	r0, #0
 800d12e:	d021      	beq.n	800d174 <__kernel_rem_pio2f+0x3bc>
 800d130:	21ee      	movs	r1, #238	; 0xee
 800d132:	1c20      	adds	r0, r4, #0
 800d134:	0589      	lsls	r1, r1, #22
 800d136:	f7f3 fcad 	bl	8000a94 <__aeabi_fmul>
 800d13a:	f7f3 ff7f 	bl	800103c <__aeabi_f2iz>
 800d13e:	f7f3 ff9d 	bl	800107c <__aeabi_i2f>
 800d142:	2187      	movs	r1, #135	; 0x87
 800d144:	05c9      	lsls	r1, r1, #23
 800d146:	1c05      	adds	r5, r0, #0
 800d148:	f7f3 fca4 	bl	8000a94 <__aeabi_fmul>
 800d14c:	1c01      	adds	r1, r0, #0
 800d14e:	1c20      	adds	r0, r4, #0
 800d150:	f7f3 fdc0 	bl	8000cd4 <__aeabi_fsub>
 800d154:	f7f3 ff72 	bl	800103c <__aeabi_f2iz>
 800d158:	00be      	lsls	r6, r7, #2
 800d15a:	ab0c      	add	r3, sp, #48	; 0x30
 800d15c:	50f0      	str	r0, [r6, r3]
 800d15e:	9b00      	ldr	r3, [sp, #0]
 800d160:	1c28      	adds	r0, r5, #0
 800d162:	3308      	adds	r3, #8
 800d164:	9300      	str	r3, [sp, #0]
 800d166:	f7f3 ff69 	bl	800103c <__aeabi_f2iz>
 800d16a:	3701      	adds	r7, #1
 800d16c:	00bc      	lsls	r4, r7, #2
 800d16e:	ab0c      	add	r3, sp, #48	; 0x30
 800d170:	50e0      	str	r0, [r4, r3]
 800d172:	e7b3      	b.n	800d0dc <__kernel_rem_pio2f+0x324>
 800d174:	1c20      	adds	r0, r4, #0
 800d176:	f7f3 ff61 	bl	800103c <__aeabi_f2iz>
 800d17a:	00bd      	lsls	r5, r7, #2
 800d17c:	ab0c      	add	r3, sp, #48	; 0x30
 800d17e:	50e8      	str	r0, [r5, r3]
 800d180:	e7ac      	b.n	800d0dc <__kernel_rem_pio2f+0x324>
 800d182:	ab0c      	add	r3, sp, #48	; 0x30
 800d184:	58e0      	ldr	r0, [r4, r3]
 800d186:	f7f3 ff79 	bl	800107c <__aeabi_i2f>
 800d18a:	1c31      	adds	r1, r6, #0
 800d18c:	f7f3 fc82 	bl	8000a94 <__aeabi_fmul>
 800d190:	22f0      	movs	r2, #240	; 0xf0
 800d192:	21ee      	movs	r1, #238	; 0xee
 800d194:	ab0c      	add	r3, sp, #48	; 0x30
 800d196:	189b      	adds	r3, r3, r2
 800d198:	5118      	str	r0, [r3, r4]
 800d19a:	0589      	lsls	r1, r1, #22
 800d19c:	1c30      	adds	r0, r6, #0
 800d19e:	f7f3 fc79 	bl	8000a94 <__aeabi_fmul>
 800d1a2:	3d01      	subs	r5, #1
 800d1a4:	1c06      	adds	r6, r0, #0
 800d1a6:	3c04      	subs	r4, #4
 800d1a8:	e7a2      	b.n	800d0f0 <__kernel_rem_pio2f+0x338>
 800d1aa:	9a05      	ldr	r2, [sp, #20]
 800d1ac:	00a3      	lsls	r3, r4, #2
 800d1ae:	58d1      	ldr	r1, [r2, r3]
 800d1b0:	4a63      	ldr	r2, [pc, #396]	; (800d340 <__kernel_rem_pio2f+0x588>)
 800d1b2:	3401      	adds	r4, #1
 800d1b4:	5898      	ldr	r0, [r3, r2]
 800d1b6:	f7f3 fc6d 	bl	8000a94 <__aeabi_fmul>
 800d1ba:	1c01      	adds	r1, r0, #0
 800d1bc:	1c30      	adds	r0, r6, #0
 800d1be:	f7f3 f8e7 	bl	8000390 <__aeabi_fadd>
 800d1c2:	1c06      	adds	r6, r0, #0
 800d1c4:	9b04      	ldr	r3, [sp, #16]
 800d1c6:	429c      	cmp	r4, r3
 800d1c8:	dc01      	bgt.n	800d1ce <__kernel_rem_pio2f+0x416>
 800d1ca:	42ac      	cmp	r4, r5
 800d1cc:	dded      	ble.n	800d1aa <__kernel_rem_pio2f+0x3f2>
 800d1ce:	00aa      	lsls	r2, r5, #2
 800d1d0:	ab34      	add	r3, sp, #208	; 0xd0
 800d1d2:	50d6      	str	r6, [r2, r3]
 800d1d4:	3501      	adds	r5, #1
 800d1d6:	e78e      	b.n	800d0f6 <__kernel_rem_pio2f+0x33e>
 800d1d8:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800d1da:	2b03      	cmp	r3, #3
 800d1dc:	d82f      	bhi.n	800d23e <__kernel_rem_pio2f+0x486>
 800d1de:	0018      	movs	r0, r3
 800d1e0:	f7f2 ff92 	bl	8000108 <__gnu_thumb1_case_uqi>
 800d1e4:	7b020221 	.word	0x7b020221
 800d1e8:	003c      	movs	r4, r7
 800d1ea:	2000      	movs	r0, #0
 800d1ec:	ad34      	add	r5, sp, #208	; 0xd0
 800d1ee:	2c00      	cmp	r4, #0
 800d1f0:	da31      	bge.n	800d256 <__kernel_rem_pio2f+0x49e>
 800d1f2:	9a01      	ldr	r2, [sp, #4]
 800d1f4:	1c03      	adds	r3, r0, #0
 800d1f6:	2a00      	cmp	r2, #0
 800d1f8:	d002      	beq.n	800d200 <__kernel_rem_pio2f+0x448>
 800d1fa:	2380      	movs	r3, #128	; 0x80
 800d1fc:	061b      	lsls	r3, r3, #24
 800d1fe:	18c3      	adds	r3, r0, r3
 800d200:	9a02      	ldr	r2, [sp, #8]
 800d202:	1c01      	adds	r1, r0, #0
 800d204:	6013      	str	r3, [r2, #0]
 800d206:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800d208:	f7f3 fd64 	bl	8000cd4 <__aeabi_fsub>
 800d20c:	2401      	movs	r4, #1
 800d20e:	ad34      	add	r5, sp, #208	; 0xd0
 800d210:	42a7      	cmp	r7, r4
 800d212:	da26      	bge.n	800d262 <__kernel_rem_pio2f+0x4aa>
 800d214:	9b01      	ldr	r3, [sp, #4]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d002      	beq.n	800d220 <__kernel_rem_pio2f+0x468>
 800d21a:	2380      	movs	r3, #128	; 0x80
 800d21c:	061b      	lsls	r3, r3, #24
 800d21e:	18c0      	adds	r0, r0, r3
 800d220:	9b02      	ldr	r3, [sp, #8]
 800d222:	6058      	str	r0, [r3, #4]
 800d224:	e00b      	b.n	800d23e <__kernel_rem_pio2f+0x486>
 800d226:	2000      	movs	r0, #0
 800d228:	ac34      	add	r4, sp, #208	; 0xd0
 800d22a:	2f00      	cmp	r7, #0
 800d22c:	da0d      	bge.n	800d24a <__kernel_rem_pio2f+0x492>
 800d22e:	9b01      	ldr	r3, [sp, #4]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d002      	beq.n	800d23a <__kernel_rem_pio2f+0x482>
 800d234:	2380      	movs	r3, #128	; 0x80
 800d236:	061b      	lsls	r3, r3, #24
 800d238:	18c0      	adds	r0, r0, r3
 800d23a:	9b02      	ldr	r3, [sp, #8]
 800d23c:	6018      	str	r0, [r3, #0]
 800d23e:	2007      	movs	r0, #7
 800d240:	9b03      	ldr	r3, [sp, #12]
 800d242:	4003      	ands	r3, r0
 800d244:	0018      	movs	r0, r3
 800d246:	b05d      	add	sp, #372	; 0x174
 800d248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d24a:	00bb      	lsls	r3, r7, #2
 800d24c:	5919      	ldr	r1, [r3, r4]
 800d24e:	f7f3 f89f 	bl	8000390 <__aeabi_fadd>
 800d252:	3f01      	subs	r7, #1
 800d254:	e7e9      	b.n	800d22a <__kernel_rem_pio2f+0x472>
 800d256:	00a3      	lsls	r3, r4, #2
 800d258:	5959      	ldr	r1, [r3, r5]
 800d25a:	f7f3 f899 	bl	8000390 <__aeabi_fadd>
 800d25e:	3c01      	subs	r4, #1
 800d260:	e7c5      	b.n	800d1ee <__kernel_rem_pio2f+0x436>
 800d262:	00a3      	lsls	r3, r4, #2
 800d264:	5959      	ldr	r1, [r3, r5]
 800d266:	f7f3 f893 	bl	8000390 <__aeabi_fadd>
 800d26a:	3401      	adds	r4, #1
 800d26c:	e7d0      	b.n	800d210 <__kernel_rem_pio2f+0x458>
 800d26e:	22a0      	movs	r2, #160	; 0xa0
 800d270:	ab0c      	add	r3, sp, #48	; 0x30
 800d272:	189b      	adds	r3, r3, r2
 800d274:	599b      	ldr	r3, [r3, r6]
 800d276:	3d01      	subs	r5, #1
 800d278:	9304      	str	r3, [sp, #16]
 800d27a:	ab34      	add	r3, sp, #208	; 0xd0
 800d27c:	199c      	adds	r4, r3, r6
 800d27e:	6863      	ldr	r3, [r4, #4]
 800d280:	9804      	ldr	r0, [sp, #16]
 800d282:	1c19      	adds	r1, r3, #0
 800d284:	9305      	str	r3, [sp, #20]
 800d286:	f7f3 f883 	bl	8000390 <__aeabi_fadd>
 800d28a:	1c01      	adds	r1, r0, #0
 800d28c:	9006      	str	r0, [sp, #24]
 800d28e:	9804      	ldr	r0, [sp, #16]
 800d290:	f7f3 fd20 	bl	8000cd4 <__aeabi_fsub>
 800d294:	9905      	ldr	r1, [sp, #20]
 800d296:	f7f3 f87b 	bl	8000390 <__aeabi_fadd>
 800d29a:	22a0      	movs	r2, #160	; 0xa0
 800d29c:	ab0c      	add	r3, sp, #48	; 0x30
 800d29e:	189b      	adds	r3, r3, r2
 800d2a0:	9a06      	ldr	r2, [sp, #24]
 800d2a2:	6060      	str	r0, [r4, #4]
 800d2a4:	519a      	str	r2, [r3, r6]
 800d2a6:	3e04      	subs	r6, #4
 800d2a8:	2d00      	cmp	r5, #0
 800d2aa:	dce0      	bgt.n	800d26e <__kernel_rem_pio2f+0x4b6>
 800d2ac:	003d      	movs	r5, r7
 800d2ae:	ac34      	add	r4, sp, #208	; 0xd0
 800d2b0:	9b00      	ldr	r3, [sp, #0]
 800d2b2:	3b04      	subs	r3, #4
 800d2b4:	9300      	str	r3, [sp, #0]
 800d2b6:	2d01      	cmp	r5, #1
 800d2b8:	dc12      	bgt.n	800d2e0 <__kernel_rem_pio2f+0x528>
 800d2ba:	2000      	movs	r0, #0
 800d2bc:	2f01      	cmp	r7, #1
 800d2be:	dc28      	bgt.n	800d312 <__kernel_rem_pio2f+0x55a>
 800d2c0:	9b01      	ldr	r3, [sp, #4]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d12b      	bne.n	800d31e <__kernel_rem_pio2f+0x566>
 800d2c6:	9b02      	ldr	r3, [sp, #8]
 800d2c8:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800d2ca:	601a      	str	r2, [r3, #0]
 800d2cc:	6863      	ldr	r3, [r4, #4]
 800d2ce:	9300      	str	r3, [sp, #0]
 800d2d0:	9a00      	ldr	r2, [sp, #0]
 800d2d2:	9b02      	ldr	r3, [sp, #8]
 800d2d4:	605a      	str	r2, [r3, #4]
 800d2d6:	6098      	str	r0, [r3, #8]
 800d2d8:	e7b1      	b.n	800d23e <__kernel_rem_pio2f+0x486>
 800d2da:	9e00      	ldr	r6, [sp, #0]
 800d2dc:	003d      	movs	r5, r7
 800d2de:	e7e2      	b.n	800d2a6 <__kernel_rem_pio2f+0x4ee>
 800d2e0:	9b00      	ldr	r3, [sp, #0]
 800d2e2:	3d01      	subs	r5, #1
 800d2e4:	58e3      	ldr	r3, [r4, r3]
 800d2e6:	9304      	str	r3, [sp, #16]
 800d2e8:	9b00      	ldr	r3, [sp, #0]
 800d2ea:	9804      	ldr	r0, [sp, #16]
 800d2ec:	18e6      	adds	r6, r4, r3
 800d2ee:	6873      	ldr	r3, [r6, #4]
 800d2f0:	1c19      	adds	r1, r3, #0
 800d2f2:	9305      	str	r3, [sp, #20]
 800d2f4:	f7f3 f84c 	bl	8000390 <__aeabi_fadd>
 800d2f8:	1c01      	adds	r1, r0, #0
 800d2fa:	9006      	str	r0, [sp, #24]
 800d2fc:	9804      	ldr	r0, [sp, #16]
 800d2fe:	f7f3 fce9 	bl	8000cd4 <__aeabi_fsub>
 800d302:	9905      	ldr	r1, [sp, #20]
 800d304:	f7f3 f844 	bl	8000390 <__aeabi_fadd>
 800d308:	9b00      	ldr	r3, [sp, #0]
 800d30a:	9a06      	ldr	r2, [sp, #24]
 800d30c:	6070      	str	r0, [r6, #4]
 800d30e:	50e2      	str	r2, [r4, r3]
 800d310:	e7ce      	b.n	800d2b0 <__kernel_rem_pio2f+0x4f8>
 800d312:	00bb      	lsls	r3, r7, #2
 800d314:	58e1      	ldr	r1, [r4, r3]
 800d316:	f7f3 f83b 	bl	8000390 <__aeabi_fadd>
 800d31a:	3f01      	subs	r7, #1
 800d31c:	e7ce      	b.n	800d2bc <__kernel_rem_pio2f+0x504>
 800d31e:	2280      	movs	r2, #128	; 0x80
 800d320:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800d322:	0612      	lsls	r2, r2, #24
 800d324:	189b      	adds	r3, r3, r2
 800d326:	9a02      	ldr	r2, [sp, #8]
 800d328:	6013      	str	r3, [r2, #0]
 800d32a:	2280      	movs	r2, #128	; 0x80
 800d32c:	6863      	ldr	r3, [r4, #4]
 800d32e:	0612      	lsls	r2, r2, #24
 800d330:	189b      	adds	r3, r3, r2
 800d332:	9a02      	ldr	r2, [sp, #8]
 800d334:	6053      	str	r3, [r2, #4]
 800d336:	2380      	movs	r3, #128	; 0x80
 800d338:	061b      	lsls	r3, r3, #24
 800d33a:	18c0      	adds	r0, r0, r3
 800d33c:	0013      	movs	r3, r2
 800d33e:	e7ca      	b.n	800d2d6 <__kernel_rem_pio2f+0x51e>
 800d340:	0800e250 	.word	0x0800e250

0800d344 <__kernel_sinf>:
 800d344:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d346:	9201      	str	r2, [sp, #4]
 800d348:	4a32      	ldr	r2, [pc, #200]	; (800d414 <__kernel_sinf+0xd0>)
 800d34a:	0043      	lsls	r3, r0, #1
 800d34c:	1c04      	adds	r4, r0, #0
 800d34e:	9100      	str	r1, [sp, #0]
 800d350:	085b      	lsrs	r3, r3, #1
 800d352:	4293      	cmp	r3, r2
 800d354:	dc03      	bgt.n	800d35e <__kernel_sinf+0x1a>
 800d356:	f7f3 fe71 	bl	800103c <__aeabi_f2iz>
 800d35a:	2800      	cmp	r0, #0
 800d35c:	d035      	beq.n	800d3ca <__kernel_sinf+0x86>
 800d35e:	1c21      	adds	r1, r4, #0
 800d360:	1c20      	adds	r0, r4, #0
 800d362:	f7f3 fb97 	bl	8000a94 <__aeabi_fmul>
 800d366:	1c05      	adds	r5, r0, #0
 800d368:	1c01      	adds	r1, r0, #0
 800d36a:	1c20      	adds	r0, r4, #0
 800d36c:	f7f3 fb92 	bl	8000a94 <__aeabi_fmul>
 800d370:	4929      	ldr	r1, [pc, #164]	; (800d418 <__kernel_sinf+0xd4>)
 800d372:	1c06      	adds	r6, r0, #0
 800d374:	1c28      	adds	r0, r5, #0
 800d376:	f7f3 fb8d 	bl	8000a94 <__aeabi_fmul>
 800d37a:	4928      	ldr	r1, [pc, #160]	; (800d41c <__kernel_sinf+0xd8>)
 800d37c:	f7f3 fcaa 	bl	8000cd4 <__aeabi_fsub>
 800d380:	1c29      	adds	r1, r5, #0
 800d382:	f7f3 fb87 	bl	8000a94 <__aeabi_fmul>
 800d386:	4926      	ldr	r1, [pc, #152]	; (800d420 <__kernel_sinf+0xdc>)
 800d388:	f7f3 f802 	bl	8000390 <__aeabi_fadd>
 800d38c:	1c29      	adds	r1, r5, #0
 800d38e:	f7f3 fb81 	bl	8000a94 <__aeabi_fmul>
 800d392:	4924      	ldr	r1, [pc, #144]	; (800d424 <__kernel_sinf+0xe0>)
 800d394:	f7f3 fc9e 	bl	8000cd4 <__aeabi_fsub>
 800d398:	1c29      	adds	r1, r5, #0
 800d39a:	f7f3 fb7b 	bl	8000a94 <__aeabi_fmul>
 800d39e:	4922      	ldr	r1, [pc, #136]	; (800d428 <__kernel_sinf+0xe4>)
 800d3a0:	f7f2 fff6 	bl	8000390 <__aeabi_fadd>
 800d3a4:	9b01      	ldr	r3, [sp, #4]
 800d3a6:	1c07      	adds	r7, r0, #0
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d110      	bne.n	800d3ce <__kernel_sinf+0x8a>
 800d3ac:	1c01      	adds	r1, r0, #0
 800d3ae:	1c28      	adds	r0, r5, #0
 800d3b0:	f7f3 fb70 	bl	8000a94 <__aeabi_fmul>
 800d3b4:	491d      	ldr	r1, [pc, #116]	; (800d42c <__kernel_sinf+0xe8>)
 800d3b6:	f7f3 fc8d 	bl	8000cd4 <__aeabi_fsub>
 800d3ba:	1c31      	adds	r1, r6, #0
 800d3bc:	f7f3 fb6a 	bl	8000a94 <__aeabi_fmul>
 800d3c0:	1c01      	adds	r1, r0, #0
 800d3c2:	1c20      	adds	r0, r4, #0
 800d3c4:	f7f2 ffe4 	bl	8000390 <__aeabi_fadd>
 800d3c8:	1c04      	adds	r4, r0, #0
 800d3ca:	1c20      	adds	r0, r4, #0
 800d3cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d3ce:	21fc      	movs	r1, #252	; 0xfc
 800d3d0:	9800      	ldr	r0, [sp, #0]
 800d3d2:	0589      	lsls	r1, r1, #22
 800d3d4:	f7f3 fb5e 	bl	8000a94 <__aeabi_fmul>
 800d3d8:	1c39      	adds	r1, r7, #0
 800d3da:	9001      	str	r0, [sp, #4]
 800d3dc:	1c30      	adds	r0, r6, #0
 800d3de:	f7f3 fb59 	bl	8000a94 <__aeabi_fmul>
 800d3e2:	1c01      	adds	r1, r0, #0
 800d3e4:	9801      	ldr	r0, [sp, #4]
 800d3e6:	f7f3 fc75 	bl	8000cd4 <__aeabi_fsub>
 800d3ea:	1c29      	adds	r1, r5, #0
 800d3ec:	f7f3 fb52 	bl	8000a94 <__aeabi_fmul>
 800d3f0:	9900      	ldr	r1, [sp, #0]
 800d3f2:	f7f3 fc6f 	bl	8000cd4 <__aeabi_fsub>
 800d3f6:	490d      	ldr	r1, [pc, #52]	; (800d42c <__kernel_sinf+0xe8>)
 800d3f8:	1c05      	adds	r5, r0, #0
 800d3fa:	1c30      	adds	r0, r6, #0
 800d3fc:	f7f3 fb4a 	bl	8000a94 <__aeabi_fmul>
 800d400:	1c01      	adds	r1, r0, #0
 800d402:	1c28      	adds	r0, r5, #0
 800d404:	f7f2 ffc4 	bl	8000390 <__aeabi_fadd>
 800d408:	1c01      	adds	r1, r0, #0
 800d40a:	1c20      	adds	r0, r4, #0
 800d40c:	f7f3 fc62 	bl	8000cd4 <__aeabi_fsub>
 800d410:	e7da      	b.n	800d3c8 <__kernel_sinf+0x84>
 800d412:	46c0      	nop			; (mov r8, r8)
 800d414:	31ffffff 	.word	0x31ffffff
 800d418:	2f2ec9d3 	.word	0x2f2ec9d3
 800d41c:	32d72f34 	.word	0x32d72f34
 800d420:	3638ef1b 	.word	0x3638ef1b
 800d424:	39500d01 	.word	0x39500d01
 800d428:	3c088889 	.word	0x3c088889
 800d42c:	3e2aaaab 	.word	0x3e2aaaab

0800d430 <matherr>:
 800d430:	2000      	movs	r0, #0
 800d432:	4770      	bx	lr

0800d434 <atanf>:
 800d434:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d436:	4b74      	ldr	r3, [pc, #464]	; (800d608 <atanf+0x1d4>)
 800d438:	0045      	lsls	r5, r0, #1
 800d43a:	1c04      	adds	r4, r0, #0
 800d43c:	9001      	str	r0, [sp, #4]
 800d43e:	086d      	lsrs	r5, r5, #1
 800d440:	429d      	cmp	r5, r3
 800d442:	dd0f      	ble.n	800d464 <atanf+0x30>
 800d444:	23ff      	movs	r3, #255	; 0xff
 800d446:	05db      	lsls	r3, r3, #23
 800d448:	429d      	cmp	r5, r3
 800d44a:	dd04      	ble.n	800d456 <atanf+0x22>
 800d44c:	1c01      	adds	r1, r0, #0
 800d44e:	f7f2 ff9f 	bl	8000390 <__aeabi_fadd>
 800d452:	1c04      	adds	r4, r0, #0
 800d454:	e004      	b.n	800d460 <atanf+0x2c>
 800d456:	9b01      	ldr	r3, [sp, #4]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	dd00      	ble.n	800d45e <atanf+0x2a>
 800d45c:	e0d1      	b.n	800d602 <atanf+0x1ce>
 800d45e:	4c6b      	ldr	r4, [pc, #428]	; (800d60c <atanf+0x1d8>)
 800d460:	1c20      	adds	r0, r4, #0
 800d462:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d464:	4b6a      	ldr	r3, [pc, #424]	; (800d610 <atanf+0x1dc>)
 800d466:	429d      	cmp	r5, r3
 800d468:	dc0e      	bgt.n	800d488 <atanf+0x54>
 800d46a:	4b6a      	ldr	r3, [pc, #424]	; (800d614 <atanf+0x1e0>)
 800d46c:	429d      	cmp	r5, r3
 800d46e:	dc08      	bgt.n	800d482 <atanf+0x4e>
 800d470:	4969      	ldr	r1, [pc, #420]	; (800d618 <atanf+0x1e4>)
 800d472:	f7f2 ff8d 	bl	8000390 <__aeabi_fadd>
 800d476:	21fe      	movs	r1, #254	; 0xfe
 800d478:	0589      	lsls	r1, r1, #22
 800d47a:	f7f2 ff3f 	bl	80002fc <__aeabi_fcmpgt>
 800d47e:	2800      	cmp	r0, #0
 800d480:	d1ee      	bne.n	800d460 <atanf+0x2c>
 800d482:	2501      	movs	r5, #1
 800d484:	426d      	negs	r5, r5
 800d486:	e01b      	b.n	800d4c0 <atanf+0x8c>
 800d488:	f000 f8ec 	bl	800d664 <fabsf>
 800d48c:	4b63      	ldr	r3, [pc, #396]	; (800d61c <atanf+0x1e8>)
 800d48e:	1c04      	adds	r4, r0, #0
 800d490:	429d      	cmp	r5, r3
 800d492:	dc7b      	bgt.n	800d58c <atanf+0x158>
 800d494:	4b62      	ldr	r3, [pc, #392]	; (800d620 <atanf+0x1ec>)
 800d496:	429d      	cmp	r5, r3
 800d498:	dc67      	bgt.n	800d56a <atanf+0x136>
 800d49a:	1c01      	adds	r1, r0, #0
 800d49c:	f7f2 ff78 	bl	8000390 <__aeabi_fadd>
 800d4a0:	21fe      	movs	r1, #254	; 0xfe
 800d4a2:	0589      	lsls	r1, r1, #22
 800d4a4:	f7f3 fc16 	bl	8000cd4 <__aeabi_fsub>
 800d4a8:	2180      	movs	r1, #128	; 0x80
 800d4aa:	1c05      	adds	r5, r0, #0
 800d4ac:	05c9      	lsls	r1, r1, #23
 800d4ae:	1c20      	adds	r0, r4, #0
 800d4b0:	f7f2 ff6e 	bl	8000390 <__aeabi_fadd>
 800d4b4:	1c01      	adds	r1, r0, #0
 800d4b6:	1c28      	adds	r0, r5, #0
 800d4b8:	f7f3 f8fc 	bl	80006b4 <__aeabi_fdiv>
 800d4bc:	2500      	movs	r5, #0
 800d4be:	1c04      	adds	r4, r0, #0
 800d4c0:	1c21      	adds	r1, r4, #0
 800d4c2:	1c20      	adds	r0, r4, #0
 800d4c4:	f7f3 fae6 	bl	8000a94 <__aeabi_fmul>
 800d4c8:	1c01      	adds	r1, r0, #0
 800d4ca:	1c07      	adds	r7, r0, #0
 800d4cc:	f7f3 fae2 	bl	8000a94 <__aeabi_fmul>
 800d4d0:	4954      	ldr	r1, [pc, #336]	; (800d624 <atanf+0x1f0>)
 800d4d2:	1c06      	adds	r6, r0, #0
 800d4d4:	f7f3 fade 	bl	8000a94 <__aeabi_fmul>
 800d4d8:	4953      	ldr	r1, [pc, #332]	; (800d628 <atanf+0x1f4>)
 800d4da:	f7f2 ff59 	bl	8000390 <__aeabi_fadd>
 800d4de:	1c31      	adds	r1, r6, #0
 800d4e0:	f7f3 fad8 	bl	8000a94 <__aeabi_fmul>
 800d4e4:	4951      	ldr	r1, [pc, #324]	; (800d62c <atanf+0x1f8>)
 800d4e6:	f7f2 ff53 	bl	8000390 <__aeabi_fadd>
 800d4ea:	1c31      	adds	r1, r6, #0
 800d4ec:	f7f3 fad2 	bl	8000a94 <__aeabi_fmul>
 800d4f0:	494f      	ldr	r1, [pc, #316]	; (800d630 <atanf+0x1fc>)
 800d4f2:	f7f2 ff4d 	bl	8000390 <__aeabi_fadd>
 800d4f6:	1c31      	adds	r1, r6, #0
 800d4f8:	f7f3 facc 	bl	8000a94 <__aeabi_fmul>
 800d4fc:	494d      	ldr	r1, [pc, #308]	; (800d634 <atanf+0x200>)
 800d4fe:	f7f2 ff47 	bl	8000390 <__aeabi_fadd>
 800d502:	1c31      	adds	r1, r6, #0
 800d504:	f7f3 fac6 	bl	8000a94 <__aeabi_fmul>
 800d508:	494b      	ldr	r1, [pc, #300]	; (800d638 <atanf+0x204>)
 800d50a:	f7f2 ff41 	bl	8000390 <__aeabi_fadd>
 800d50e:	1c39      	adds	r1, r7, #0
 800d510:	f7f3 fac0 	bl	8000a94 <__aeabi_fmul>
 800d514:	4949      	ldr	r1, [pc, #292]	; (800d63c <atanf+0x208>)
 800d516:	1c07      	adds	r7, r0, #0
 800d518:	1c30      	adds	r0, r6, #0
 800d51a:	f7f3 fabb 	bl	8000a94 <__aeabi_fmul>
 800d51e:	4948      	ldr	r1, [pc, #288]	; (800d640 <atanf+0x20c>)
 800d520:	f7f3 fbd8 	bl	8000cd4 <__aeabi_fsub>
 800d524:	1c31      	adds	r1, r6, #0
 800d526:	f7f3 fab5 	bl	8000a94 <__aeabi_fmul>
 800d52a:	4946      	ldr	r1, [pc, #280]	; (800d644 <atanf+0x210>)
 800d52c:	f7f3 fbd2 	bl	8000cd4 <__aeabi_fsub>
 800d530:	1c31      	adds	r1, r6, #0
 800d532:	f7f3 faaf 	bl	8000a94 <__aeabi_fmul>
 800d536:	4944      	ldr	r1, [pc, #272]	; (800d648 <atanf+0x214>)
 800d538:	f7f3 fbcc 	bl	8000cd4 <__aeabi_fsub>
 800d53c:	1c31      	adds	r1, r6, #0
 800d53e:	f7f3 faa9 	bl	8000a94 <__aeabi_fmul>
 800d542:	4942      	ldr	r1, [pc, #264]	; (800d64c <atanf+0x218>)
 800d544:	f7f3 fbc6 	bl	8000cd4 <__aeabi_fsub>
 800d548:	1c31      	adds	r1, r6, #0
 800d54a:	f7f3 faa3 	bl	8000a94 <__aeabi_fmul>
 800d54e:	1c01      	adds	r1, r0, #0
 800d550:	1c6b      	adds	r3, r5, #1
 800d552:	d13a      	bne.n	800d5ca <atanf+0x196>
 800d554:	1c38      	adds	r0, r7, #0
 800d556:	f7f2 ff1b 	bl	8000390 <__aeabi_fadd>
 800d55a:	1c21      	adds	r1, r4, #0
 800d55c:	f7f3 fa9a 	bl	8000a94 <__aeabi_fmul>
 800d560:	1c01      	adds	r1, r0, #0
 800d562:	1c20      	adds	r0, r4, #0
 800d564:	f7f3 fbb6 	bl	8000cd4 <__aeabi_fsub>
 800d568:	e773      	b.n	800d452 <atanf+0x1e>
 800d56a:	21fe      	movs	r1, #254	; 0xfe
 800d56c:	0589      	lsls	r1, r1, #22
 800d56e:	f7f3 fbb1 	bl	8000cd4 <__aeabi_fsub>
 800d572:	21fe      	movs	r1, #254	; 0xfe
 800d574:	1c05      	adds	r5, r0, #0
 800d576:	0589      	lsls	r1, r1, #22
 800d578:	1c20      	adds	r0, r4, #0
 800d57a:	f7f2 ff09 	bl	8000390 <__aeabi_fadd>
 800d57e:	1c01      	adds	r1, r0, #0
 800d580:	1c28      	adds	r0, r5, #0
 800d582:	f7f3 f897 	bl	80006b4 <__aeabi_fdiv>
 800d586:	2501      	movs	r5, #1
 800d588:	1c04      	adds	r4, r0, #0
 800d58a:	e799      	b.n	800d4c0 <atanf+0x8c>
 800d58c:	4b30      	ldr	r3, [pc, #192]	; (800d650 <atanf+0x21c>)
 800d58e:	429d      	cmp	r5, r3
 800d590:	dc14      	bgt.n	800d5bc <atanf+0x188>
 800d592:	21ff      	movs	r1, #255	; 0xff
 800d594:	0589      	lsls	r1, r1, #22
 800d596:	f7f3 fb9d 	bl	8000cd4 <__aeabi_fsub>
 800d59a:	21ff      	movs	r1, #255	; 0xff
 800d59c:	1c05      	adds	r5, r0, #0
 800d59e:	0589      	lsls	r1, r1, #22
 800d5a0:	1c20      	adds	r0, r4, #0
 800d5a2:	f7f3 fa77 	bl	8000a94 <__aeabi_fmul>
 800d5a6:	21fe      	movs	r1, #254	; 0xfe
 800d5a8:	0589      	lsls	r1, r1, #22
 800d5aa:	f7f2 fef1 	bl	8000390 <__aeabi_fadd>
 800d5ae:	1c01      	adds	r1, r0, #0
 800d5b0:	1c28      	adds	r0, r5, #0
 800d5b2:	f7f3 f87f 	bl	80006b4 <__aeabi_fdiv>
 800d5b6:	2502      	movs	r5, #2
 800d5b8:	1c04      	adds	r4, r0, #0
 800d5ba:	e781      	b.n	800d4c0 <atanf+0x8c>
 800d5bc:	1c01      	adds	r1, r0, #0
 800d5be:	4825      	ldr	r0, [pc, #148]	; (800d654 <atanf+0x220>)
 800d5c0:	f7f3 f878 	bl	80006b4 <__aeabi_fdiv>
 800d5c4:	2503      	movs	r5, #3
 800d5c6:	1c04      	adds	r4, r0, #0
 800d5c8:	e77a      	b.n	800d4c0 <atanf+0x8c>
 800d5ca:	1c38      	adds	r0, r7, #0
 800d5cc:	f7f2 fee0 	bl	8000390 <__aeabi_fadd>
 800d5d0:	1c21      	adds	r1, r4, #0
 800d5d2:	f7f3 fa5f 	bl	8000a94 <__aeabi_fmul>
 800d5d6:	4b20      	ldr	r3, [pc, #128]	; (800d658 <atanf+0x224>)
 800d5d8:	00ad      	lsls	r5, r5, #2
 800d5da:	58e9      	ldr	r1, [r5, r3]
 800d5dc:	f7f3 fb7a 	bl	8000cd4 <__aeabi_fsub>
 800d5e0:	1c21      	adds	r1, r4, #0
 800d5e2:	f7f3 fb77 	bl	8000cd4 <__aeabi_fsub>
 800d5e6:	4b1d      	ldr	r3, [pc, #116]	; (800d65c <atanf+0x228>)
 800d5e8:	1c01      	adds	r1, r0, #0
 800d5ea:	58e8      	ldr	r0, [r5, r3]
 800d5ec:	f7f3 fb72 	bl	8000cd4 <__aeabi_fsub>
 800d5f0:	9b01      	ldr	r3, [sp, #4]
 800d5f2:	1c04      	adds	r4, r0, #0
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	db00      	blt.n	800d5fa <atanf+0x1c6>
 800d5f8:	e732      	b.n	800d460 <atanf+0x2c>
 800d5fa:	2380      	movs	r3, #128	; 0x80
 800d5fc:	061b      	lsls	r3, r3, #24
 800d5fe:	18c4      	adds	r4, r0, r3
 800d600:	e72e      	b.n	800d460 <atanf+0x2c>
 800d602:	4c17      	ldr	r4, [pc, #92]	; (800d660 <atanf+0x22c>)
 800d604:	e72c      	b.n	800d460 <atanf+0x2c>
 800d606:	46c0      	nop			; (mov r8, r8)
 800d608:	507fffff 	.word	0x507fffff
 800d60c:	bfc90fdb 	.word	0xbfc90fdb
 800d610:	3edfffff 	.word	0x3edfffff
 800d614:	30ffffff 	.word	0x30ffffff
 800d618:	7149f2ca 	.word	0x7149f2ca
 800d61c:	3f97ffff 	.word	0x3f97ffff
 800d620:	3f2fffff 	.word	0x3f2fffff
 800d624:	3c8569d7 	.word	0x3c8569d7
 800d628:	3d4bda59 	.word	0x3d4bda59
 800d62c:	3d886b35 	.word	0x3d886b35
 800d630:	3dba2e6e 	.word	0x3dba2e6e
 800d634:	3e124925 	.word	0x3e124925
 800d638:	3eaaaaab 	.word	0x3eaaaaab
 800d63c:	bd15a221 	.word	0xbd15a221
 800d640:	3d6ef16b 	.word	0x3d6ef16b
 800d644:	3d9d8795 	.word	0x3d9d8795
 800d648:	3de38e38 	.word	0x3de38e38
 800d64c:	3e4ccccd 	.word	0x3e4ccccd
 800d650:	401bffff 	.word	0x401bffff
 800d654:	bf800000 	.word	0xbf800000
 800d658:	0800e298 	.word	0x0800e298
 800d65c:	0800e288 	.word	0x0800e288
 800d660:	3fc90fdb 	.word	0x3fc90fdb

0800d664 <fabsf>:
 800d664:	0040      	lsls	r0, r0, #1
 800d666:	0840      	lsrs	r0, r0, #1
 800d668:	4770      	bx	lr
	...

0800d66c <scalbnf>:
 800d66c:	0043      	lsls	r3, r0, #1
 800d66e:	b570      	push	{r4, r5, r6, lr}
 800d670:	0002      	movs	r2, r0
 800d672:	000c      	movs	r4, r1
 800d674:	0859      	lsrs	r1, r3, #1
 800d676:	d005      	beq.n	800d684 <scalbnf+0x18>
 800d678:	4d1e      	ldr	r5, [pc, #120]	; (800d6f4 <scalbnf+0x88>)
 800d67a:	42a9      	cmp	r1, r5
 800d67c:	d903      	bls.n	800d686 <scalbnf+0x1a>
 800d67e:	1c01      	adds	r1, r0, #0
 800d680:	f7f2 fe86 	bl	8000390 <__aeabi_fadd>
 800d684:	bd70      	pop	{r4, r5, r6, pc}
 800d686:	4d1c      	ldr	r5, [pc, #112]	; (800d6f8 <scalbnf+0x8c>)
 800d688:	42a9      	cmp	r1, r5
 800d68a:	d815      	bhi.n	800d6b8 <scalbnf+0x4c>
 800d68c:	2198      	movs	r1, #152	; 0x98
 800d68e:	05c9      	lsls	r1, r1, #23
 800d690:	f7f3 fa00 	bl	8000a94 <__aeabi_fmul>
 800d694:	4b19      	ldr	r3, [pc, #100]	; (800d6fc <scalbnf+0x90>)
 800d696:	429c      	cmp	r4, r3
 800d698:	db21      	blt.n	800d6de <scalbnf+0x72>
 800d69a:	0002      	movs	r2, r0
 800d69c:	15c3      	asrs	r3, r0, #23
 800d69e:	b2db      	uxtb	r3, r3
 800d6a0:	3b19      	subs	r3, #25
 800d6a2:	191b      	adds	r3, r3, r4
 800d6a4:	1c01      	adds	r1, r0, #0
 800d6a6:	2bfe      	cmp	r3, #254	; 0xfe
 800d6a8:	dc0f      	bgt.n	800d6ca <scalbnf+0x5e>
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	dd06      	ble.n	800d6bc <scalbnf+0x50>
 800d6ae:	4814      	ldr	r0, [pc, #80]	; (800d700 <scalbnf+0x94>)
 800d6b0:	05db      	lsls	r3, r3, #23
 800d6b2:	4010      	ands	r0, r2
 800d6b4:	4318      	orrs	r0, r3
 800d6b6:	e7e5      	b.n	800d684 <scalbnf+0x18>
 800d6b8:	0e1b      	lsrs	r3, r3, #24
 800d6ba:	e7f2      	b.n	800d6a2 <scalbnf+0x36>
 800d6bc:	0019      	movs	r1, r3
 800d6be:	3116      	adds	r1, #22
 800d6c0:	da0f      	bge.n	800d6e2 <scalbnf+0x76>
 800d6c2:	4b10      	ldr	r3, [pc, #64]	; (800d704 <scalbnf+0x98>)
 800d6c4:	1c01      	adds	r1, r0, #0
 800d6c6:	429c      	cmp	r4, r3
 800d6c8:	dd06      	ble.n	800d6d8 <scalbnf+0x6c>
 800d6ca:	480f      	ldr	r0, [pc, #60]	; (800d708 <scalbnf+0x9c>)
 800d6cc:	f000 f820 	bl	800d710 <copysignf>
 800d6d0:	490d      	ldr	r1, [pc, #52]	; (800d708 <scalbnf+0x9c>)
 800d6d2:	f7f3 f9df 	bl	8000a94 <__aeabi_fmul>
 800d6d6:	e7d5      	b.n	800d684 <scalbnf+0x18>
 800d6d8:	480c      	ldr	r0, [pc, #48]	; (800d70c <scalbnf+0xa0>)
 800d6da:	f000 f819 	bl	800d710 <copysignf>
 800d6de:	490b      	ldr	r1, [pc, #44]	; (800d70c <scalbnf+0xa0>)
 800d6e0:	e7f7      	b.n	800d6d2 <scalbnf+0x66>
 800d6e2:	21cc      	movs	r1, #204	; 0xcc
 800d6e4:	4806      	ldr	r0, [pc, #24]	; (800d700 <scalbnf+0x94>)
 800d6e6:	3319      	adds	r3, #25
 800d6e8:	05db      	lsls	r3, r3, #23
 800d6ea:	4010      	ands	r0, r2
 800d6ec:	4318      	orrs	r0, r3
 800d6ee:	0589      	lsls	r1, r1, #22
 800d6f0:	e7ef      	b.n	800d6d2 <scalbnf+0x66>
 800d6f2:	46c0      	nop			; (mov r8, r8)
 800d6f4:	7f7fffff 	.word	0x7f7fffff
 800d6f8:	007fffff 	.word	0x007fffff
 800d6fc:	ffff3cb0 	.word	0xffff3cb0
 800d700:	807fffff 	.word	0x807fffff
 800d704:	0000c350 	.word	0x0000c350
 800d708:	7149f2ca 	.word	0x7149f2ca
 800d70c:	0da24260 	.word	0x0da24260

0800d710 <copysignf>:
 800d710:	0040      	lsls	r0, r0, #1
 800d712:	0fc9      	lsrs	r1, r1, #31
 800d714:	07c9      	lsls	r1, r1, #31
 800d716:	0840      	lsrs	r0, r0, #1
 800d718:	4308      	orrs	r0, r1
 800d71a:	4770      	bx	lr

0800d71c <__errno>:
 800d71c:	4b01      	ldr	r3, [pc, #4]	; (800d724 <__errno+0x8>)
 800d71e:	6818      	ldr	r0, [r3, #0]
 800d720:	4770      	bx	lr
 800d722:	46c0      	nop			; (mov r8, r8)
 800d724:	20000014 	.word	0x20000014

0800d728 <_init>:
 800d728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d72a:	46c0      	nop			; (mov r8, r8)
 800d72c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d72e:	bc08      	pop	{r3}
 800d730:	469e      	mov	lr, r3
 800d732:	4770      	bx	lr

0800d734 <_fini>:
 800d734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d736:	46c0      	nop			; (mov r8, r8)
 800d738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d73a:	bc08      	pop	{r3}
 800d73c:	469e      	mov	lr, r3
 800d73e:	4770      	bx	lr
