==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 25ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'ws_rsa/solution1/rsaModExp.cpp' ... 
@I [HLS-10] Analyzing design file 'ws_rsa/solution1/montMult.cpp' ... 
@I [HLS-10] Analyzing design file 'ws_rsa/solution1/interleaveModMult.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:02:11 ; elapsed = 00:01:30 . Memory (MB): peak = 326.785 ; gain = 12.586 ; free physical = 17216 ; free virtual = 30055
@I [HLS-111] Finished Linking Time (s): cpu = 00:02:12 ; elapsed = 00:01:31 . Memory (MB): peak = 326.785 ; gain = 12.586 ; free physical = 17208 ; free virtual = 30052
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 327.285 ; gain = 13.086 ; free physical = 17188 ; free virtual = 30036
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] ws_rsa/solution1/rsaModExp.cpp:26: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 455.203 ; gain = 141.004 ; free physical = 17177 ; free virtual = 30027
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 455.203 ; gain = 141.004 ; free physical = 17142 ; free virtual = 29997
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:02:14 ; elapsed = 00:01:33 . Memory (MB): peak = 455.203 ; gain = 141.004 ; free physical = 17128 ; free virtual = 29984
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'rsaModExp' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'interleaveModMult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated clock period (22ns) exceeds the target (target clock period: 25ns, clock uncertainty: 3.12ns, effective delay budget: 21.9ns).
@W [SCHED-21] The critical path consists of the following:
	'icmp' operation ('tmp_4', ws_rsa/solution1/interleaveModMult.cpp:13) (22 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 92.76 seconds; current allocated memory: 114.418 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 114.614 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'montMult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated clock period (21.9ns) exceeds the target (target clock period: 25ns, clock uncertainty: 3.12ns, effective delay budget: 21.9ns).
@W [SCHED-21] The critical path consists of the following:
	'phi' operation ('p_s', ws_rsa/solution1/montMult.cpp:19) with incoming values : ('tmp_5', ws_rsa/solution1/montMult.cpp:19) (0 ns)
	'icmp' operation ('tmp', ws_rsa/solution1/montMult.cpp:25) (21.9 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 114.807 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 114.975 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'rsaModExp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 115.182 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Starting global binding ...
@I [BIND-100] Starting global binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 115.409 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'interleaveModMult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'rsaModExp_add_2052ns_2052ns_2052_4' to 'rsaModExp_add_205bkb' due to the length limit 20
@I [SYN-210] Renamed object name 'rsaModExp_sub_2052ns_2052ns_2052_4' to 'rsaModExp_sub_205cud' due to the length limit 20
@I [RTGEN-100] Generating core module 'rsaModExp_add_205bkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'rsaModExp_sub_205cud': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'interleaveModMult'.
@I [HLS-111]  Elapsed time: 0.07 seconds; current allocated memory: 115.743 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'montMult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'rsaModExp_add_2050ns_2050ns_2050_4' to 'rsaModExp_add_205dEe' due to the length limit 20
@I [SYN-210] Renamed object name 'rsaModExp_sub_2048ns_2048ns_2048_4' to 'rsaModExp_sub_204eOg' due to the length limit 20
@I [RTGEN-100] Generating core module 'rsaModExp_add_205dEe': 2 instance(s).
@I [RTGEN-100] Generating core module 'rsaModExp_sub_204eOg': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'montMult'.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 116.581 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'rsaModExp' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'rsaModExp/M_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'rsaModExp/e_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'rsaModExp/n_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'rsaModExp/out_V' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'rsaModExp' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Bundling port 'return', 'M_V', 'e_V', 'n_V' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Finished creating RTL model for 'rsaModExp'.
@I [HLS-111]  Elapsed time: 0.07 seconds; current allocated memory: 117.471 MB.
@I [RTMG-283] Generating pipelined adder/subtractor : 'rsaModExp_add_205bkb_AddSubnS_0'
@I [RTMG-283] Generating pipelined adder/subtractor : 'rsaModExp_sub_205cud_AddSubnS_1'
@I [RTMG-283] Generating pipelined adder/subtractor : 'rsaModExp_add_205dEe_AddSubnS_2'
@I [RTMG-283] Generating pipelined adder/subtractor : 'rsaModExp_sub_204eOg_AddSubnS_3'
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:02:14 ; elapsed = 00:01:33 . Memory (MB): peak = 455.203 ; gain = 141.004 ; free physical = 17115 ; free virtual = 29977
@I [SYSC-301] Generating SystemC RTL for rsaModExp.
@I [VHDL-304] Generating VHDL RTL for rsaModExp.
@I [VLOG-307] Generating Verilog RTL for rsaModExp.
@I [HLS-112] Total elapsed time: 93.44 seconds; peak allocated memory: 117.471 MB.
