
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v
# synth_design -part xc7z020clg484-3 -top dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 217221 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 245452 ; free virtual = 313456
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:2]
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 245447 ; free virtual = 313451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 245449 ; free virtual = 313452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 245448 ; free virtual = 313452
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.293 ; gain = 86.656 ; free physical = 245414 ; free virtual = 313419
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 5     
	   4 Input     16 Bit       Adders := 3     
	   6 Input     16 Bit       Adders := 22    
	   7 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 198   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 5     
	   4 Input     16 Bit       Adders := 3     
	   6 Input     16 Bit       Adders := 22    
	   7 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 198   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1766.324 ; gain = 290.688 ; free physical = 245222 ; free virtual = 313112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245223 ; free virtual = 313113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245179 ; free virtual = 313069
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245253 ; free virtual = 313143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245250 ; free virtual = 313140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245247 ; free virtual = 313138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245247 ; free virtual = 313137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245241 ; free virtual = 313131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245238 ; free virtual = 313128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                          | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_28_V_read_6_reg_1014_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_29_V_read_6_reg_1006_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_30_V_read31_reg_998_pp0_iter5_reg_reg[15]  | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_31_V_read32_reg_989_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_25_V_read26_reg_1041_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_26_V_read_7_reg_1032_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_27_V_read_7_reg_1023_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_21_V_read22_reg_1077_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_23_V_read24_reg_1059_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_24_V_read25_reg_1050_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_20_V_read21_reg_1086_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_22_V_read23_reg_1068_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_15_V_read16_reg_1129_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_17_V_read_7_reg_1111_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_18_V_read_6_reg_1103_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_19_V_read_6_reg_1095_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_14_V_read15_reg_1138_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_16_V_read_7_reg_1120_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_13_V_read14_reg_1147_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 | data_12_V_read13_reg_1156_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+-----------------------------------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   284|
|2     |LUT1   |     4|
|3     |LUT2   |   130|
|4     |LUT3   |  1027|
|5     |LUT4   |   615|
|6     |LUT5   |   226|
|7     |LUT6   |   493|
|8     |SRL16E |   320|
|9     |FDRE   |  2017|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  5116|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245237 ; free virtual = 313127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1766.328 ; gain = 290.691 ; free physical = 245254 ; free virtual = 313144
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1766.332 ; gain = 290.691 ; free physical = 245263 ; free virtual = 313153
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0' is not ideal for floorplanning, since the cellview 'dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.500 ; gain = 0.000 ; free physical = 245101 ; free virtual = 312992
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1868.500 ; gain = 392.961 ; free physical = 245174 ; free virtual = 313065
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2428.152 ; gain = 559.652 ; free physical = 244735 ; free virtual = 312625
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2428.152 ; gain = 0.000 ; free physical = 244735 ; free virtual = 312625
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.164 ; gain = 0.000 ; free physical = 244724 ; free virtual = 312618
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244320 ; free virtual = 312258

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1992d23cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244320 ; free virtual = 312258

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1992d23cd

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244316 ; free virtual = 312255
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 186193ed7

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244316 ; free virtual = 312255
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d758bcf0

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244317 ; free virtual = 312256
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d758bcf0

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244317 ; free virtual = 312256
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11850b08c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244307 ; free virtual = 312247
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11850b08c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244306 ; free virtual = 312245
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244305 ; free virtual = 312244
Ending Logic Optimization Task | Checksum: 11850b08c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244304 ; free virtual = 312243

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11850b08c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244315 ; free virtual = 312255

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11850b08c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244315 ; free virtual = 312254

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244315 ; free virtual = 312254
Ending Netlist Obfuscation Task | Checksum: 11850b08c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244314 ; free virtual = 312253
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2525.227 ; gain = 0.000 ; free physical = 244312 ; free virtual = 312252
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 11850b08c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2599.332 ; gain = 41.016 ; free physical = 244219 ; free virtual = 312159
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.208 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2606.332 ; gain = 48.016 ; free physical = 244209 ; free virtual = 312152
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2790.504 ; gain = 191.172 ; free physical = 244126 ; free virtual = 312074
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2830.527 ; gain = 40.023 ; free physical = 244158 ; free virtual = 312120
Power optimization passes: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.527 ; gain = 272.211 ; free physical = 244158 ; free virtual = 312120

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244277 ; free virtual = 312240


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2017
Number of SRLs augmented: 0  newly gated: 0 Total: 320
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 11850b08c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244277 ; free virtual = 312239
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 11850b08c
Power optimization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.527 ; gain = 305.301 ; free physical = 244280 ; free virtual = 312242
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27474680 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11850b08c

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312287
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 11850b08c

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312286
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 11850b08c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312285
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 11850b08c

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312285
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11850b08c

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312285

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312285
Ending Netlist Obfuscation Task | Checksum: 11850b08c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312285
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244351 ; free virtual = 312241
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ff5c521a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244351 ; free virtual = 312241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244350 ; free virtual = 312240

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a8a573fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244310 ; free virtual = 312200

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d23b1fb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244262 ; free virtual = 312152

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d23b1fb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244268 ; free virtual = 312158
Phase 1 Placer Initialization | Checksum: d23b1fb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244268 ; free virtual = 312158

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11ac69182

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244227 ; free virtual = 312118

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244119 ; free virtual = 312010

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12ce51cb5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244094 ; free virtual = 311984
Phase 2 Global Placement | Checksum: fe35e011

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244027 ; free virtual = 311917

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fe35e011

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244012 ; free virtual = 311903

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19d67b6d6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243925 ; free virtual = 311816

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 116789fbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243920 ; free virtual = 311811

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b7fc33e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243919 ; free virtual = 311809

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cd53e667

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243888 ; free virtual = 311779

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e5339a39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243883 ; free virtual = 311773

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14478ee4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243882 ; free virtual = 311772
Phase 3 Detail Placement | Checksum: 14478ee4d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243878 ; free virtual = 311768

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c3b38b94

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c3b38b94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243877 ; free virtual = 311767
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.854. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12a019cda

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243873 ; free virtual = 311763
Phase 4.1 Post Commit Optimization | Checksum: 12a019cda

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243866 ; free virtual = 311757

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12a019cda

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243860 ; free virtual = 311750

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12a019cda

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243853 ; free virtual = 311743

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243853 ; free virtual = 311744
Phase 4.4 Final Placement Cleanup | Checksum: e955234d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243853 ; free virtual = 311744
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e955234d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243856 ; free virtual = 311746
Ending Placer Task | Checksum: 88659dcc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243872 ; free virtual = 311762
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243873 ; free virtual = 311763
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243852 ; free virtual = 311743
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243843 ; free virtual = 311734
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 243787 ; free virtual = 311682
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1cc3d496 ConstDB: 0 ShapeSum: 6ba1c936 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_8_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_8_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_8_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_8_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_8_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_8_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_8_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_8_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_8_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_8_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1124505e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245036 ; free virtual = 312915
Post Restoration Checksum: NetGraph: eac70f8c NumContArr: 277df65b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1124505e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245025 ; free virtual = 312905

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1124505e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244995 ; free virtual = 312874

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1124505e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244993 ; free virtual = 312873
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c16ca399

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245006 ; free virtual = 312886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.881  | TNS=0.000  | WHS=-0.019 | THS=-0.019 |

Phase 2 Router Initialization | Checksum: 12fe245da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245040 ; free virtual = 312920

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15b59a647

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245052 ; free virtual = 312932

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.536  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e9300147

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245008 ; free virtual = 312888
Phase 4 Rip-up And Reroute | Checksum: 1e9300147

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245006 ; free virtual = 312886

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e9300147

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245004 ; free virtual = 312884

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e9300147

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245003 ; free virtual = 312883
Phase 5 Delay and Skew Optimization | Checksum: 1e9300147

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245001 ; free virtual = 312881

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b052fc7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245008 ; free virtual = 312888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.536  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b052fc7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245006 ; free virtual = 312886
Phase 6 Post Hold Fix | Checksum: 1b052fc7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245005 ; free virtual = 312885

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.621777 %
  Global Horizontal Routing Utilization  = 0.902975 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17e88e619

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244998 ; free virtual = 312878

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e88e619

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244996 ; free virtual = 312876

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26819b4aa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244998 ; free virtual = 312878

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.536  | TNS=0.000  | WHS=0.084  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26819b4aa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244995 ; free virtual = 312875
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245046 ; free virtual = 312926

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245045 ; free virtual = 312925
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245043 ; free virtual = 312923
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312902
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312902
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2830.527 ; gain = 0.000 ; free physical = 244372 ; free virtual = 312252
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:37:54 2022...
