library ieee;

entity bin_2_bcd is
    port ( 
		Bin : in   std_logic_vector (7 downto 0);
		Cen : out  std_logic_vector (3 downto 0);
		Dec : out  std_logic_vector (3 downto 0);
		Uni : out  std_logic_vector (3 downto 0)
	  );
end bin_2_bcd;

architecture Behavioral of bin_2_bcd is

begin

	process(Bin)
	
		variable Z: std_logic_vector (19 downto 0);
		
		begin
		
		 for i in 0 to 19 loop
			Z(i) := '0';
		 end loop;

		 Z(10 downto 3) := Bin;

		 for i in 0 to 4 loop
			if Z(11 downto 8) > 4 then
				Z(11 downto 8) := Z(11 downto 8) + 3;
			end if;
			 
			if Z(15 downto 12) > 4 then
				Z(15 downto 12) := Z(15 downto 12) + 3;
			end if;
			 
			Z(17 downto 1) := Z(16 downto 0);
		  end  loop; 
		  
		  Cen <= Z(19 downto 16);
		  Dec <= Z(15 downto 12);
		  Uni <= Z(11 downto 8);
	  
	end process;
	
end Behavioral;