INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decorder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado project/Register_Bank/Register_Bank.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado project/Register_Bank/Register_Bank.srcs/sim_1/new/SIM_Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SIM_Register_Bank
