Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Jul 19 17:52:09 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/RXOUTCLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.007       -2.007                      1                  605        0.120        0.000                      0                  593        0.538        0.000                       0                   341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
gtp_clk_p    {0.000 2.083}        4.166           240.038         
rx_clk       {0.000 4.167}        8.333           120.005         
sys_clk      {0.000 5.000}        10.000          100.000         
tx_clk       {0.000 4.167}        8.333           120.005         
write_clk_p  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gtp_clk_p                                                                                                                                                       2.651        0.000                       0                     2  
sys_clk             1.614        0.000                      0                   99        0.123        0.000                      0                   99        4.500        0.000                       0                    48  
tx_clk              1.455        0.000                      0                  346        0.120        0.000                      0                  346        2.619        0.000                       0                   220  
write_clk_p         0.115        0.000                      0                  146        0.172        0.000                      0                  146        0.538        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk       tx_clk              1.998        0.000                      0                    2        3.273        0.000                      0                    1  
write_clk_p   tx_clk              1.428        0.000                      0                    6                                                                        
tx_clk        write_clk_p        -2.007       -2.007                      1                    6        0.526        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gtp_clk_p
  To Clock:  gtp_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtp_clk_p
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.166
Sources:            { gtp_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         4.166       2.651      GTPE2_COMMON_X0Y0  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         4.166       2.947      IBUFDS_GTE2_X0Y0   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 0.729ns (9.098%)  route 7.284ns (90.902%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 13.967 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.123    12.325    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.405    13.967    sys_clk_1_BUFG
    SLICE_X51Y20         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[4]/C
                         clock pessimism              0.321    14.288    
                         clock uncertainty           -0.035    14.253    
    SLICE_X51Y20         FDRE (Setup_fdre_C_R)       -0.314    13.939    gtp_tx_init_ready_timer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 0.729ns (9.098%)  route 7.284ns (90.902%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 13.967 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.123    12.325    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.405    13.967    sys_clk_1_BUFG
    SLICE_X51Y20         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[5]/C
                         clock pessimism              0.321    14.288    
                         clock uncertainty           -0.035    14.253    
    SLICE_X51Y20         FDRE (Setup_fdre_C_R)       -0.314    13.939    gtp_tx_init_ready_timer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 0.729ns (9.098%)  route 7.284ns (90.902%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 13.967 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.123    12.325    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.405    13.967    sys_clk_1_BUFG
    SLICE_X51Y20         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[6]/C
                         clock pessimism              0.321    14.288    
                         clock uncertainty           -0.035    14.253    
    SLICE_X51Y20         FDRE (Setup_fdre_C_R)       -0.314    13.939    gtp_tx_init_ready_timer_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 0.729ns (9.098%)  route 7.284ns (90.902%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 13.967 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.123    12.325    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y20         FDSE                                         r  gtp_tx_init_ready_timer_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.405    13.967    sys_clk_1_BUFG
    SLICE_X51Y20         FDSE                                         r  gtp_tx_init_ready_timer_count_reg[7]/C
                         clock pessimism              0.321    14.288    
                         clock uncertainty           -0.035    14.253    
    SLICE_X51Y20         FDSE (Setup_fdse_C_S)       -0.314    13.939    gtp_tx_init_ready_timer_count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.729ns (9.119%)  route 7.266ns (90.881%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.968 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.105    12.307    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.406    13.968    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[0]/C
                         clock pessimism              0.344    14.312    
                         clock uncertainty           -0.035    14.277    
    SLICE_X51Y19         FDRE (Setup_fdre_C_R)       -0.314    13.963    gtp_tx_init_ready_timer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.729ns (9.119%)  route 7.266ns (90.881%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.968 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.105    12.307    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.406    13.968    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
                         clock pessimism              0.344    14.312    
                         clock uncertainty           -0.035    14.277    
    SLICE_X51Y19         FDRE (Setup_fdre_C_R)       -0.314    13.963    gtp_tx_init_ready_timer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.729ns (9.119%)  route 7.266ns (90.881%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.968 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.105    12.307    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.406    13.968    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[2]/C
                         clock pessimism              0.344    14.312    
                         clock uncertainty           -0.035    14.277    
    SLICE_X51Y19         FDRE (Setup_fdre_C_R)       -0.314    13.963    gtp_tx_init_ready_timer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.729ns (9.119%)  route 7.266ns (90.881%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.968 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.105    12.307    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.406    13.968    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[3]/C
                         clock pessimism              0.344    14.312    
                         clock uncertainty           -0.035    14.277    
    SLICE_X51Y19         FDRE (Setup_fdre_C_R)       -0.314    13.963    gtp_tx_init_ready_timer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 0.729ns (9.186%)  route 7.207ns (90.814%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 13.963 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.046    12.248    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y23         FDSE                                         r  gtp_tx_init_ready_timer_count_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.401    13.963    sys_clk_1_BUFG
    SLICE_X51Y23         FDSE                                         r  gtp_tx_init_ready_timer_count_reg[16]/C
                         clock pessimism              0.321    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X51Y23         FDSE (Setup_fdse_C_S)       -0.314    13.935    gtp_tx_init_ready_timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 gtp_tx_init_ready_timer_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_ready_timer_count_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 0.729ns (9.186%)  route 7.207ns (90.814%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 13.963 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.516     4.312    sys_clk_1_BUFG
    SLICE_X51Y19         FDRE                                         r  gtp_tx_init_ready_timer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.341     4.653 f  gtp_tx_init_ready_timer_count_reg[1]/Q
                         net (fo=2, routed)           0.602     5.256    gtp_tx_init_ready_timer_count_reg[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.097     5.353 r  gtp_tx_init_ready_timer_count[0]_i_11/O
                         net (fo=1, routed)           0.288     5.641    gtp_tx_init_ready_timer_count[0]_i_11_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I0_O)        0.097     5.738 f  gtp_tx_init_ready_timer_count[0]_i_10/O
                         net (fo=1, routed)           0.328     6.066    gtp_tx_init_ready_timer_count[0]_i_10_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.163 f  gtp_tx_init_ready_timer_count[0]_i_4/O
                         net (fo=20, routed)          2.943     9.105    gtp_tx_init_ready_timer_count[0]_i_2_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I1_O)        0.097     9.202 r  gtp_tx_init_ready_timer_count[0]_i_1/O
                         net (fo=18, routed)          3.046    12.248    gtp_tx_init_ready_timer_count[0]_i_1_n_0
    SLICE_X51Y23         FDSE                                         r  gtp_tx_init_ready_timer_count_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000    10.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.737    10.737 r  IBUFG/O
                         net (fo=1, routed)           1.753    12.490    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    12.562 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.401    13.963    sys_clk_1_BUFG
    SLICE_X51Y23         FDSE                                         r  gtp_tx_init_ready_timer_count_reg[17]/C
                         clock pessimism              0.321    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X51Y23         FDSE (Setup_fdse_C_S)       -0.314    13.935    gtp_tx_init_ready_timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  1.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (71.023%)  route 0.058ns (28.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.733     1.767    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl3_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y5         FDRE (Prop_fdre_C_Q)         0.141     1.908 r  xilinxmultiregimpl3_regs0_reg/Q
                         net (fo=1, routed)           0.058     1.966    xilinxmultiregimpl3_regs0
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl3_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.011     2.342    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl3_regs1_reg/C
                         clock pessimism             -0.575     1.767    
    SLICE_X114Y5         FDRE (Hold_fdre_C_D)         0.076     1.843    xilinxmultiregimpl3_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.141ns (70.228%)  route 0.060ns (29.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.733     1.767    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl4_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y5         FDRE (Prop_fdre_C_Q)         0.141     1.908 r  xilinxmultiregimpl4_regs0_reg/Q
                         net (fo=1, routed)           0.060     1.968    xilinxmultiregimpl4_regs0
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl4_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.011     2.342    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl4_regs1_reg/C
                         clock pessimism             -0.575     1.767    
    SLICE_X114Y5         FDRE (Hold_fdre_C_D)         0.078     1.845    xilinxmultiregimpl4_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.368%)  route 0.057ns (28.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.733     1.767    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl2_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y5         FDRE (Prop_fdre_C_Q)         0.141     1.908 r  xilinxmultiregimpl2_regs0_reg/Q
                         net (fo=1, routed)           0.057     1.965    xilinxmultiregimpl2_regs0
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl2_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.011     2.342    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl2_regs1_reg/C
                         clock pessimism             -0.575     1.767    
    SLICE_X114Y5         FDRE (Hold_fdre_C_D)         0.071     1.838    xilinxmultiregimpl2_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl0_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl0_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.724     1.758    sys_clk_1_BUFG
    SLICE_X114Y20        FDRE                                         r  xilinxmultiregimpl0_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y20        FDRE (Prop_fdre_C_Q)         0.141     1.899 r  xilinxmultiregimpl0_regs0_reg/Q
                         net (fo=1, routed)           0.063     1.962    xilinxmultiregimpl0_regs0
    SLICE_X114Y20        FDRE                                         r  xilinxmultiregimpl0_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.000     2.331    sys_clk_1_BUFG
    SLICE_X114Y20        FDRE                                         r  xilinxmultiregimpl0_regs1_reg/C
                         clock pessimism             -0.573     1.758    
    SLICE_X114Y20        FDRE (Hold_fdre_C_D)         0.075     1.833    xilinxmultiregimpl0_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl1_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl1_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.733     1.767    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl1_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y5         FDRE (Prop_fdre_C_Q)         0.141     1.908 r  xilinxmultiregimpl1_regs0_reg/Q
                         net (fo=1, routed)           0.063     1.971    xilinxmultiregimpl1_regs0
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl1_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.011     2.342    sys_clk_1_BUFG
    SLICE_X114Y5         FDRE                                         r  xilinxmultiregimpl1_regs1_reg/C
                         clock pessimism             -0.575     1.767    
    SLICE_X114Y5         FDRE (Hold_fdre_C_D)         0.075     1.842    xilinxmultiregimpl1_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.212ns (65.386%)  route 0.112ns (34.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.724     1.758    sys_clk_1_BUFG
    SLICE_X48Y6          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.164     1.922 r  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.112     2.034    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.048     2.082 r  gtp_tx_init_pll_reset_timer_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.082    gtp_tx_init_pll_reset_timer_count[4]_i_1_n_0
    SLICE_X49Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.002     2.333    sys_clk_1_BUFG
    SLICE_X49Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[4]/C
                         clock pessimism             -0.562     1.771    
    SLICE_X49Y6          FDSE (Hold_fdse_C_D)         0.107     1.878    gtp_tx_init_pll_reset_timer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.062%)  route 0.112ns (34.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.724     1.758    sys_clk_1_BUFG
    SLICE_X48Y6          FDRE                                         r  gtp_tx_init_pll_reset_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.164     1.922 r  gtp_tx_init_pll_reset_timer_count_reg[0]/Q
                         net (fo=7, routed)           0.112     2.034    gtp_tx_init_pll_reset_timer_count_reg[0]
    SLICE_X49Y6          LUT4 (Prop_lut4_I0_O)        0.045     2.079 r  gtp_tx_init_pll_reset_timer_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.079    gtp_tx_init_pll_reset_timer_count[3]_i_1_n_0
    SLICE_X49Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.002     2.333    sys_clk_1_BUFG
    SLICE_X49Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[3]/C
                         clock pessimism             -0.562     1.771    
    SLICE_X49Y6          FDSE (Hold_fdse_C_D)         0.091     1.862    gtp_tx_init_pll_reset_timer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FSM_sequential_gtptxinit_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_gtptxinit_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.797%)  route 0.153ns (45.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.731     1.765    sys_clk_1_BUFG
    SLICE_X114Y11        FDRE                                         r  FSM_sequential_gtptxinit_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y11        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  FSM_sequential_gtptxinit_state_reg[2]/Q
                         net (fo=14, routed)          0.153     2.059    gtptxinit_state_reg[2]
    SLICE_X114Y11        LUT6 (Prop_lut6_I0_O)        0.045     2.104 r  FSM_sequential_gtptxinit_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.104    FSM_sequential_gtptxinit_state[2]_i_1_n_0
    SLICE_X114Y11        FDRE                                         r  FSM_sequential_gtptxinit_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.009     2.340    sys_clk_1_BUFG
    SLICE_X114Y11        FDRE                                         r  FSM_sequential_gtptxinit_state_reg[2]/C
                         clock pessimism             -0.575     1.765    
    SLICE_X114Y11        FDRE (Hold_fdre_C_D)         0.092     1.857    FSM_sequential_gtptxinit_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.461%)  route 0.198ns (51.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.724     1.758    sys_clk_1_BUFG
    SLICE_X49Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDSE (Prop_fdse_C_Q)         0.141     1.899 r  gtp_tx_init_pll_reset_timer_count_reg[3]/Q
                         net (fo=6, routed)           0.198     2.097    gtp_tx_init_pll_reset_timer_count_reg[3]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.045     2.142 r  gtp_tx_init_pll_reset_timer_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.142    gtp_tx_init_pll_reset_timer_count[5]_i_1_n_0
    SLICE_X50Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.002     2.333    sys_clk_1_BUFG
    SLICE_X50Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[5]/C
                         clock pessimism             -0.538     1.795    
    SLICE_X50Y6          FDSE (Hold_fdse_C_D)         0.092     1.887    gtp_tx_init_pll_reset_timer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gtp_tx_init_pll_reset_timer_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_tx_init_pll_reset_timer_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.724     1.758    sys_clk_1_BUFG
    SLICE_X49Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDSE (Prop_fdse_C_Q)         0.141     1.899 r  gtp_tx_init_pll_reset_timer_count_reg[3]/Q
                         net (fo=6, routed)           0.197     2.096    gtp_tx_init_pll_reset_timer_count_reg[3]
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.141 r  gtp_tx_init_pll_reset_timer_count[6]_i_3/O
                         net (fo=1, routed)           0.000     2.141    gtp_tx_init_pll_reset_timer_count[6]_i_3_n_0
    SLICE_X50Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  IBUFG/O
                         net (fo=1, routed)           0.894     1.303    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.332 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.002     2.333    sys_clk_1_BUFG
    SLICE_X50Y6          FDSE                                         r  gtp_tx_init_pll_reset_timer_count_reg[6]/C
                         clock pessimism             -0.538     1.795    
    SLICE_X50Y6          FDSE (Hold_fdse_C_D)         0.091     1.886    gtp_tx_init_pll_reset_timer_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk62_5 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2  sys_clk_1_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X114Y11  FSM_sequential_gtptxinit_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X114Y10  gtp_tx_init_done1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X114Y7   gtp_tx_init_gttxreset0_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   gtp_tx_init_ready_timer_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19   gtp_tx_init_ready_timer_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19   gtp_tx_init_ready_timer_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19   gtp_tx_init_ready_timer_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y20   gtp_tx_init_ready_timer_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y20   gtp_tx_init_ready_timer_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y11  FSM_sequential_gtptxinit_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y10  gtp_tx_init_done1_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y23   gtp_tx_init_ready_timer_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl1_regs0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl1_regs1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl2_regs0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y11  FSM_sequential_gtptxinit_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y11  FSM_sequential_gtptxinit_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    gtp_tx_init_pll_reset_timer_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    gtp_tx_init_pll_reset_timer_count_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   gtp_tx_init_ready_timer_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   gtp_tx_init_ready_timer_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl1_regs0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl1_regs1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl2_regs0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl2_regs1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl3_regs0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl3_regs1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl4_regs0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X114Y5   xilinxmultiregimpl4_regs1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            clockdomainsrenamer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 1.054ns (16.446%)  route 5.355ns (83.554%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 9.744 - 8.333 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.544     1.544    tx_clk
    SLICE_X114Y42        FDRE                                         r  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y42        FDRE (Prop_fdre_C_Q)         0.313     1.857 f  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/Q
                         net (fo=4, routed)           0.621     2.479    gtp_gtprxinit_cdr_stable_timer_count_reg[4]
    SLICE_X114Y42        LUT6 (Prop_lut6_I5_O)        0.215     2.694 f  gtp_gtprxinit_cdr_stable_timer_count[10]_i_4/O
                         net (fo=2, routed)           0.302     2.996    gtp_gtprxinit_cdr_stable_timer_count[10]_i_4_n_0
    SLICE_X115Y42        LUT6 (Prop_lut6_I5_O)        0.097     3.093 r  gtp_gtprxinit_pll_rxusrclk_rst_i_4/O
                         net (fo=1, routed)           1.293     4.385    gtp_gtprxinit_cdr_stable_timer_done
    SLICE_X114Y16        LUT2 (Prop_lut2_I1_O)        0.097     4.482 r  gtp_gtprxinit_pll_rxusrclk_rst_i_3/O
                         net (fo=2, routed)           2.918     7.401    clockdomainsrenamer_next_state0
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.097     7.498 r  clockdomainsrenamer_state[3]_i_8/O
                         net (fo=1, routed)           0.000     7.498    clockdomainsrenamer_state[3]_i_8_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.163     7.661 r  clockdomainsrenamer_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     7.661    clockdomainsrenamer_state_reg[3]_i_5_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I1_O)      0.072     7.733 r  clockdomainsrenamer_state_reg[3]_i_2/O
                         net (fo=4, routed)           0.220     7.953    clockdomainsrenamer_next_state
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.411     9.744    tx_clk
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[0]/C
                         clock pessimism              0.018     9.762    
                         clock uncertainty           -0.061     9.700    
    SLICE_X51Y16         FDRE (Setup_fdre_C_CE)      -0.292     9.408    clockdomainsrenamer_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            clockdomainsrenamer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 1.054ns (16.446%)  route 5.355ns (83.554%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 9.744 - 8.333 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.544     1.544    tx_clk
    SLICE_X114Y42        FDRE                                         r  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y42        FDRE (Prop_fdre_C_Q)         0.313     1.857 f  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/Q
                         net (fo=4, routed)           0.621     2.479    gtp_gtprxinit_cdr_stable_timer_count_reg[4]
    SLICE_X114Y42        LUT6 (Prop_lut6_I5_O)        0.215     2.694 f  gtp_gtprxinit_cdr_stable_timer_count[10]_i_4/O
                         net (fo=2, routed)           0.302     2.996    gtp_gtprxinit_cdr_stable_timer_count[10]_i_4_n_0
    SLICE_X115Y42        LUT6 (Prop_lut6_I5_O)        0.097     3.093 r  gtp_gtprxinit_pll_rxusrclk_rst_i_4/O
                         net (fo=1, routed)           1.293     4.385    gtp_gtprxinit_cdr_stable_timer_done
    SLICE_X114Y16        LUT2 (Prop_lut2_I1_O)        0.097     4.482 r  gtp_gtprxinit_pll_rxusrclk_rst_i_3/O
                         net (fo=2, routed)           2.918     7.401    clockdomainsrenamer_next_state0
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.097     7.498 r  clockdomainsrenamer_state[3]_i_8/O
                         net (fo=1, routed)           0.000     7.498    clockdomainsrenamer_state[3]_i_8_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.163     7.661 r  clockdomainsrenamer_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     7.661    clockdomainsrenamer_state_reg[3]_i_5_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I1_O)      0.072     7.733 r  clockdomainsrenamer_state_reg[3]_i_2/O
                         net (fo=4, routed)           0.220     7.953    clockdomainsrenamer_next_state
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.411     9.744    tx_clk
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[1]/C
                         clock pessimism              0.018     9.762    
                         clock uncertainty           -0.061     9.700    
    SLICE_X51Y16         FDRE (Setup_fdre_C_CE)      -0.292     9.408    clockdomainsrenamer_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            clockdomainsrenamer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 1.054ns (16.446%)  route 5.355ns (83.554%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 9.744 - 8.333 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.544     1.544    tx_clk
    SLICE_X114Y42        FDRE                                         r  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y42        FDRE (Prop_fdre_C_Q)         0.313     1.857 f  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/Q
                         net (fo=4, routed)           0.621     2.479    gtp_gtprxinit_cdr_stable_timer_count_reg[4]
    SLICE_X114Y42        LUT6 (Prop_lut6_I5_O)        0.215     2.694 f  gtp_gtprxinit_cdr_stable_timer_count[10]_i_4/O
                         net (fo=2, routed)           0.302     2.996    gtp_gtprxinit_cdr_stable_timer_count[10]_i_4_n_0
    SLICE_X115Y42        LUT6 (Prop_lut6_I5_O)        0.097     3.093 r  gtp_gtprxinit_pll_rxusrclk_rst_i_4/O
                         net (fo=1, routed)           1.293     4.385    gtp_gtprxinit_cdr_stable_timer_done
    SLICE_X114Y16        LUT2 (Prop_lut2_I1_O)        0.097     4.482 r  gtp_gtprxinit_pll_rxusrclk_rst_i_3/O
                         net (fo=2, routed)           2.918     7.401    clockdomainsrenamer_next_state0
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.097     7.498 r  clockdomainsrenamer_state[3]_i_8/O
                         net (fo=1, routed)           0.000     7.498    clockdomainsrenamer_state[3]_i_8_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.163     7.661 r  clockdomainsrenamer_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     7.661    clockdomainsrenamer_state_reg[3]_i_5_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I1_O)      0.072     7.733 r  clockdomainsrenamer_state_reg[3]_i_2/O
                         net (fo=4, routed)           0.220     7.953    clockdomainsrenamer_next_state
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.411     9.744    tx_clk
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[2]/C
                         clock pessimism              0.018     9.762    
                         clock uncertainty           -0.061     9.700    
    SLICE_X51Y16         FDRE (Setup_fdre_C_CE)      -0.292     9.408    clockdomainsrenamer_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            clockdomainsrenamer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 1.054ns (16.446%)  route 5.355ns (83.554%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 9.744 - 8.333 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.544     1.544    tx_clk
    SLICE_X114Y42        FDRE                                         r  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y42        FDRE (Prop_fdre_C_Q)         0.313     1.857 f  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/Q
                         net (fo=4, routed)           0.621     2.479    gtp_gtprxinit_cdr_stable_timer_count_reg[4]
    SLICE_X114Y42        LUT6 (Prop_lut6_I5_O)        0.215     2.694 f  gtp_gtprxinit_cdr_stable_timer_count[10]_i_4/O
                         net (fo=2, routed)           0.302     2.996    gtp_gtprxinit_cdr_stable_timer_count[10]_i_4_n_0
    SLICE_X115Y42        LUT6 (Prop_lut6_I5_O)        0.097     3.093 r  gtp_gtprxinit_pll_rxusrclk_rst_i_4/O
                         net (fo=1, routed)           1.293     4.385    gtp_gtprxinit_cdr_stable_timer_done
    SLICE_X114Y16        LUT2 (Prop_lut2_I1_O)        0.097     4.482 r  gtp_gtprxinit_pll_rxusrclk_rst_i_3/O
                         net (fo=2, routed)           2.918     7.401    clockdomainsrenamer_next_state0
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.097     7.498 r  clockdomainsrenamer_state[3]_i_8/O
                         net (fo=1, routed)           0.000     7.498    clockdomainsrenamer_state[3]_i_8_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.163     7.661 r  clockdomainsrenamer_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     7.661    clockdomainsrenamer_state_reg[3]_i_5_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I1_O)      0.072     7.733 r  clockdomainsrenamer_state_reg[3]_i_2/O
                         net (fo=4, routed)           0.220     7.953    clockdomainsrenamer_next_state
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.411     9.744    tx_clk
    SLICE_X51Y16         FDRE                                         r  clockdomainsrenamer_state_reg[3]/C
                         clock pessimism              0.018     9.762    
                         clock uncertainty           -0.061     9.700    
    SLICE_X51Y16         FDRE (Setup_fdre_C_CE)      -0.292     9.408    clockdomainsrenamer_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gtp_gtprxinit_pll_rxusrclk_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 0.916ns (14.127%)  route 5.568ns (85.873%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 9.744 - 8.333 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.544     1.544    tx_clk
    SLICE_X114Y42        FDRE                                         r  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y42        FDRE (Prop_fdre_C_Q)         0.313     1.857 f  gtp_gtprxinit_cdr_stable_timer_count_reg[4]/Q
                         net (fo=4, routed)           0.621     2.479    gtp_gtprxinit_cdr_stable_timer_count_reg[4]
    SLICE_X114Y42        LUT6 (Prop_lut6_I5_O)        0.215     2.694 f  gtp_gtprxinit_cdr_stable_timer_count[10]_i_4/O
                         net (fo=2, routed)           0.302     2.996    gtp_gtprxinit_cdr_stable_timer_count[10]_i_4_n_0
    SLICE_X115Y42        LUT6 (Prop_lut6_I5_O)        0.097     3.093 r  gtp_gtprxinit_pll_rxusrclk_rst_i_4/O
                         net (fo=1, routed)           1.293     4.385    gtp_gtprxinit_cdr_stable_timer_done
    SLICE_X114Y16        LUT2 (Prop_lut2_I1_O)        0.097     4.482 r  gtp_gtprxinit_pll_rxusrclk_rst_i_3/O
                         net (fo=2, routed)           3.045     7.527    clockdomainsrenamer_next_state0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.097     7.624 r  gtp_gtprxinit_pll_rxusrclk_rst_i_2/O
                         net (fo=1, routed)           0.307     7.931    gtp_gtprxinit_pll_rxusrclk_rst_i_2_n_0
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.097     8.028 r  gtp_gtprxinit_pll_rxusrclk_rst_i_1/O
                         net (fo=1, routed)           0.000     8.028    gtp_gtprxinit_pll_rxusrclk_rst_i_1_n_0
    SLICE_X50Y15         FDRE                                         r  gtp_gtprxinit_pll_rxusrclk_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.411     9.744    tx_clk
    SLICE_X50Y15         FDRE                                         r  gtp_gtprxinit_pll_rxusrclk_rst_reg/C
                         clock pessimism              0.018     9.762    
                         clock uncertainty           -0.061     9.700    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)        0.030     9.730    gtp_gtprxinit_pll_rxusrclk_rst_reg
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_singleencoder0_code6b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.411ns (48.106%)  route 2.601ns (51.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.749 - 8.333 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.562     1.562    tx_clk
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      1.846     3.408 r  storage_reg/DOPADOP[1]
                         net (fo=10, routed)          0.687     4.095    storage_reg_n_32
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.097     4.192 r  tx_singleencoder0_code4b[3]_i_2/O
                         net (fo=41, routed)          0.747     4.939    tx_stream_controller_ign
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.113     5.052 r  g0_b0__9_i_2/O
                         net (fo=3, routed)           0.423     5.475    tx_k01_out
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.250     5.725 r  g0_b0__9_i_1/O
                         net (fo=5, routed)           0.303     6.029    tx_singleencoder0_code6b1
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  tx_singleencoder0_code6b[3]_i_1/O
                         net (fo=4, routed)           0.440     6.574    tx_singleencoder0_code6b[3]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.416     9.749    tx_clk
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[0]/C
                         clock pessimism              0.072     9.821    
                         clock uncertainty           -0.061     9.760    
    SLICE_X48Y9          FDRE (Setup_fdre_C_R)       -0.515     9.245    tx_singleencoder0_code6b_reg[0]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_singleencoder0_code6b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.411ns (48.106%)  route 2.601ns (51.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.749 - 8.333 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.562     1.562    tx_clk
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      1.846     3.408 r  storage_reg/DOPADOP[1]
                         net (fo=10, routed)          0.687     4.095    storage_reg_n_32
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.097     4.192 r  tx_singleencoder0_code4b[3]_i_2/O
                         net (fo=41, routed)          0.747     4.939    tx_stream_controller_ign
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.113     5.052 r  g0_b0__9_i_2/O
                         net (fo=3, routed)           0.423     5.475    tx_k01_out
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.250     5.725 r  g0_b0__9_i_1/O
                         net (fo=5, routed)           0.303     6.029    tx_singleencoder0_code6b1
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  tx_singleencoder0_code6b[3]_i_1/O
                         net (fo=4, routed)           0.440     6.574    tx_singleencoder0_code6b[3]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.416     9.749    tx_clk
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[1]/C
                         clock pessimism              0.072     9.821    
                         clock uncertainty           -0.061     9.760    
    SLICE_X48Y9          FDRE (Setup_fdre_C_R)       -0.515     9.245    tx_singleencoder0_code6b_reg[1]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_singleencoder0_code6b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.411ns (48.106%)  route 2.601ns (51.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.749 - 8.333 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.562     1.562    tx_clk
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      1.846     3.408 r  storage_reg/DOPADOP[1]
                         net (fo=10, routed)          0.687     4.095    storage_reg_n_32
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.097     4.192 r  tx_singleencoder0_code4b[3]_i_2/O
                         net (fo=41, routed)          0.747     4.939    tx_stream_controller_ign
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.113     5.052 r  g0_b0__9_i_2/O
                         net (fo=3, routed)           0.423     5.475    tx_k01_out
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.250     5.725 r  g0_b0__9_i_1/O
                         net (fo=5, routed)           0.303     6.029    tx_singleencoder0_code6b1
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  tx_singleencoder0_code6b[3]_i_1/O
                         net (fo=4, routed)           0.440     6.574    tx_singleencoder0_code6b[3]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.416     9.749    tx_clk
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[2]/C
                         clock pessimism              0.072     9.821    
                         clock uncertainty           -0.061     9.760    
    SLICE_X48Y9          FDRE (Setup_fdre_C_R)       -0.515     9.245    tx_singleencoder0_code6b_reg[2]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_singleencoder0_code6b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.411ns (48.106%)  route 2.601ns (51.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 9.749 - 8.333 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.562     1.562    tx_clk
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      1.846     3.408 r  storage_reg/DOPADOP[1]
                         net (fo=10, routed)          0.687     4.095    storage_reg_n_32
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.097     4.192 r  tx_singleencoder0_code4b[3]_i_2/O
                         net (fo=41, routed)          0.747     4.939    tx_stream_controller_ign
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.113     5.052 r  g0_b0__9_i_2/O
                         net (fo=3, routed)           0.423     5.475    tx_k01_out
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.250     5.725 r  g0_b0__9_i_1/O
                         net (fo=5, routed)           0.303     6.029    tx_singleencoder0_code6b1
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  tx_singleencoder0_code6b[3]_i_1/O
                         net (fo=4, routed)           0.440     6.574    tx_singleencoder0_code6b[3]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.416     9.749    tx_clk
    SLICE_X48Y9          FDRE                                         r  tx_singleencoder0_code6b_reg[3]/C
                         clock pessimism              0.072     9.821    
                         clock uncertainty           -0.061     9.760    
    SLICE_X48Y9          FDRE (Setup_fdre_C_R)       -0.515     9.245    tx_singleencoder0_code6b_reg[3]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx_singleencoder0_code6b_unbalanced_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (tx_clk rise@8.333ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.403ns (51.244%)  route 2.286ns (48.756%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 9.748 - 8.333 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.562     1.562    tx_clk
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      1.846     3.408 r  storage_reg/DOPADOP[1]
                         net (fo=10, routed)          0.687     4.095    storage_reg_n_32
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.097     4.192 r  tx_singleencoder0_code4b[3]_i_2/O
                         net (fo=41, routed)          0.747     4.939    tx_stream_controller_ign
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.113     5.052 r  g0_b0__9_i_2/O
                         net (fo=3, routed)           0.423     5.475    tx_k01_out
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.250     5.725 r  g0_b0__9_i_1/O
                         net (fo=5, routed)           0.429     6.155    tx_singleencoder0_code6b1
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.097     6.252 r  g0_b0__9/O
                         net (fo=1, routed)           0.000     6.252    g0_b0__9_n_0
    SLICE_X48Y10         FDRE                                         r  tx_singleencoder0_code6b_unbalanced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  BUFG_6/O
                         net (fo=220, routed)         1.415     9.748    tx_clk
    SLICE_X48Y10         FDRE                                         r  tx_singleencoder0_code6b_unbalanced_reg/C
                         clock pessimism              0.072     9.820    
                         clock uncertainty           -0.061     9.759    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.069     9.828    tx_singleencoder0_code6b_unbalanced_reg
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  3.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl13_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.752     0.752    tx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  xilinxmultiregimpl13_regs0_reg[2]/Q
                         net (fo=1, routed)           0.055     0.948    xilinxmultiregimpl13_regs0[2]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.030     1.030    tx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[2]/C
                         clock pessimism             -0.278     0.752    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.076     0.828    xilinxmultiregimpl13_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.725ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.725     0.725    tx_clk
    SLICE_X43Y10         FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     0.866 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.055     0.921    xilinxmultiregimpl12_regs0
    SLICE_X43Y10         FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.003     1.003    tx_clk
    SLICE_X43Y10         FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.278     0.725    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.075     0.800    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl13_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.752     0.752    tx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  xilinxmultiregimpl13_regs0_reg[0]/Q
                         net (fo=1, routed)           0.055     0.948    xilinxmultiregimpl13_regs0[0]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.030     1.030    tx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[0]/C
                         clock pessimism             -0.278     0.752    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.075     0.827    xilinxmultiregimpl13_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl13_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.753     0.753    tx_clk
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     0.894 r  xilinxmultiregimpl13_regs0_reg[3]/Q
                         net (fo=1, routed)           0.055     0.949    xilinxmultiregimpl13_regs0[3]
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.031     1.031    tx_clk
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[3]/C
                         clock pessimism             -0.278     0.753    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.075     0.828    xilinxmultiregimpl13_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl5_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.722     0.722    tx_clk
    SLICE_X51Y13         FDRE                                         r  xilinxmultiregimpl5_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     0.863 r  xilinxmultiregimpl5_regs0_reg/Q
                         net (fo=1, routed)           0.055     0.918    xilinxmultiregimpl5_regs0
    SLICE_X51Y13         FDRE                                         r  xilinxmultiregimpl5_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.999     0.999    tx_clk
    SLICE_X51Y13         FDRE                                         r  xilinxmultiregimpl5_regs1_reg/C
                         clock pessimism             -0.277     0.722    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.075     0.797    xilinxmultiregimpl5_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl13_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.752     0.752    tx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  xilinxmultiregimpl13_regs0_reg[1]/Q
                         net (fo=1, routed)           0.055     0.948    xilinxmultiregimpl13_regs0[1]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.030     1.030    tx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[1]/C
                         clock pessimism             -0.278     0.752    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.071     0.823    xilinxmultiregimpl13_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl13_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.753     0.753    tx_clk
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     0.894 r  xilinxmultiregimpl13_regs0_reg[5]/Q
                         net (fo=1, routed)           0.055     0.949    xilinxmultiregimpl13_regs0[5]
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.031     1.031    tx_clk
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs1_reg[5]/C
                         clock pessimism             -0.278     0.753    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.071     0.824    xilinxmultiregimpl13_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl8_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.722     0.722    tx_clk
    SLICE_X51Y13         FDRE                                         r  xilinxmultiregimpl8_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     0.863 r  xilinxmultiregimpl8_regs0_reg/Q
                         net (fo=1, routed)           0.055     0.918    xilinxmultiregimpl8_regs0
    SLICE_X51Y13         FDRE                                         r  xilinxmultiregimpl8_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.999     0.999    tx_clk
    SLICE_X51Y13         FDRE                                         r  xilinxmultiregimpl8_regs1_reg/C
                         clock pessimism             -0.277     0.722    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.071     0.793    xilinxmultiregimpl8_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl6_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.717     0.717    tx_clk
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl6_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.141     0.858 r  xilinxmultiregimpl6_regs0_reg/Q
                         net (fo=1, routed)           0.063     0.921    xilinxmultiregimpl6_regs0
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl6_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.993     0.993    tx_clk
    SLICE_X50Y20         FDRE                                         r  xilinxmultiregimpl6_regs1_reg/C
                         clock pessimism             -0.276     0.717    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.075     0.792    xilinxmultiregimpl6_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl7_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.730     0.730    tx_clk
    SLICE_X114Y16        FDRE                                         r  xilinxmultiregimpl7_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y16        FDRE (Prop_fdre_C_Q)         0.141     0.871 r  xilinxmultiregimpl7_regs0_reg/Q
                         net (fo=1, routed)           0.063     0.934    xilinxmultiregimpl7_regs0
    SLICE_X114Y16        FDRE                                         r  xilinxmultiregimpl7_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         1.006     1.006    tx_clk
    SLICE_X114Y16        FDRE                                         r  xilinxmultiregimpl7_regs1_reg/C
                         clock pessimism             -0.276     0.730    
    SLICE_X114Y16        FDRE (Hold_fdre_C_D)         0.075     0.805    xilinxmultiregimpl7_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.333       2.619      GTPE2_CHANNEL_X0Y0  GTPE2_CHANNEL/DRPCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            1.962         8.333       6.371      RAMB18_X2Y4         storage_reg/CLKARDCLK
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X44Y12        clockdomainsrenamer0_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X44Y11        clockdomainsrenamer0_state_reg[1]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X44Y12        clockdomainsrenamer0_state_reg[2]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X40Y12        graycounter1_q_reg[3]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X40Y11        graycounter1_q_reg[4]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X40Y11        graycounter1_q_reg[5]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X114Y41       gtp_gtprxinit_cdr_stable_timer_count_reg[0]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.333       7.333      SLICE_X50Y15        gtp_gtprxinit_pll_rxusrclk_rst_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X44Y12        clockdomainsrenamer0_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X44Y12        clockdomainsrenamer0_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X114Y41       gtp_gtprxinit_cdr_stable_timer_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y7         gtp_gtprxinit_rxdlysreset0_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y11        gtp_gtprxinit_rxphdlypd_reg/C
Low Pulse Width   Fast    FDSE/C                n/a            0.500         4.166       3.666      SLICE_X44Y14        tx_crc_encoder_crc_cur_reg[16]/C
Low Pulse Width   Fast    FDSE/C                n/a            0.500         4.166       3.666      SLICE_X44Y15        tx_crc_encoder_crc_cur_reg[17]/C
Low Pulse Width   Fast    FDSE/C                n/a            0.500         4.166       3.666      SLICE_X43Y15        tx_crc_encoder_crc_cur_reg[18]/C
Low Pulse Width   Fast    FDSE/C                n/a            0.500         4.166       3.666      SLICE_X43Y15        tx_crc_encoder_crc_cur_reg[19]/C
Low Pulse Width   Fast    FDSE/C                n/a            0.500         4.166       3.666      SLICE_X42Y13        tx_crc_encoder_crc_cur_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X40Y11        graycounter1_q_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X40Y11        graycounter1_q_reg[5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y7         gtp_gtprxinit_rxdlysreset0_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X48Y9         tx_singleencoder0_code6b_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X48Y8         tx_singleencoder0_code6b_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X48Y8         tx_singleencoder0_code6b_reg[5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X116Y42       gtp_gtprxinit_cdr_stable_timer_count_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X116Y42       gtp_gtprxinit_cdr_stable_timer_count_reg[7]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y8         gtp_gtprxinit_drpvalue_reg[11]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.166       3.666      SLICE_X51Y8         gtp_gtprxinit_drpvalue_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  write_clk_p
  To Clock:  write_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.587ns (30.362%)  route 1.346ns (69.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 6.287 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.555     5.989    asyncfifo_writable
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.450     6.287    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism              0.201     6.487    
                         clock uncertainty           -0.035     6.452    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     6.104    storage_reg
  -------------------------------------------------------------------
                         required time                          6.104    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.781ns (34.416%)  route 1.488ns (65.584%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 6.316 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.226     5.660    asyncfifo_writable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.097     5.757 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.249     6.006    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I1_O)        0.097     6.103 r  graycounter0_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.222     6.325    graycounter0_q_next_binary[5]
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.479     6.316    write_clk_1_BUFG
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_reg[5]/C
                         clock pessimism              0.216     6.531    
                         clock uncertainty           -0.035     6.496    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)       -0.038     6.458    graycounter0_q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.458    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.781ns (34.416%)  route 1.488ns (65.584%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 6.316 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.226     5.660    asyncfifo_writable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.097     5.757 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.249     6.006    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I1_O)        0.097     6.103 r  graycounter0_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.222     6.325    graycounter0_q_next_binary[5]
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.479     6.316    write_clk_1_BUFG
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_binary_reg[5]/C
                         clock pessimism              0.216     6.531    
                         clock uncertainty           -0.035     6.496    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)       -0.021     6.475    graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.781ns (36.817%)  route 1.340ns (63.183%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 6.317 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.226     5.660    asyncfifo_writable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.097     5.757 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.323     6.080    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I1_O)        0.097     6.177 r  graycounter0_q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.177    graycounter0_q_next[4]
    SLICE_X40Y10         FDRE                                         r  graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.480     6.317    write_clk_1_BUFG
    SLICE_X40Y10         FDRE                                         r  graycounter0_q_reg[4]/C
                         clock pessimism              0.216     6.532    
                         clock uncertainty           -0.035     6.497    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.069     6.566    graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.781ns (38.293%)  route 1.259ns (61.707%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 6.316 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.226     5.660    asyncfifo_writable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.097     5.757 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.241     5.998    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X41Y11         LUT3 (Prop_lut3_I2_O)        0.097     6.095 r  graycounter0_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.095    graycounter0_q_next[1]
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.479     6.316    write_clk_1_BUFG
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_reg[1]/C
                         clock pessimism              0.216     6.531    
                         clock uncertainty           -0.035     6.496    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)        0.030     6.526    graycounter0_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.526    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.781ns (38.331%)  route 1.257ns (61.669%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 6.316 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.226     5.660    asyncfifo_writable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.097     5.757 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.239     5.996    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.097     6.093 r  graycounter0_q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.093    graycounter0_q_next[3]
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.479     6.316    write_clk_1_BUFG
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_reg[3]/C
                         clock pessimism              0.216     6.531    
                         clock uncertainty           -0.035     6.496    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)        0.032     6.528    graycounter0_q_reg[3]
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.781ns (38.505%)  route 1.247ns (61.495%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 6.316 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.226     5.660    asyncfifo_writable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.097     5.757 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.230     5.987    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.097     6.084 r  graycounter0_q_binary[4]_i_1/O
                         net (fo=1, routed)           0.000     6.084    graycounter0_q_next_binary[4]
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.479     6.316    write_clk_1_BUFG
    SLICE_X41Y11         FDRE                                         r  graycounter0_q_binary_reg[4]/C
                         clock pessimism              0.216     6.531    
                         clock uncertainty           -0.035     6.496    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)        0.033     6.529    graycounter0_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                          6.529    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.781ns (37.937%)  route 1.278ns (62.063%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 6.317 - 2.500 ) 
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.590     4.055    write_clk_1_BUFG
    SLICE_X40Y13         FDRE                                         r  graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     4.448 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.520     4.968    graycounter0_q[2]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.097     5.065 r  storage_reg_i_8/O
                         net (fo=1, routed)           0.271     5.337    storage_reg_i_8_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.097     5.434 r  storage_reg_i_1/O
                         net (fo=7, routed)           0.226     5.660    asyncfifo_writable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.097     5.757 r  graycounter0_q_binary[5]_i_2/O
                         net (fo=6, routed)           0.260     6.017    graycounter0_q_binary[5]_i_2_n_0
    SLICE_X40Y10         LUT2 (Prop_lut2_I0_O)        0.097     6.114 r  graycounter0_q_binary[1]_i_1/O
                         net (fo=1, routed)           0.000     6.114    graycounter0_q_next_binary[1]
    SLICE_X40Y10         FDRE                                         r  graycounter0_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.480     6.317    write_clk_1_BUFG
    SLICE_X40Y10         FDRE                                         r  graycounter0_q_binary_reg[1]/C
                         clock pessimism              0.216     6.532    
                         clock uncertainty           -0.035     6.497    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.070     6.567    graycounter0_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.313ns (26.318%)  route 0.876ns (73.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 6.287 - 2.500 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.591     4.056    write_clk_1_BUFG
    SLICE_X38Y12         FDRE                                         r  o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.313     4.369 r  o_reg[5]/Q
                         net (fo=16, routed)          0.876     5.246    wrport_dat_w[5]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.450     6.287    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism              0.201     6.487    
                         clock uncertainty           -0.035     6.452    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.695     5.757    storage_reg
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (write_clk_p rise@2.500ns - write_clk_p rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.313ns (26.971%)  route 0.848ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 6.287 - 2.500 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  IBUFGDS/O
                         net (fo=1, routed)           1.598     2.388    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     2.465 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.592     4.057    write_clk_1_BUFG
    SLICE_X41Y10         FDRE                                         r  o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.313     4.370 r  o_reg[4]/Q
                         net (fo=16, routed)          0.848     5.218    wrport_dat_w[4]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      2.500     2.500 r  
    G5                                                0.000     2.500 r  write_clk_p (IN)
                         net (fo=0)                   0.000     2.500    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750     3.250 r  IBUFGDS/O
                         net (fo=1, routed)           1.514     4.764    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073     4.837 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.450     6.287    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism              0.201     6.487    
                         clock uncertainty           -0.035     6.452    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.695     5.757    storage_reg
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            graycounter0_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.304%)  route 0.122ns (39.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.755     1.818    write_clk_1_BUFG
    SLICE_X38Y9          FDRE                                         r  graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.141     1.959 r  graycounter0_q_binary_reg[0]/Q
                         net (fo=7, routed)           0.122     2.081    graycounter0_q_binary[0]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.045     2.126 r  graycounter0_q_binary[2]_i_1/O
                         net (fo=1, routed)           0.000     2.126    graycounter0_q_next_binary[2]
    SLICE_X40Y10         FDRE                                         r  graycounter0_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.033     2.187    write_clk_1_BUFG
    SLICE_X40Y10         FDRE                                         r  graycounter0_q_binary_reg[2]/C
                         clock pessimism             -0.354     1.833    
    SLICE_X40Y10         FDRE (Hold_fdre_C_D)         0.121     1.954    graycounter0_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.529%)  route 0.356ns (68.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.726     1.789    write_clk_1_BUFG
    SLICE_X42Y9          FDRE                                         r  o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     1.953 r  o_reg[24]/Q
                         net (fo=1, routed)           0.356     2.309    wrport_dat_w[24]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.840    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     2.136    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.430%)  route 0.358ns (68.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.725     1.788    write_clk_1_BUFG
    SLICE_X42Y10         FDRE                                         r  o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     1.952 r  o_reg[17]/Q
                         net (fo=1, routed)           0.358     2.309    wrport_dat_w[17]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.840    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     2.136    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.430%)  route 0.358ns (68.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.725     1.788    write_clk_1_BUFG
    SLICE_X42Y11         FDRE                                         r  o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     1.952 r  o_reg[20]/Q
                         net (fo=1, routed)           0.358     2.309    wrport_dat_w[20]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.840    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     2.136    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.342%)  route 0.359ns (68.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.724     1.787    write_clk_1_BUFG
    SLICE_X42Y12         FDRE                                         r  o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  o_reg[23]/Q
                         net (fo=1, routed)           0.359     2.310    wrport_dat_w[23]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.840    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     2.136    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.267%)  route 0.361ns (68.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.724     1.787    write_clk_1_BUFG
    SLICE_X42Y12         FDRE                                         r  o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  o_reg[7]/Q
                         net (fo=1, routed)           0.361     2.311    wrport_dat_w[7]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.840    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.296     2.136    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.229%)  route 0.361ns (68.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.725     1.788    write_clk_1_BUFG
    SLICE_X42Y10         FDRE                                         r  o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     1.952 r  o_reg[11]/Q
                         net (fo=1, routed)           0.361     2.313    wrport_dat_w[11]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.840    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     2.136    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.126%)  route 0.379ns (72.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.754     1.817    write_clk_1_BUFG
    SLICE_X41Y10         FDRE                                         r  o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  o_reg[8]/Q
                         net (fo=1, routed)           0.379     2.336    wrport_dat_w[8]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.332     1.861    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     2.157    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            storage_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.920%)  route 0.366ns (69.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.724     1.787    write_clk_1_BUFG
    SLICE_X42Y12         FDRE                                         r  o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  o_reg[28]/Q
                         net (fo=1, routed)           0.366     2.317    wrport_dat_w[28]
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.193    write_clk_1_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  storage_reg/CLKBWRCLK
                         clock pessimism             -0.353     1.840    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     2.136    storage_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl14_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl14_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - write_clk_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.708%)  route 0.056ns (27.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFGDS/O
                         net (fo=1, routed)           0.676     1.036    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.063 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          0.756     1.819    write_clk_1_BUFG
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.148     1.967 r  xilinxmultiregimpl14_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     2.022    xilinxmultiregimpl14_regs0[3]
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl14_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.035     2.189    write_clk_1_BUFG
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl14_regs1_reg[3]/C
                         clock pessimism             -0.370     1.819    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.022     1.841    xilinxmultiregimpl14_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         write_clk_p
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { write_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         2.500       0.538      RAMB18_X2Y4     storage_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         2.500       0.908      BUFGCTRL_X0Y19  write_clk_1_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X38Y14    FSM_sequential_clockdomainsrenamer2_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X37Y14    FSM_sequential_clockdomainsrenamer2_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X37Y14    FSM_sequential_clockdomainsrenamer2_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X38Y10    o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y10    o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X42Y10    o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X38Y11    o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X39Y10    o_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y10    xilinxmultiregimpl14_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y10    xilinxmultiregimpl14_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y12    xilinxmultiregimpl14_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X36Y10    xilinxmultiregimpl14_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y10    xilinxmultiregimpl14_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y10    xilinxmultiregimpl14_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y10    xilinxmultiregimpl14_regs1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y12    xilinxmultiregimpl14_regs1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X36Y10    xilinxmultiregimpl14_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y10    xilinxmultiregimpl14_regs1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y12    xilinxmultiregimpl14_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y12    xilinxmultiregimpl14_regs1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X41Y9     o_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y9     o_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y9     o_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y9     o_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X38Y9     graycounter0_q_binary_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X42Y9     o_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X38Y14    FSM_sequential_clockdomainsrenamer2_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X37Y14    FSM_sequential_clockdomainsrenamer2_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl10_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.887ns  (logic 0.438ns (8.963%)  route 4.449ns (91.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  IBUFG/O
                         net (fo=1, routed)           1.849     2.720    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.796 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          1.539     4.335    sys_clk_1_BUFG
    SLICE_X114Y10        FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y10        FDRE (Prop_fdre_C_Q)         0.341     4.676 f  gtp_tx_init_done1_reg/Q
                         net (fo=2, routed)           4.209     8.885    tx_tx_init_done0
    SLICE_X50Y15         LUT1 (Prop_lut1_I0_O)        0.097     8.982 r  gtp_gtprxinit_restart0_inferred_i_1/O
                         net (fo=1, routed)           0.240     9.222    gtp_gtprxinit_restart0
    SLICE_X50Y15         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG_6/O
                         net (fo=220, routed)         1.411    11.411    tx_clk
    SLICE_X50Y15         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
                         clock pessimism              0.000    11.411    
                         clock uncertainty           -0.142    11.269    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)       -0.049    11.220    xilinxmultiregimpl10_regs0_reg
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl11_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.471ns  (logic 0.341ns (7.627%)  route 4.130ns (92.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y10                                     0.000     0.000 r  gtp_tx_init_done1_reg/C
    SLICE_X114Y10        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  gtp_tx_init_done1_reg/Q
                         net (fo=2, routed)           4.130     4.471    tx_tx_init_done0
    SLICE_X47Y11         FDRE                                         r  xilinxmultiregimpl11_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)       -0.034     9.966    xilinxmultiregimpl11_regs0_reg
  -------------------------------------------------------------------
                         required time                          9.966    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  5.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.273ns  (arrival time - required time)
  Source:                 gtp_tx_init_done1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl10_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.186ns (6.853%)  route 2.528ns (93.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk62_5 (IN)
                         net (fo=0)                   0.000     0.000    clk62_5
    AA4                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  IBUFG/O
                         net (fo=1, routed)           0.829     1.008    sys_clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.034 r  sys_clk_1_BUFG_inst/O
                         net (fo=47, routed)          0.731     1.765    sys_clk_1_BUFG
    SLICE_X114Y10        FDRE                                         r  gtp_tx_init_done1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y10        FDRE (Prop_fdre_C_Q)         0.141     1.906 f  gtp_tx_init_done1_reg/Q
                         net (fo=2, routed)           2.417     4.323    tx_tx_init_done0
    SLICE_X50Y15         LUT1 (Prop_lut1_I0_O)        0.045     4.368 r  gtp_gtprxinit_restart0_inferred_i_1/O
                         net (fo=1, routed)           0.111     4.479    gtp_gtprxinit_restart0
    SLICE_X50Y15         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.998     0.998    tx_clk
    SLICE_X50Y15         FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
                         clock pessimism              0.000     0.998    
                         clock uncertainty            0.142     1.140    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.066     1.206    xilinxmultiregimpl10_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  3.273    





---------------------------------------------------------------------------------------------------
From Clock:  write_clk_p
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.007ns  (logic 0.341ns (33.857%)  route 0.666ns (66.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11                                      0.000     0.000 r  graycounter0_q_reg[1]/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.666     1.007    graycounter0_q[1]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)       -0.065     2.435    xilinxmultiregimpl13_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                          2.435    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.622ns  (logic 0.313ns (50.286%)  route 0.309ns (49.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11                                      0.000     0.000 r  graycounter0_q_reg[5]/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.309     0.622    graycounter0_q[5]
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)       -0.179     2.321    xilinxmultiregimpl13_regs0_reg[5]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.725ns  (logic 0.393ns (54.176%)  route 0.332ns (45.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13                                      0.000     0.000 r  graycounter0_q_reg[2]/C
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.332     0.725    graycounter0_q[2]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)       -0.065     2.435    xilinxmultiregimpl13_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                          2.435    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.709ns  (logic 0.393ns (55.410%)  route 0.316ns (44.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13                                      0.000     0.000 r  graycounter0_q_reg[0]/C
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.316     0.709    graycounter0_q[0]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)       -0.067     2.433    xilinxmultiregimpl13_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                          2.433    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.746ns  (logic 0.393ns (52.655%)  route 0.353ns (47.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10                                      0.000     0.000 r  graycounter0_q_reg[4]/C
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.353     0.746    graycounter0_q[4]
    SLICE_X36Y12         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)       -0.001     2.499    xilinxmultiregimpl13_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xilinxmultiregimpl13_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.674ns  (logic 0.341ns (50.593%)  route 0.333ns (49.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11                                      0.000     0.000 r  graycounter0_q_reg[3]/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.333     0.674    graycounter0_q[3]
    SLICE_X41Y12         FDRE                                         r  xilinxmultiregimpl13_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)       -0.067     2.433    xilinxmultiregimpl13_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                          2.433    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  1.759    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  write_clk_p

Setup :            1  Failing Endpoint ,  Worst Slack       -2.007ns,  Total Violation       -2.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.007ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (write_clk_p rise@25.000ns - tx_clk rise@24.999ns)
  Data Path Delay:        4.068ns  (logic 0.393ns (9.660%)  route 3.675ns (90.340%))
  Logic Levels:           0  
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 28.820 - 25.000 ) 
    Source Clock Delay      (SCD):    1.591ns = ( 26.590 - 24.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)    24.999    24.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.999 r  BUFG_6/O
                         net (fo=220, routed)         1.591    26.590    tx_clk
    SLICE_X40Y12         FDRE                                         r  graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.393    26.983 r  graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           3.675    30.658    graycounter1_q[0]
    SLICE_X37Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                     25.000    25.000 r  
    G5                                                0.000    25.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000    25.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.750    25.750 r  IBUFGDS/O
                         net (fo=1, routed)           1.514    27.264    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.073    27.337 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.483    28.820    write_clk_1_BUFG
    SLICE_X37Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/C
                         clock pessimism              0.000    28.820    
                         clock uncertainty           -0.142    28.678    
    SLICE_X37Y10         FDRE (Setup_fdre_C_D)       -0.026    28.652    xilinxmultiregimpl14_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         28.652    
                         arrival time                         -30.658    
  -------------------------------------------------------------------
                         slack                                 -2.007    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.920ns  (logic 0.361ns (39.221%)  route 0.559ns (60.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12                                      0.000     0.000 r  graycounter1_q_reg[1]/C
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.559     0.920    graycounter1_q[1]
    SLICE_X37Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X37Y10         FDRE (Setup_fdre_C_D)       -0.123     8.210    xilinxmultiregimpl14_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.865ns  (logic 0.393ns (45.410%)  route 0.472ns (54.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12                                      0.000     0.000 r  graycounter1_q_reg[3]/C
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.472     0.865    graycounter1_q[3]
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)       -0.001     8.332    xilinxmultiregimpl14_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.741ns  (logic 0.393ns (53.010%)  route 0.348ns (46.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11                                      0.000     0.000 r  graycounter1_q_reg[4]/C
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           0.348     0.741    graycounter1_q[4]
    SLICE_X37Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X37Y10         FDRE (Setup_fdre_C_D)       -0.038     8.295    xilinxmultiregimpl14_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.623ns  (logic 0.393ns (63.127%)  route 0.230ns (36.873%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11                                      0.000     0.000 r  graycounter1_q_reg[5]/C
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.230     0.623    graycounter1_q[5]
    SLICE_X39Y12         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)       -0.026     8.307    xilinxmultiregimpl14_regs0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.595ns  (logic 0.341ns (57.284%)  route 0.254ns (42.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11                                      0.000     0.000 r  graycounter1_q_reg[2]/C
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.254     0.595    graycounter1_q[2]
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X37Y12         FDRE (Setup_fdre_C_D)       -0.026     8.307    xilinxmultiregimpl14_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  7.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            xilinxmultiregimpl14_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by write_clk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             write_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (write_clk_p rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.164ns (7.526%)  route 2.015ns (92.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.081ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=220, routed)         0.753     0.753    tx_clk
    SLICE_X40Y12         FDRE                                         r  graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.164     0.917 r  graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           2.015     2.932    graycounter1_q[0]
    SLICE_X37Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock write_clk_p rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  write_clk_p (IN)
                         net (fo=0)                   0.000     0.000    write_clk_p
    G5                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFGDS/O
                         net (fo=1, routed)           0.734     1.124    write_clk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.154 r  write_clk_1_BUFG_inst/O
                         net (fo=70, routed)          1.035     2.189    write_clk_1_BUFG
    SLICE_X37Y10         FDRE                                         r  xilinxmultiregimpl14_regs0_reg[0]/C
                         clock pessimism              0.000     2.189    
                         clock uncertainty            0.142     2.331    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.075     2.406    xilinxmultiregimpl14_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.526    





