# 0 "arch/arm64/boot/dts/freescale/imx8dxl-evk.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8dxl-evk.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/imx/rsrc.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 11 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pads-imx8dxl.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  ethernet1 = &eqos;
  gpio0 = &lsio_gpio0;
  gpio1 = &lsio_gpio1;
  gpio2 = &lsio_gpio2;
  gpio3 = &lsio_gpio3;
  gpio4 = &lsio_gpio4;
  gpio5 = &lsio_gpio5;
  gpio6 = &lsio_gpio6;
  gpio7 = &lsio_gpio7;
  mu1 = &lsio_mu1;
 };

 cpus: cpus {
  #address-cells = <2>;
  #size-cells = <0>;


  A35_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 507 2>;
   #cooling-cells = <2>;
   operating-points-v2 = <&a35_opp_table>;
  };

  A35_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   clocks = <&clk 507 2>;
   #cooling-cells = <2>;
   operating-points-v2 = <&a35_opp_table>;
  };

  A35_L2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 a35_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-900000000 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <150000>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xc0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dsp_reserved: dsp@92400000 {
   reg = <0 0x92400000 0 0x2000000>;
   no-map;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 system-controller {
  compatible = "fsl,imx-scu";
  mbox-names = "tx0",
        "rx0",
        "gip3";
  mboxes = <&lsio_mu1 0 0
     &lsio_mu1 1 0
     &lsio_mu1 3 3>;

  pd: power-controller {
   compatible = "fsl,scu-pd";
   #power-domain-cells = <1>;
   wakeup-irq = <160 163 235 236 237 228 229 230 231 238
         239 240 166 169>;
  };

  clk: clock-controller {
   compatible = "fsl,imx8dxl-clk", "fsl,scu-clk";
   #clock-cells = <2>;
  };

  scu_gpio: gpio {
   compatible = "fsl,imx8qxp-sc-gpio";
   gpio-controller;
   #gpio-cells = <2>;
  };

  iomuxc: pinctrl {
   compatible = "fsl,imx8dxl-iomuxc";
  };

  ocotp: ocotp {
   compatible = "fsl,imx8qxp-scu-ocotp";
   #address-cells = <1>;
   #size-cells = <1>;

   fec_mac0: mac@2c4 {
    reg = <0x2c4 6>;
   };

   fec_mac1: mac@2c6 {
    reg = <0x2c6 6>;
   };
  };

  rtc: rtc {
   compatible = "fsl,imx8qxp-sc-rtc";
  };

  sc_pwrkey: keys {
   compatible = "fsl,imx8qxp-sc-key", "fsl,imx-sc-key";
   linux,keycodes = <116>;
   wakeup-source;
  };

  watchdog {
   compatible = "fsl,imx-sc-wdt";
   timeout-sec = <60>;
  };

  tsens: thermal-sensor {
   compatible = "fsl,imx-sc-thermal";
   #thermal-sensor-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 thermal_zones: thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 355>;

   trips {
    cpu_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
     <&A35_0 (~0) (~0)>,
     <&A35_1 (~0) (~0)>;
    };
   };
  };
 };


 xtal32k: clock-xtal32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "xtal_32KHz";
 };

 xtal24m: clock-xtal24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xtal_24MHz";
 };


# 1 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 1






# 1 "arch/arm64/boot/dts/freescale/imx8-ss-audio.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-audio.dtsi" 2


audio_subsys: bus@59000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x59000000 0x0 0x59000000 0x1000000>;

 audio_ipg_clk: clock-audio-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <120000000>;
  clock-output-names = "audio_ipg_clk";
 };

 dsp_lpcg: clock-controller@59580000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59580000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>,
    <&audio_ipg_clk>,
    <&audio_ipg_clk>;
  clock-indices = <16>, <20>,
    <28>;
  clock-output-names = "dsp_lpcg_adb_clk",
         "dsp_lpcg_ipg_clk",
         "dsp_lpcg_core_clk";
  power-domains = <&pd 512>;
 };

 dsp_ram_lpcg: clock-controller@59590000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59590000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>;
  clock-indices = <16>;
  clock-output-names = "dsp_ram_lpcg_ipg_clk";
  power-domains = <&pd 513>;
 };

 dsp: dsp@596e8000 {
  compatible = "fsl,imx8qxp-dsp";
  reg = <0x596e8000 0x88000>;
  clocks = <&dsp_lpcg 20>,
    <&dsp_ram_lpcg 16>,
    <&dsp_lpcg 28>;
  clock-names = "ipg", "ocram", "core";
  power-domains = <&pd 226>,
   <&pd 235>,
   <&pd 512>,
   <&pd 513>;
  mbox-names = "txdb0", "txdb1",
   "rxdb0", "rxdb1";
  mboxes = <&lsio_mu13 2 0>,
   <&lsio_mu13 2 1>,
   <&lsio_mu13 3 0>,
   <&lsio_mu13 3 1>;
  memory-region = <&dsp_reserved>;
  status = "disabled";
 };
};
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi" 2


dma_subsys: bus@5a000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5a000000 0x0 0x5a000000 0x1000000>;

 dma_ipg_clk: clock-dma-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <120000000>;
  clock-output-names = "dma_ipg_clk";
 };

 lpspi0: spi@5a000000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a000000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 336 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi0_lpcg 0>,
    <&spi0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 53 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 53>;
  status = "disabled";
 };

 lpspi1: spi@5a010000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a010000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 337 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi1_lpcg 0>,
    <&spi1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 54 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 54>;
  status = "disabled";
 };

 lpspi2: spi@5a020000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a020000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 338 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi2_lpcg 0>,
    <&spi2_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 55 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 55>;
  status = "disabled";
 };

 lpspi3: spi@5a030000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a030000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 339 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi3_lpcg 0>,
    <&spi3_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 56 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 56>;
  status = "disabled";
 };

 lpuart0: serial@5a060000 {
  reg = <0x5a060000 0x1000>;
  interrupts = <0 225 4>;
  clocks = <&uart0_lpcg 16>,
    <&uart0_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 57 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 57>;
  status = "disabled";
 };

 lpuart1: serial@5a070000 {
  reg = <0x5a070000 0x1000>;
  interrupts = <0 226 4>;
  clocks = <&uart1_lpcg 16>,
    <&uart1_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 58 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 58>;
  status = "disabled";
 };

 lpuart2: serial@5a080000 {
  reg = <0x5a080000 0x1000>;
  interrupts = <0 227 4>;
  clocks = <&uart2_lpcg 16>,
    <&uart2_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 59 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 59>;
  status = "disabled";
 };

 lpuart3: serial@5a090000 {
  reg = <0x5a090000 0x1000>;
  interrupts = <0 228 4>;
  clocks = <&uart3_lpcg 16>,
    <&uart3_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 60 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 60>;
  status = "disabled";
 };

 spi0_lpcg: clock-controller@5a400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 53 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi0_lpcg_clk",
         "spi0_lpcg_ipg_clk";
  power-domains = <&pd 53>;
 };

 spi1_lpcg: clock-controller@5a410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 54 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi1_lpcg_clk",
         "spi1_lpcg_ipg_clk";
  power-domains = <&pd 54>;
 };

 spi2_lpcg: clock-controller@5a420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 55 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi2_lpcg_clk",
         "spi2_lpcg_ipg_clk";
  power-domains = <&pd 55>;
 };

 spi3_lpcg: clock-controller@5a430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 56 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi3_lpcg_clk",
         "spi3_lpcg_ipg_clk";
  power-domains = <&pd 56>;
 };

 uart0_lpcg: clock-controller@5a460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 57 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart0_lpcg_baud_clk",
         "uart0_lpcg_ipg_clk";
  power-domains = <&pd 57>;
 };

 uart1_lpcg: clock-controller@5a470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 58 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart1_lpcg_baud_clk",
         "uart1_lpcg_ipg_clk";
  power-domains = <&pd 58>;
 };

 uart2_lpcg: clock-controller@5a480000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a480000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 59 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart2_lpcg_baud_clk",
         "uart2_lpcg_ipg_clk";
  power-domains = <&pd 59>;
 };

 uart3_lpcg: clock-controller@5a490000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a490000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 60 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart3_lpcg_baud_clk",
         "uart3_lpcg_ipg_clk";
  power-domains = <&pd 60>;
 };

 i2c0: i2c@5a800000 {
  reg = <0x5a800000 0x4000>;
  interrupts = <0 220 4>;
  clocks = <&i2c0_lpcg 0>,
    <&i2c0_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 96 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 96>;
  status = "disabled";
 };

 i2c1: i2c@5a810000 {
  reg = <0x5a810000 0x4000>;
  interrupts = <0 221 4>;
  clocks = <&i2c1_lpcg 0>,
    <&i2c1_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 97 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 97>;
  status = "disabled";
 };

 i2c2: i2c@5a820000 {
  reg = <0x5a820000 0x4000>;
  interrupts = <0 222 4>;
  clocks = <&i2c2_lpcg 0>,
    <&i2c2_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 98 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 98>;
  status = "disabled";
 };

 i2c3: i2c@5a830000 {
  reg = <0x5a830000 0x4000>;
  interrupts = <0 223 4>;
  clocks = <&i2c3_lpcg 0>,
    <&i2c3_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 99 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 99>;
  status = "disabled";
 };

 adc0: adc@5a880000 {
  compatible = "nxp,imx8qxp-adc";
  #io-channel-cells = <1>;
  reg = <0x5a880000 0x10000>;
  interrupts = <0 240 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc0_lpcg 0>,
    <&adc0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 101 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 101>;
  status = "disabled";
  };

 adc1: adc@5a890000 {
  compatible = "nxp,imx8qxp-adc";
  #io-channel-cells = <1>;
  reg = <0x5a890000 0x10000>;
  interrupts = <0 241 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc1_lpcg 0>,
    <&adc1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 102 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 102>;
  status = "disabled";
 };

 flexcan1: can@5a8d0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8d0000 0x10000>;
  interrupts = <0 235 4>;
  interrupt-parent = <&gic>;
  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 105>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <0>;
  status = "disabled";
 };

 flexcan2: can@5a8e0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8e0000 0x10000>;
  interrupts = <0 236 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 106>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <1>;
  status = "disabled";
 };

 flexcan3: can@5a8f0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8f0000 0x10000>;
  interrupts = <0 237 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 107>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <2>;
  status = "disabled";
 };

 i2c0_lpcg: clock-controller@5ac00000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac00000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 96 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c0_lpcg_clk",
         "i2c0_lpcg_ipg_clk";
  power-domains = <&pd 96>;
 };

 i2c1_lpcg: clock-controller@5ac10000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac10000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 97 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c1_lpcg_clk",
         "i2c1_lpcg_ipg_clk";
  power-domains = <&pd 97>;
 };

 i2c2_lpcg: clock-controller@5ac20000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac20000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 98 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c2_lpcg_clk",
         "i2c2_lpcg_ipg_clk";
  power-domains = <&pd 98>;
 };

 i2c3_lpcg: clock-controller@5ac30000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac30000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 99 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c3_lpcg_clk",
         "i2c3_lpcg_ipg_clk";
  power-domains = <&pd 99>;
 };

 adc0_lpcg: clock-controller@5ac80000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac80000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 101 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "adc0_lpcg_clk",
         "adc0_lpcg_ipg_clk";
  power-domains = <&pd 101>;
 };

 adc1_lpcg: clock-controller@5ac90000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac90000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 102 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "adc1_lpcg_clk",
         "adc1_lpcg_ipg_clk";
  power-domains = <&pd 102>;
 };

 can0_lpcg: clock-controller@5acd0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5acd0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 105 2>,
    <&dma_ipg_clk>, <&dma_ipg_clk>;
  clock-indices = <0>, <16>, <20>;
  clock-output-names = "can0_lpcg_pe_clk",
         "can0_lpcg_ipg_clk",
         "can0_lpcg_chi_clk";
  power-domains = <&pd 105>;
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 2
# 235 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi" 2


conn_subsys: bus@5b000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5b000000 0x0 0x5b000000 0x1000000>;

 conn_axi_clk: clock-conn-axi {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <333333333>;
  clock-output-names = "conn_axi_clk";
 };

 conn_ahb_clk: clock-conn-ahb {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <166666666>;
  clock-output-names = "conn_ahb_clk";
 };

 conn_ipg_clk: clock-conn-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <83333333>;
  clock-output-names = "conn_ipg_clk";
 };

 usbotg1: usb@5b0d0000 {
  compatible = "fsl,imx7ulp-usb", "fsl,imx6ul-usb", "fsl,imx27-usb";
  reg = <0x5b0d0000 0x200>;
  interrupt-parent = <&gic>;
  interrupts = <0 267 4>;
  fsl,usbphy = <&usbphy1>;
  fsl,usbmisc = <&usbmisc1 0>;
  clocks = <&usb2_lpcg 0>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  power-domains = <&pd 259>;
  status = "disabled";
 };

 usbmisc1: usbmisc@5b0d0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x5b0d0200 0x200>;
 };

 usbphy1: usbphy@5b100000 {
  compatible = "fsl,imx7ulp-usbphy";
  reg = <0x5b100000 0x1000>;
  clocks = <&usb2_lpcg 1>;
  power-domains = <&pd 261>;
  status = "disabled";
 };

 usdhc1: mmc@5b010000 {
  interrupts = <0 232 4>;
  reg = <0x5b010000 0x10000>;
  clocks = <&sdhc0_lpcg 16>,
    <&sdhc0_lpcg 0>,
    <&sdhc0_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 248>;
  status = "disabled";
 };

 usdhc2: mmc@5b020000 {
  interrupts = <0 233 4>;
  reg = <0x5b020000 0x10000>;
  clocks = <&sdhc1_lpcg 16>,
    <&sdhc1_lpcg 0>,
    <&sdhc1_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 249>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step = <2>;
  status = "disabled";
 };

 usdhc3: mmc@5b030000 {
  interrupts = <0 234 4>;
  reg = <0x5b030000 0x10000>;
  clocks = <&sdhc2_lpcg 16>,
    <&sdhc2_lpcg 0>,
    <&sdhc2_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 250>;
  status = "disabled";
 };

 fec1: ethernet@5b040000 {
  reg = <0x5b040000 0x10000>;
  interrupts = <0 258 4>,
        <0 256 4>,
        <0 257 4>,
        <0 259 4>;
  clocks = <&enet0_lpcg 16>,
    <&enet0_lpcg 8>,
    <&enet0_lpcg 12>,
    <&enet0_lpcg 0>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
  assigned-clocks = <&clk 251 2>,
      <&clk 251 25>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues = <3>;
  fsl,num-rx-queues = <3>;
  power-domains = <&pd 251>;
  status = "disabled";
 };

 fec2: ethernet@5b050000 {
  reg = <0x5b050000 0x10000>;
  interrupts = <0 262 4>,
    <0 260 4>,
    <0 261 4>,
    <0 263 4>;
  clocks = <&enet1_lpcg 16>,
    <&enet1_lpcg 8>,
    <&enet1_lpcg 12>,
    <&enet1_lpcg 0>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
  assigned-clocks = <&clk 252 2>,
      <&clk 252 25>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues = <3>;
  fsl,num-rx-queues = <3>;
  power-domains = <&pd 252>;
  status = "disabled";
 };

 usbotg3: usb@5b110000 {
  compatible = "fsl,imx8qm-usb3";
  reg = <0x5b110000 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  clocks = <&usb3_lpcg 4>,
    <&usb3_lpcg 0>,
    <&usb3_lpcg 28>,
    <&usb3_lpcg 16>,
    <&usb3_lpcg 20>;
  clock-names = "lpm", "bus", "aclk", "ipg", "core";
  assigned-clocks = <&clk 262 1>;
  assigned-clock-rates = <250000000>;
  power-domains = <&pd 262>;
  status = "disabled";

  usbotg3_cdns3: usb@5b120000 {
   compatible = "cdns,usb3";
   reg = <0x5b130000 0x10000>,
         <0x5b140000 0x10000>,
         <0x5b120000 0x10000>;
   reg-names = "xhci", "dev", "otg";
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-parent = <&gic>;
   interrupts = <0 271 4>,
         <0 271 4>,
         <0 271 4>,
         <0 271 4>;
   interrupt-names = "host", "peripheral", "otg", "wakeup";
   phys = <&usb3_phy>;
   phy-names = "cdns3,usb3-phy";
   cdns,on-chip-buff-size = /bits/ 16 <18>;
   status = "disabled";
  };
 };

 usb3_phy: usb-phy@5b160000 {
  compatible = "nxp,salvo-phy";
  reg = <0x5b160000 0x40000>;
  clocks = <&usb3_lpcg 24>;
  clock-names = "salvo_phy_clk";
  power-domains = <&pd 263>;
  #phy-cells = <0>;
  status = "disabled";
 };


 sdhc0_lpcg: clock-controller@5b200000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b200000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 248 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc0_lpcg_per_clk",
         "sdhc0_lpcg_ipg_clk",
         "sdhc0_lpcg_ahb_clk";
  power-domains = <&pd 248>;
 };

 sdhc1_lpcg: clock-controller@5b210000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b210000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 249 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc1_lpcg_per_clk",
         "sdhc1_lpcg_ipg_clk",
         "sdhc1_lpcg_ahb_clk";
  power-domains = <&pd 249>;
 };

 sdhc2_lpcg: clock-controller@5b220000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b220000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 250 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc2_lpcg_per_clk",
         "sdhc2_lpcg_ipg_clk",
         "sdhc2_lpcg_ahb_clk";
  power-domains = <&pd 250>;
 };

 enet0_lpcg: clock-controller@5b230000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b230000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 251 2>,
    <&clk 251 2>,
    <&conn_axi_clk>,
    <&clk 251 24>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  clock-indices = <0>, <4>,
    <8>, <12>,
    <16>, <20>;
  clock-output-names = "enet0_lpcg_timer_clk",
         "enet0_lpcg_txc_sampling_clk",
         "enet0_lpcg_ahb_clk",
         "enet0_lpcg_rgmii_txc_clk",
         "enet0_lpcg_ipg_clk",
         "enet0_lpcg_ipg_s_clk";
  power-domains = <&pd 251>;
 };

 enet1_lpcg: clock-controller@5b240000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b240000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 252 2>,
    <&clk 252 2>,
    <&conn_axi_clk>,
    <&clk 252 24>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  clock-indices = <0>, <4>,
    <8>, <12>,
    <16>, <20>;
  clock-output-names = "enet1_lpcg_timer_clk",
         "enet1_lpcg_txc_sampling_clk",
         "enet1_lpcg_ahb_clk",
         "enet1_lpcg_rgmii_txc_clk",
         "enet1_lpcg_ipg_clk",
         "enet1_lpcg_ipg_s_clk";
  power-domains = <&pd 252>;
 };

 usb2_lpcg: clock-controller@5b270000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b270000 0x10000>;
  #clock-cells = <1>;
  clocks = <&conn_ahb_clk>, <&conn_ipg_clk>;
  clock-indices = <24>, <28>;
  clock-output-names = "usboh3_ahb_clk", "usboh3_phy_ipg_clk";
  power-domains = <&pd 261>;
 };

 usb3_lpcg: clock-controller@5b280000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b280000 0x10000>;
  #clock-cells = <1>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>, <28>;
  clocks = <&clk 262 2>,
    <&clk 262 4>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&clk 262 1>;
  clock-output-names = "usb3_app_clk",
         "usb3_lpm_clk",
         "usb3_ipg_clk",
         "usb3_core_pclk",
         "usb3_phy_clk",
         "usb3_aclk";
  power-domains = <&pd 263>;
 };
};
# 236 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-ddr.dtsi" 1






ddr_subsys: bus@5c000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5c000000 0x0 0x5c000000 0x1000000>;

 ddr_pmu0: ddr-pmu@5c020000 {
  compatible = "fsl,imx8-ddr-pmu";
  reg = <0x5c020000 0x10000>;
  interrupts = <0 131 4>;
 };
};
# 237 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi" 2


lsio_subsys: bus@5d000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5d000000 0x0 0x5d000000 0x1000000>,
   <0x08000000 0x0 0x08000000 0x10000000>;

 lsio_mem_clk: clock-lsio-mem {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
  clock-output-names = "lsio_mem_clk";
 };

 lsio_bus_clk: clock-lsio-bus {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "lsio_bus_clk";
 };

 lsio_pwm0: pwm@5d000000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d000000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm0_lpcg 4>,
    <&pwm0_lpcg 1>;
  assigned-clocks = <&clk 191 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm1: pwm@5d010000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d010000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm1_lpcg 4>,
    <&pwm1_lpcg 1>;
  assigned-clocks = <&clk 192 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm2: pwm@5d020000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d020000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm2_lpcg 4>,
    <&pwm2_lpcg 1>;
  assigned-clocks = <&clk 193 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm3: pwm@5d030000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d030000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm3_lpcg 4>,
    <&pwm3_lpcg 1>;
  assigned-clocks = <&clk 194 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_gpio0: gpio@5d080000 {
  reg = <0x5d080000 0x10000>;
  interrupts = <0 136 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 199>;
 };

 lsio_gpio1: gpio@5d090000 {
  reg = <0x5d090000 0x10000>;
  interrupts = <0 137 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 200>;
 };

 lsio_gpio2: gpio@5d0a0000 {
  reg = <0x5d0a0000 0x10000>;
  interrupts = <0 138 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 201>;
 };

 lsio_gpio3: gpio@5d0b0000 {
  reg = <0x5d0b0000 0x10000>;
  interrupts = <0 139 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 202>;
 };

 lsio_gpio4: gpio@5d0c0000 {
  reg = <0x5d0c0000 0x10000>;
  interrupts = <0 140 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 203>;
 };

 lsio_gpio5: gpio@5d0d0000 {
  reg = <0x5d0d0000 0x10000>;
  interrupts = <0 141 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 204>;
 };

 lsio_gpio6: gpio@5d0e0000 {
  reg = <0x5d0e0000 0x10000>;
  interrupts = <0 142 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 205>;
 };

 lsio_gpio7: gpio@5d0f0000 {
  reg = <0x5d0f0000 0x10000>;
  interrupts = <0 143 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 206>;
 };

 flexspi0: spi@5d120000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nxp,imx8qxp-fspi";
  reg = <0x5d120000 0x10000>, <0x08000000 0x10000000>;
  reg-names = "fspi_base", "fspi_mmap";
  interrupts = <0 92 4>;
  clocks = <&clk 237 2>,
    <&clk 237 2>;
  clock-names = "fspi_en", "fspi";
  power-domains = <&pd 237>;
  status = "disabled";
 };

 lsio_mu0: mailbox@5d1b0000 {
  reg = <0x5d1b0000 0x10000>;
  interrupts = <0 176 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu1: mailbox@5d1c0000 {
  reg = <0x5d1c0000 0x10000>;
  interrupts = <0 177 4>;
  #mbox-cells = <2>;
 };

 lsio_mu2: mailbox@5d1d0000 {
  reg = <0x5d1d0000 0x10000>;
  interrupts = <0 178 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu3: mailbox@5d1e0000 {
  reg = <0x5d1e0000 0x10000>;
  interrupts = <0 179 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu4: mailbox@5d1f0000 {
  reg = <0x5d1f0000 0x10000>;
  interrupts = <0 180 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu5: mailbox@5d200000 {
  reg = <0x5d200000 0x10000>;
  interrupts = <0 184 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 218>;
  status = "disabled";
 };

 lsio_mu6: mailbox@5d210000 {
  reg = <0x5d210000 0x10000>;
  interrupts = <0 185 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 219>;
  status = "disabled";
 };

 lsio_mu13: mailbox@5d280000 {
  reg = <0x5d280000 0x10000>;
  interrupts = <0 192 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 226>;
 };


 pwm0_lpcg: clock-controller@5d400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 191 2>,
    <&clk 191 2>,
    <&clk 191 2>,
    <&lsio_bus_clk>,
    <&clk 191 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm0_lpcg_ipg_clk",
         "pwm0_lpcg_ipg_hf_clk",
         "pwm0_lpcg_ipg_s_clk",
         "pwm0_lpcg_ipg_slv_clk",
         "pwm0_lpcg_ipg_mstr_clk";
  power-domains = <&pd 191>;
 };

 pwm1_lpcg: clock-controller@5d410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 192 2>,
    <&clk 192 2>,
    <&clk 192 2>,
    <&lsio_bus_clk>,
    <&clk 192 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm1_lpcg_ipg_clk",
         "pwm1_lpcg_ipg_hf_clk",
         "pwm1_lpcg_ipg_s_clk",
         "pwm1_lpcg_ipg_slv_clk",
         "pwm1_lpcg_ipg_mstr_clk";
  power-domains = <&pd 192>;
 };

 pwm2_lpcg: clock-controller@5d420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 193 2>,
    <&clk 193 2>,
    <&clk 193 2>,
    <&lsio_bus_clk>,
    <&clk 193 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm2_lpcg_ipg_clk",
         "pwm2_lpcg_ipg_hf_clk",
         "pwm2_lpcg_ipg_s_clk",
         "pwm2_lpcg_ipg_slv_clk",
         "pwm2_lpcg_ipg_mstr_clk";
  power-domains = <&pd 193>;
 };

 pwm3_lpcg: clock-controller@5d430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 194 2>,
    <&clk 194 2>,
    <&clk 194 2>,
    <&lsio_bus_clk>,
    <&clk 194 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm3_lpcg_ipg_clk",
         "pwm3_lpcg_ipg_hf_clk",
         "pwm3_lpcg_ipg_s_clk",
         "pwm3_lpcg_ipg_slv_clk",
         "pwm3_lpcg_ipg_mstr_clk";
  power-domains = <&pd 194>;
 };

 pwm4_lpcg: clock-controller@5d440000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d440000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 195 2>,
    <&clk 195 2>,
    <&clk 195 2>,
    <&lsio_bus_clk>,
    <&clk 195 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm4_lpcg_ipg_clk",
         "pwm4_lpcg_ipg_hf_clk",
         "pwm4_lpcg_ipg_s_clk",
         "pwm4_lpcg_ipg_slv_clk",
         "pwm4_lpcg_ipg_mstr_clk";
  power-domains = <&pd 195>;
 };

 pwm5_lpcg: clock-controller@5d450000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d450000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 196 2>,
    <&clk 196 2>,
    <&clk 196 2>,
    <&lsio_bus_clk>,
    <&clk 196 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm5_lpcg_ipg_clk",
         "pwm5_lpcg_ipg_hf_clk",
         "pwm5_lpcg_ipg_s_clk",
         "pwm5_lpcg_ipg_slv_clk",
         "pwm5_lpcg_ipg_mstr_clk";
  power-domains = <&pd 196>;
 };

 pwm6_lpcg: clock-controller@5d460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 197 2>,
    <&clk 197 2>,
    <&clk 197 2>,
    <&lsio_bus_clk>,
    <&clk 197 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm6_lpcg_ipg_clk",
         "pwm6_lpcg_ipg_hf_clk",
         "pwm6_lpcg_ipg_s_clk",
         "pwm6_lpcg_ipg_slv_clk",
         "pwm6_lpcg_ipg_mstr_clk";
  power-domains = <&pd 197>;
 };

 pwm7_lpcg: clock-controller@5d470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 198 2>,
    <&clk 198 2>,
    <&clk 198 2>,
    <&lsio_bus_clk>,
    <&clk 198 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm7_lpcg_ipg_clk",
         "pwm7_lpcg_ipg_hf_clk",
         "pwm7_lpcg_ipg_s_clk",
         "pwm7_lpcg_ipg_slv_clk",
         "pwm7_lpcg_ipg_mstr_clk";
  power-domains = <&pd 198>;
 };
};
# 238 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
};

# 1 "arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi" 1





&audio_ipg_clk {
 clock-frequency = <160000000>;
};

&dma_ipg_clk {
 clock-frequency = <160000000>;
};

&adc0 {
 interrupts = <0 146 4>;
};

&i2c0 {
 compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 interrupts = <0 222 4>;
};

&i2c1 {
 compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 interrupts = <0 223 4>;
};

&i2c2 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 interrupts = <0 224 4>;
};

&i2c3 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 interrupts = <0 225 4>;
};

&lpuart0 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
 interrupts = <0 228 4>;
};

&lpuart1 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
 interrupts = <0 229 4>;
};

&lpuart2 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
 interrupts = <0 230 4>;
};

&lpuart3 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
 interrupts = <0 231 4>;
};

&lpspi0 {
 interrupts = <0 218 4>;
};

&lpspi1 {
 interrupts = <0 219 4>;
};

&lpspi2 {
 interrupts = <0 220 4>;
};

&lpspi3 {
 interrupts = <0 221 4>;
};
# 241 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi" 1





/delete-node/ &enet1_lpcg;
/delete-node/ &fec2;

&conn_subsys {
 conn_enet0_root_clk: clock-conn-enet0-root {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <250000000>;
  clock-output-names = "conn_enet0_root_clk";
 };

 eqos: ethernet@5b050000 {
  compatible = "nxp,imx8dxl-dwmac-eqos", "snps,dwmac-5.10a";
  reg = <0x5b050000 0x10000>;
  interrupt-parent = <&gic>;
  interrupts = <0 163 4>,
        <0 162 4>;
  interrupt-names = "eth_wake_irq", "macirq";
  clocks = <&eqos_lpcg 16>,
    <&eqos_lpcg 24>,
    <&eqos_lpcg 0>,
    <&eqos_lpcg 20>,
    <&eqos_lpcg 8>;
  clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "mem";
  assigned-clocks = <&clk 252 2>;
  assigned-clock-rates = <125000000>;
  power-domains = <&pd 252>;
  status = "disabled";
 };

 usbotg2: usb@5b0e0000 {
  compatible = "fsl,imx8dxl-usb", "fsl,imx7ulp-usb", "fsl,imx6ul-usb";
  reg = <0x5b0e0000 0x200>;
  interrupt-parent = <&gic>;
  interrupts = <0 166 4>;
  fsl,usbphy = <&usbphy2>;
  fsl,usbmisc = <&usbmisc2 0>;





  clocks = <&clk_dummy>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  power-domains = <&pd 260>;
  status = "disabled";

  clk_dummy: clock-dummy {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "clk_dummy";
  };
 };

 usbmisc2: usbmisc@5b0e0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x5b0e0200 0x200>;
 };

 usbphy2: usbphy@5b110000 {
  compatible = "fsl,imx8dxl-usbphy", "fsl,imx7ulp-usbphy";
  reg = <0x5b110000 0x1000>;
  clocks = <&usb2_2_lpcg 28>;
  power-domains = <&pd 24>;
  status = "disabled";
 };

 eqos_lpcg: clock-controller@5b240000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b240000 0x10000>;
  #clock-cells = <1>;
  clocks = <&conn_enet0_root_clk>,
    <&conn_axi_clk>,
    <&conn_axi_clk>,
    <&clk 252 2>,
    <&conn_ipg_clk>;
  clock-indices = <0>, <8>,
    <16>, <20>,
    <24>;
  clock-output-names = "eqos_ptp",
         "eqos_mem_clk",
         "eqos_aclk",
         "eqos_clk",
         "eqos_csr_clk";
  power-domains = <&pd 252>;
 };

 usb2_2_lpcg: clock-controller@5b280000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b280000 0x10000>;
  #clock-cells = <1>;
  clock-indices = <28>;
  clocks = <&conn_ipg_clk>;
  clock-output-names = "usboh3_2_phy_ipg_clk";
  power-domains = <&pd 24>;
 };

};

&enet0_lpcg {
 clocks = <&conn_enet0_root_clk>,
   <&conn_enet0_root_clk>,
   <&conn_axi_clk>,
   <&clk 251 24>,
   <&conn_ipg_clk>,
   <&conn_ipg_clk>;
};

&fec1 {
 compatible = "fsl,imx8qm-fec";
 interrupts = <0 160 4>,
       <0 158 4>,
       <0 159 4>,
       <0 161 4>;
 assigned-clocks = <&clk 251 25>;
 assigned-clock-rates = <125000000>;
};

&usdhc1 {
 compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
 interrupts = <0 138 4>;
};

&usdhc2 {
 compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
 interrupts = <0 139 4>;
};

&usdhc3 {
 compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
 interrupts = <0 140 4>;
};

&usbotg1 {
 interrupts = <0 169 4>;





 clocks = <&clk_dummy>;
};
# 242 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi" 1





&flexspi0 {
 compatible = "nxp,imx8dxl-fspi";
 interrupts = <0 34 4>;
};

&lsio_gpio0 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 78 4>;
 gpio-ranges = <&iomuxc 0 47 13>,
        <&iomuxc 13 61 4>,
        <&iomuxc 19 67 4>,
        <&iomuxc 24 72 1>;
};

&lsio_gpio1 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 79 4>;
 gpio-ranges = <&iomuxc 4 74 5>,
        <&iomuxc 9 80 16>;
};

&lsio_gpio2 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 80 4>;
 gpio-ranges = <&iomuxc 1 98 2>,
        <&iomuxc 3 101 1>,
        <&iomuxc 5 107 8>;
};

&lsio_gpio3 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 81 4>;
 gpio-ranges = <&iomuxc 0 115 4>,
        <&iomuxc 9 121 1>,
        <&iomuxc 10 120 1>,
        <&iomuxc 11 123 1>,
        <&iomuxc 12 122 1>,
        <&iomuxc 13 125 1>,
        <&iomuxc 14 124 1>,
        <&iomuxc 16 126 1>,
        <&iomuxc 17 128 1>,
        <&iomuxc 18 131 1>,
        <&iomuxc 19 130 1>,
        <&iomuxc 20 133 1>,
        <&iomuxc 21 132 1>,
        <&iomuxc 22 129 1>,
        <&iomuxc 23 134 1>;
};

&lsio_gpio4 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 82 4>;
 gpio-ranges = <&iomuxc 0 0 3>,
        <&iomuxc 3 4 4>,
        <&iomuxc 7 9 12>,
        <&iomuxc 19 22 2>,
        <&iomuxc 21 25 2>,
        <&iomuxc 29 29 3>;
};

&lsio_gpio5 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 83 4>;
 gpio-ranges = <&iomuxc 0 32 3>,
        <&iomuxc 3 36 6>,
        <&iomuxc 9 43 3>;
};

&lsio_gpio6 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 84 4>;
 gpio-ranges = <&iomuxc 0 53 7>,
        <&iomuxc 8 86 10>,
        <&iomuxc 19 107 8>;
};

&lsio_gpio7 {
 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
 interrupts = <0 85 4>;
 gpio-ranges = <&iomuxc 0 0 3>,
        <&iomuxc 3 4 4>,
        <&iomuxc 8 22 2>,
        <&iomuxc 10 25 2>,
        <&iomuxc 16 44 2>;
};

&lsio_mu0 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
 interrupts = <0 86 4>;
};

&lsio_mu1 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
 interrupts = <0 87 4>;
};

&lsio_mu2 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
 interrupts = <0 88 4>;
};

&lsio_mu3 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
 interrupts = <0 89 4>;
};

&lsio_mu4 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
 interrupts = <0 90 4>;
};

&lsio_mu5 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
 interrupts = <0 91 4>;
};
# 243 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi" 1





&ddr_pmu0 {
 compatible = "fsl,imx8-ddr-pmu";
 interrupts = <0 71 4>;
};
# 244 "arch/arm64/boot/dts/freescale/imx8dxl.dtsi" 2
# 9 "arch/arm64/boot/dts/freescale/imx8dxl-evk.dts" 2

/ {
 model = "Freescale i.MX8DXL EVK";
 compatible = "fsl,imx8dxl-evk", "fsl,imx8dxl";

 aliases {
  i2c2 = &i2c2;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  serial0 = &lpuart0;
 };

 chosen {
  stdout-path = &lpuart0;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x00000000 0x80000000 0 0x40000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
# 45 "arch/arm64/boot/dts/freescale/imx8dxl-evk.dts"
  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x14000000>;
   alloc-ranges = <0 0x98000000 0 0x14000000>;
   linux,cma-default;
  };
 };

 mux3_en: regulator-0 {
  compatible = "regulator-fixed";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-name = "mux3_en";
  gpio = <&pca6416_2 8 1>;
  regulator-always-on;
 };

 reg_fec1_sel: regulator-1 {
  compatible = "regulator-fixed";
  regulator-name = "fec1_supply";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&pca6416_1 11 1>;
  regulator-always-on;
  status = "disabled";
 };

 reg_fec1_io: regulator-2 {
  compatible = "regulator-fixed";
  regulator-name = "fec1_io_supply";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&max7322 0 0>;
  enable-active-high;
  regulator-always-on;
  status = "disabled";
 };

 reg_usdhc2_vmmc: regulator-3 {
  compatible = "regulator-fixed";
  regulator-name = "SD1_SPWR";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
  gpio = <&lsio_gpio4 30 0>;
  enable-active-high;
  off-on-delay-us = <3480>;
 };

 reg_vref_1v8: regulator-adc-vref {
  compatible = "regulator-fixed";
  regulator-name = "vref_1v8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 mii_select: regulator-4 {
  compatible = "regulator-fixed";
  regulator-name = "mii-select";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&scu_gpio 6 0>;
  enable-active-high;
  regulator-always-on;
 };
};

&adc0 {
 vref-supply = <&reg_vref_1v8>;
 status = "okay";
};

&eqos {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_eqos>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 nvmem-cells = <&fec_mac1>;
 nvmem-cell-names = "mac-address";
 status = "okay";

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
   eee-broken-1000t;
   qca,disable-smarteee;
   qca,disable-hibernation-mode;
   reset-gpios = <&pca6416_1 2 1>;
   reset-assert-us = <20>;
   reset-deassert-us = <200000>;
   vddio-supply = <&vddio0>;

   vddio0: vddio-regulator {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
   };
  };
 };
};






&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-txid";
 phy-handle = <&ethphy1>;
 fsl,magic-packet;
 rx-internal-delay-ps = <2000>;
 nvmem-cells = <&fec_mac0>;
 nvmem-cell-names = "mac-address";
 status = "disabled";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy1: ethernet-phy@1 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <1>;
   reset-gpios = <&pca6416_1 0 1>;
   reset-assert-us = <10000>;
   qca,disable-smarteee;
   vddio-supply = <&vddio1>;

   vddio1: vddio-regulator {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
   };
  };
 };
};

&flexspi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi0>;
 nxp,fspi-dll-slvdly = <4>;
 status = "okay";

 mt35xu512aba0: flash@0 {
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  spi-max-frequency = <133000000>;
  spi-tx-bus-width = <8>;
  spi-rx-bus-width = <8>;
 };
};

&i2c2 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 pca6416_1: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pca6416_2: gpio@21 {
  compatible = "ti,tca6416";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pca9548_1: i2c-mux@70 {
  compatible = "nxp,pca9548";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x70>;

  i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0>;

   max7322: gpio@68 {
    compatible = "maxim,max7322";
    reg = <0x68>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };
  };

  i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x4>;
  };

  i2c@5 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x5>;
  };

  i2c@6 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x6>;
  };
 };
};

&lpuart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart0>;
 status = "okay";
};

&lsio_gpio4 {
 status = "okay";
};

&lsio_gpio5 {
 status = "okay";
};

&thermal_zones {
 pmic-thermal {
  polling-delay-passive = <250>;
  polling-delay = <2000>;
  thermal-sensors = <&tsens 497>;

  trips {
   pmic_alert0: trip0 {
    temperature = <110000>;
    hysteresis = <2000>;
    type = "passive";
   };

   pmic_crit0: trip1 {
    temperature = <125000>;
    hysteresis = <2000>;
    type = "critical";
   };
  };

  cooling-maps {
   map0 {
    trip = <&pmic_alert0>;
    cooling-device =
     <&A35_0 (~0) (~0)>,
     <&A35_1 (~0) (~0)>;
   };
  };
 };
};

&usbphy1 {

 fsl,tx-d-cal = <114>;
 status = "okay";
};

&usbotg1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg1>;
 srp-disable;
 hnp-disable;
 adp-disable;
 power-active-high;
 disable-over-current;
 status = "okay";
};

&usbphy2 {

 fsl,tx-d-cal = <111>;
 status = "okay";
};

&usbotg2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg2>;
 srp-disable;
 hnp-disable;
 adp-disable;
 power-active-high;
 disable-over-current;
 status = "okay";
};

&usdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc1>;
 bus-width = <8>;
 no-sd;
 no-sdio;
 non-removable;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 bus-width = <4>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 cd-gpios = <&lsio_gpio5 1 1>;
 wp-gpios = <&lsio_gpio5 0 0>;
 status = "okay";
};

&lpspi3 {
 fsl,spi-num-chipselects = <1>;
 fsl,spi-only-use-cs1-sel;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpspi3>;
 pinctrl-assert-gpios = <&pca6416_1 7 0>;
 status = "okay";

 spidev0: spi@0 {
  reg = <0>;
  compatible = "rohm,dh2228fv";
  spi-max-frequency = <30000000>;
 };
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_hog: hoggrp {
  fsl,pins = <
   60 0 0x000514a0
   73 0 0x000014a0
   64 1 0x0600004c
   107 4 0x0600004c
  >;
 };

 pinctrl_usbotg1: usbotg1grp {
  fsl,pins = <
   4 1 0x00000021
  >;
 };

 pinctrl_usbotg2: usbotg2grp {
  fsl,pins = <
   5 1 0x00000021
  >;
 };

 pinctrl_eqos: eqosgrp {
  fsl,pins = <
   45 2 0x06000020
   44 2 0x06000020
   51 3 0x06000020
   57 3 0x06000020
   54 3 0x06000020
   53 3 0x06000020
   52 3 0x06000020
   58 3 0x06000020
   47 3 0x06000020
   55 3 0x06000020
   56 3 0x06000020
   48 3 0x06000020
   50 3 0x06000020
   49 3 0x06000020
  >;
 };

 pinctrl_flexspi0: flexspi0grp {
  fsl,pins = <
   121 0 0x06000021
   120 0 0x06000021
   123 0 0x06000021
   122 0 0x06000021
   125 0 0x06000021
   124 0 0x06000021
   126 0 0x06000021
   128 0 0x06000021
   131 0 0x06000021
   130 0 0x06000021
   133 0 0x06000021
   132 0 0x06000021
   129 0 0x06000021
   134 0 0x06000021
  >;
 };

 pinctrl_fec1: fec1grp {
  fsl,pins = <
   35 0 0x000014a0
   42 0 0x000014a0
   45 0 0x06000020
   44 0 0x06000020
   36 0 0x00000060
   38 0 0x00000060
   39 0 0x00000060
   40 0 0x00000060
   41 0 0x00000060
   37 0 0x00000060
   29 0 0x00000060
   31 0 0x00000060
   32 0 0x00000060
   33 0 0x00000060
   34 0 0x00000060
   30 0 0x00000060
  >;
 };

 pinctrl_lpspi3: lpspi3grp {
  fsl,pins = <
   61 0 0x6000040
   62 0 0x6000040
   63 0 0x6000040
   65 0 0x6000040
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   115 2 0x06000021
   116 2 0x06000021
  >;
 };

 pinctrl_cm40_lpuart: cm40lpuartgrp {
  fsl,pins = <
   83 1 0x06000020
   82 1 0x06000020
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   118 2 0x06000021
   117 2 0x06000021
  >;
 };

 pinctrl_lpuart0: lpuart0grp {
  fsl,pins = <
   92 0 0x06000020
   93 0 0x06000020
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   9 0 0x06000041
   10 0 0x00000021
   11 0 0x00000021
   12 0 0x00000021
   13 0 0x00000021
   14 0 0x00000021
   15 0 0x00000021
   16 0 0x00000021
   17 0 0x00000021
   18 0 0x00000021
   19 0 0x00000041
  >;
 };

 pinctrl_usdhc2_gpio: usdhc2gpiogrp {
  fsl,pins = <
   30 4 0x00000040
   32 4 0x00000021
   33 4 0x00000021
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   36 3 0x06000041
   37 3 0x00000021
   38 3 0x00000021
   39 3 0x00000021
   40 3 0x00000021
   41 3 0x00000021
   31 3 0x00000021
  >;
 };
};
